Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Oct 17 20:29:14 2021
| Host         : HCHI-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Zynq_RealFFT_wrapper_control_sets_placed.rpt
| Design       : Zynq_RealFFT_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   317 |
|    Minimum number of control sets                        |   317 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   998 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   317 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |    47 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    57 |
| >= 10 to < 12      |    32 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |     6 |
| >= 16              |   121 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             474 |          197 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |             532 |          221 |
| Yes          | No                    | No                     |            5013 |         1211 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            2761 |          800 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                    |                                                                                                                           Enable Signal                                                                                                                          |                                                                                                                                  Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/reset_3_raw                                                                                                                                               |                1 |              1 |         1.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                                                                                                                   |                1 |              1 |         1.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                                                                                                                   |                1 |              1 |         1.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]                                                                                                                   |                1 |              1 |         1.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                                                                                                                   |                1 |              1 |         1.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                                                                                                                   |                1 |              1 |         1.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                               | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                1 |              1 |         1.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/reset_3_raw1                                                                                                                                              |                1 |              2 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              3 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_7                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                       |                1 |              3 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                2 |              3 |         1.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                            | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_6                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                              | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                               | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              4 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                           | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              4 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                   | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/descramble_buf_1_M_1_U/ap_sync_reg_channel_write_descramble_buf_1_M_1                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/E[0]                                                                                                                                                                                                    | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                      | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                                                |                4 |              4 |         1.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                           | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                      | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                      | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                                                |                4 |              4 |         1.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                      | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                      | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                                                |                4 |              4 |         1.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                         | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                     | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                    |                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                3 |              5 |         1.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              5 |         1.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/count_ce                                                                                                                                                                                                    | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              5 |         2.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                1 |              5 |         5.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              5 |         2.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                                 |                2 |              5 |         2.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_5                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                              | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0[0]                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                        | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                             |                2 |              6 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | Zynq_RealFFT_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                      | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |         2.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                     | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                3 |              7 |         2.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                  |                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                   | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                   | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ap_enable_reg_pp0_iter1_reg_3[0]                                                                                                                           | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ap_enable_reg_pp0_iter1_reg_8[0]                                                                                                                           | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                              |                2 |              8 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                             | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                                |                2 |              8 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                 |                2 |              8 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                             | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_wdata[23][0]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                          | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                4 |              8 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/sub_ln96_reg_8960                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/trunc_ln111_reg_9410                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/zext_ln96_reg_901_reg0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stre_U0/regslice_both_dout_V_data_U/ibuf_inst/E[0]                                                                                                                                                   | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stre_U0/regslice_both_dout_V_data_U/obuf_inst/SR[0]                                                                                                                                                                   |                4 |              8 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stre_U0/regslice_both_dout_V_data_U/ibuf_inst/tmp_reg_239_reg[0]_0[0]                                                                                                                                | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stre_U0/regslice_both_dout_V_data_U/obuf_inst/SR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_real2xfft_outpu_U0/regslice_both_dout_V_data_U/ibuf_inst/ap_CS_fsm_reg[1]_0                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_real2xfft_outpu_U0/regslice_both_dout_V_data_U/ibuf_inst/E[0]                                                                                                                                                   | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_real2xfft_outpu_U0/regslice_both_dout_V_data_U/ibuf_inst/tmp_reg_193_reg[0][0]                                                                                                                                                   |                2 |              9 |         4.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/coeff_tab1_1_U/window_fn_coeff_tdEe_rom_U/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                4 |              9 |         2.25 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[8]_i_1_n_0                                                                                                                                                                            | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                             |                2 |              9 |         4.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                             |                2 |              9 |         4.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                          |                                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              9 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              9 |         4.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                              | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                      |                3 |              9 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                              | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                      |                3 |              9 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                              | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                         |                4 |              9 |         2.25 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                              | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                         |                3 |              9 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/i_0_017_reg_1850                                                                                                                                                                                        | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/i_0_017_reg_185_1                                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/i_reg_8870                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                       | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                          |                3 |              9 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_rev_U0/i3_0_i_reg_1080                                                                                                                                                                               | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_rev_U0/ap_NS_fsm1                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stre_U0/regslice_both_dout_V_data_U/ibuf_inst/internal_empty_n_reg_3[0]                                                                                                                              |                                                                                                                                                                                                                                                                                   |                7 |              9 |         1.29 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stre_U0/regslice_both_dout_V_data_U/ibuf_inst/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                         | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stre_U0/regslice_both_dout_V_data_U/ibuf_inst/internal_empty_n_reg_4[0]                                                                                                                                               |                3 |              9 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_buff_U0/regslice_both_din_V_data_U/obuf_inst/E[0]                                                                                                                                                    | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_buff_U0/regslice_both_din_V_data_U/obuf_inst/odata_reg[32]_3[0]                                                                                                                                                       |                2 |              9 |         4.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/i2_0_i_reg_2460                                                                                                                                                                              | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/i2_0_i_reg_246                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ap_start_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                5 |              9 |         1.80 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ap_enable_reg_pp0_iter1_reg_1[0]                                                                                                                           | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                             | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/SR[0]                                                                                                                                                                       |                2 |              9 |         4.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ap_enable_reg_pp0_iter1_reg_6[0]                                                                                                                           | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/i2_0_i_01_reg_1870                                                                                                                                                                           | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/i2_0_i_01_reg_187_0                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/empty_reg_271[9]_i_1_n_1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                          | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_0[0]                                                            | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                                                 |                4 |             10 |         2.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/coeff_tab1_1_U/window_fn_coeff_tdEe_rom_U/add_ln102_reg_2890                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                    | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                               |                2 |             10 |         5.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_0[0]                                                            | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                            |                3 |             10 |         3.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                            | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[0][0]                 |                4 |             10 |         2.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                        |                4 |             10 |         2.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                7 |             10 |         1.43 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                           |                2 |             10 |         5.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                           |                2 |             10 |         5.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                            | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[1][0]                            |                2 |             10 |         5.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3[0]                                                                          | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_UNPACKING.lsig_cmd_loaded_reg[0]                                                                                        |                4 |             10 |         2.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_0[0]                                                                        | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0[0]                                                                                      |                3 |             10 |         3.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/grp_fu_849_ce                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_5                                                                                                                                                                     | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                                                |                4 |             11 |         2.75 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_3                                                                                                                                                                     | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                                                |                4 |             11 |         2.75 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_6                                                                                                                                                                     | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                                                |                4 |             11 |         2.75 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_2                                                                                                                                                                     | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_4                                                                                                                                                                     | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                                                |                4 |             11 |         2.75 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_1                                                                                                                                                                     | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_8                                                                                                                                                                     | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                                                |                4 |             11 |         2.75 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_7                                                                                                                                                                     | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                                                |                4 |             11 |         2.75 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/CE                                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/add_ln84_reg_2660                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                                                            | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stre_U0/regslice_both_dout_V_data_U/obuf_inst/SR[0]                                                                                                                                                                   |                2 |             12 |         6.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                              |                3 |             13 |         4.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                       | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |             13 |         6.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                             | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                4 |             13 |         3.25 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                   |                2 |             13 |         6.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                 |                                                                                                                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                             | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                4 |             13 |         3.25 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                6 |             13 |         2.17 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                6 |             13 |         2.17 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                2 |             14 |         7.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                     | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             14 |         3.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                 | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                3 |             14 |         4.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                             | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                2 |             14 |         7.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                4 |             14 |         3.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                2 |             14 |         7.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                               | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                  |                6 |             16 |         2.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/p_Val2_3_reg_9600                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/p_Val2_2_reg_9260                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/pop_1                                                                                                                                                                                        | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                      |                                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                        | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             16 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                           | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/trunc_ln1148_s_reg_1055[15]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                           | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/trunc_ln1148_1_reg_1040[15]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/trunc_ln1148_4_reg_1045[15]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                   | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/pop                                                                                                                                                                                          | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/pop_0                                                                                                                                                                                        | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/E[0]                                                                                                                                                                                         | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/ap_enable_reg_pp0_iter10                                                                                                                                                                                |                                                                                                                                                                                                                                                                                   |                5 |             17 |         3.40 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/odata[16]_i_1__0_n_1                                                                                                                                       | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                                                                                                                                           |                4 |             17 |         4.25 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ireg_reg[16][0]                                                                                                                                            | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/odata_reg[16]_0[0]                                                                                                                                                          |                5 |             17 |         3.40 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                               |                                                                                                                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                6 |             18 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                   |                5 |             18 |         3.60 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0[0]                                                                                                                | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                3 |             19 |         6.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                   |                3 |             19 |         6.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                                                                   |                9 |             20 |         2.22 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                    | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0]                                                                                                                                               |                4 |             21 |         5.25 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                     | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                          |                7 |             21 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      |                                                                                                                                                                                                                                                                                   |                6 |             21 |         3.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                       | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_full_reg[0]                                                      |                4 |             22 |         5.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                         | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             22 |         3.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                   | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             22 |         3.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             23 |         3.83 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                           | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             23 |         3.83 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             24 |         2.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               11 |             24 |         2.18 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       |                                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |               12 |             25 |         2.08 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             25 |         3.57 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                |                9 |             26 |         2.89 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               13 |             28 |         2.15 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                     | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                            |                8 |             28 |         3.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                   |                4 |             28 |         7.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                7 |             28 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                7 |             28 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                     | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                7 |             29 |         4.14 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                              |                8 |             29 |         3.62 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                       | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |               10 |             30 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |               11 |             31 |         2.82 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                     |                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                              | Zynq_RealFFT_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                           |               14 |             32 |         2.29 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                         |                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/shiftReg_ce                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                              | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                9 |             32 |         3.56 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_rev_U0/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                           |                                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_ce_non_real_time.ce_predicted_reg[0]                                                                                                            | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                               |                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |               11 |             32 |         2.91 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                                                                                                                     |                                                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                        |                                                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/ap_condition_85                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/cdata1_M_imag_V_reg_11460                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/cdata2_M_imag_V_reg_11560                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/f_M_imag_V_reg_10660                                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                7 |             32 |         4.57 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                           |                                                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/load_enable_reg[0]                                                                                                                                  | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stre_U0/regslice_both_dout_V_data_U/ibuf_inst/ireg01_out                                                                                                                                             | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stre_U0/regslice_both_dout_V_data_U/obuf_inst/odata_reg[32]_0[0]                                                                                                                                                      |               10 |             33 |         3.30 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_real2xfft_outpu_U0/regslice_both_dout_V_data_U/ibuf_inst/ireg01_out                                                                                                                                             | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_real2xfft_outpu_U0/regslice_both_dout_V_data_U/obuf_inst/SR[0]                                                                                                                                                                   |               11 |             33 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stre_U0/regslice_both_dout_V_data_U/obuf_inst/odata[31]_i_2_n_0                                                                                                                                      | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stre_U0/regslice_both_dout_V_data_U/obuf_inst/SR[0]                                                                                                                                                                   |               10 |             33 |         3.30 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_buff_U0/regslice_both_din_V_data_U/ibuf_inst/ireg01_out                                                                                                                                              | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_buff_U0/regslice_both_din_V_data_U/obuf_inst/SR[0]                                                                                                                                                                    |                5 |             33 |         6.60 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_buff_U0/regslice_both_din_V_data_U/obuf_inst/odata[32]_i_1__0_n_0                                                                                                                                    | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stre_U0/regslice_both_dout_V_data_U/obuf_inst/SR[0]                                                                                                                                                                   |                6 |             33 |         5.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_real2xfft_outpu_U0/regslice_both_dout_V_data_U/obuf_inst/odata[31]_i_2_n_1                                                                                                                                      | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                                                                                                                                           |               12 |             33 |         2.75 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                   | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |               11 |             33 |         3.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                     | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                     |               10 |             35 |         3.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               15 |             36 |         2.40 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                         | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_3[0]                                                                                                                                         |               11 |             36 |         3.27 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                    | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                             |               14 |             37 |         2.64 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                              | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               11 |             37 |         3.36 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                          | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               12 |             41 |         3.42 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                             | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               13 |             41 |         3.15 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                   |                6 |             43 |         7.17 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                   |                6 |             44 |         7.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                   |               13 |             44 |         3.38 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                              | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                           |               13 |             44 |         3.38 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               10 |             45 |         4.50 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             45 |         4.09 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                   |               11 |             45 |         4.09 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               12 |             46 |         3.83 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                      |                8 |             46 |         5.75 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                      | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                      |                7 |             47 |         6.71 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                    | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                              |                7 |             47 |         6.71 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                       | Zynq_RealFFT_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                              |                8 |             47 |         5.88 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/p_Val2_18_reg_9700                                                                                                                                                                           |                                                                                                                                                                                                                                                                                   |               12 |             47 |         3.92 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0[0]                                                                                                     | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               13 |             48 |         3.69 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                 | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               14 |             48 |         3.43 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ap_enable_reg_pp0_iter1_reg_0[0]                                                                                                                           | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                                                                                                                                           |                9 |             49 |         5.44 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/ap_enable_reg_pp0_iter1_reg_4[0]                                                                                                                           | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                                                                                                                                           |               11 |             49 |         4.45 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_stre_U0/regslice_both_dout_V_data_U/obuf_inst/SR[0]                                                                                                                                                                   |               19 |             56 |         2.95 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               26 |             60 |         2.31 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/cdata1_M_imag_V_1_reg_11260                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               16 |             64 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/ap_phi_reg_pp0_iter12_t_V_4_reg_2850                                                                                                                                                         |                                                                                                                                                                                                                                                                                   |               22 |             64 |         2.91 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_out_U0/shiftReg_ce                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               16 |             64 |         4.00 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/window_fn_U0/shiftReg_ce                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                   |               12 |             64 |         5.33 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/select_ln1148_5_reg_12360                                                                                                                                                                    |                                                                                                                                                                                                                                                                                   |               21 |             64 |         3.05 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               19 |             66 |         3.47 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               20 |             67 |         3.35 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                   |               21 |             67 |         3.19 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | Zynq_RealFFT_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               19 |             67 |         3.53 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/ret_V_1_reg_10050                                                                                                                                                                            |                                                                                                                                                                                                                                                                                   |               20 |             68 |         3.40 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/nodelay_i_1_channel_U/SR[0]                                                                                                                                                                                                           |               27 |             71 |         2.63 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/tmp_5_reg_11610                                                                                                                                                                              |                                                                                                                                                                                                                                                                                   |               35 |            124 |         3.54 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_real2xfft_0/inst/Loop_sliding_win_del_U0/regslice_both_din_V_V_U/obuf_inst/delay_line_Array_V_ce0                                                                                                                                     |                                                                                                                                                                                                                                                                                   |               64 |            272 |         4.25 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/hls_xfft2real_0/inst/Loop_realfft_be_desc_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |               49 |            275 |         5.61 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                   |              198 |            475 |         2.40 |
|  Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_RealFFT_i/RealFFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                   |              677 |           4104 |         6.06 |
+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


