// Seed: 4162011571
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd36,
    parameter id_9  = 32'd8
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri  id_4;
  tri0 id_5 = id_4;
  module_0();
  reg  id_6;
  generate
    if (1) begin : id_7
      assign id_5 = 1'b0;
      assign id_7 = id_6 - 1;
      assign id_6 = 1;
    end else begin
      always @(negedge id_2) id_6 <= id_6;
    end
    wire id_8;
    assign id_5 = 1;
    defparam id_9.id_10 = {1'b0{1}};
    wire id_11;
  endgenerate
endmodule
