# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../eBPF_Core.srcs/sources_1/imports/UofCProjectHermes" --include "../../../../eBPF_Core.srcs/sim_1/new" \
"../../../../eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Adder_64bit.sv" \
"../../../../eBPF_Core.srcs/sources_1/imports/UofCProjectHermes/Hardware_Subtractor_64bit.sv" \
"../../../../eBPF_Core.srcs/Adder_64/new/tb_Adder_64bit.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
