// Seed: 191806414
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri1 id_3
);
  wire id_5;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd39
) (
    input uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    output wire id_3,
    input tri0 id_4,
    input tri id_5,
    output uwire id_6
    , id_15,
    input supply0 id_7,
    input supply1 _id_8,
    output wor id_9,
    output supply0 id_10,
    output wire id_11,
    input supply0 id_12,
    inout wand id_13
    , id_16
);
  initial begin : LABEL_0
    id_15[id_8+:(-1)] <= -1;
  end
  module_0 modCall_1 (
      id_7,
      id_5,
      id_12,
      id_3
  );
endmodule
