<html style><!--
 Page saved with SingleFile 
 url: https://lore.kernel.org/all/20230605110724.21391-12-andy.chiu@sifive.com/ 
 saved date: Tue Jan 21 2025 19:28:26 GMT+0800 (中国标准时间)
--><meta charset=utf-8><title>[PATCH -next v21 11/27] riscv: Allocate user's vector context in the first-use trap - Andy Chiu</title><link rel=alternate title="Atom feed" href=https://lore.kernel.org/all/new.atom type=application/atom+xml><style>pre{white-space:pre-wrap}*{font-size:100%;font-family:monospace}</style><style media=screen,print>*{font-size:100%;font-family:monospace;background:#fff;color:#003}pre{white-space:pre-wrap}a:link{color:#00f;text-decoration:none}a:visited{color:#808}*.add{color:#060}*.del{color:#900}*.head{color:#000}*.hunk{color:#960}</style><style media="screen and (prefers-color-scheme:dark)">*{font-size:100%;font-family:monospace;background:#000;color:#ccc}pre{white-space:pre-wrap}a:link{color:#69f;text-decoration:none}a:visited{color:#96f}*.add{color:#0ff}*.del{color:#f0f}*.head{color:#fff}*.hunk{color:#c93}</style><meta name=referrer content=no-referrer><style>.sf-hidden{display:none!important}</style><link rel=canonical href=https://lore.kernel.org/all/20230605110724.21391-12-andy.chiu@sifive.com/><meta http-equiv=content-security-policy content="default-src 'none'; font-src 'self' data:; img-src 'self' data:; style-src 'unsafe-inline'; media-src 'self' data:; script-src 'unsafe-inline' data:; object-src 'self' data:; frame-src 'self' data:;"><body><form action=../><pre><a href="https://lore.kernel.org/all/?t=20230605154202"><b>All of lore.kernel.org</b></a>
<input name=q type=text value><input type=submit value=search> <a href=https://lore.kernel.org/all/_/text/help/>help</a> / <a href=https://lore.kernel.org/all/_/text/color/>color</a> / <a id=mirror href=https://lore.kernel.org/all/_/text/mirror/>mirror</a> / <a href=https://lore.kernel.org/all/new.atom>Atom feed</a></pre></form><pre id=b>From: Andy Chiu &lt;andy.chiu@sifive.com&gt;
To: <a href="https://lore.kernel.org/linux-riscv/?t=20230605154202">linux-riscv@lists.infradead.org</a>, palmer@dabbelt.com,
	anup@brainfault.org, atishp@atishpatra.org,
	<a href="https://lore.kernel.org/kvm-riscv/?t=20230605154202">kvm-riscv@lists.infradead.org</a>, <a href="https://lore.kernel.org/kvm/?t=20230605154202">kvm@vger.kernel.org</a>
Cc: vineetg@rivosinc.com, greentime.hu@sifive.com,
	guoren@linux.alibaba.com, "Andy Chiu" &lt;andy.chiu@sifive.com&gt;,
	"Paul Walmsley" &lt;paul.walmsley@sifive.com&gt;,
	"Albert Ou" &lt;aou@eecs.berkeley.edu&gt;,
	"Andrew Jones" &lt;ajones@ventanamicro.com&gt;,
	"Heiko Stuebner" &lt;heiko.stuebner@vrull.eu&gt;,
	"Conor Dooley" &lt;conor.dooley@microchip.com&gt;,
	"Lad Prabhakar" &lt;prabhakar.mahadev-lad.rj@bp.renesas.com&gt;,
	"Jisheng Zhang" &lt;jszhang@kernel.org&gt;,
	"Liao Chang" &lt;liaochang1@huawei.com&gt;,
	"Vincent Chen" &lt;vincent.chen@sifive.com&gt;,
	"Guo Ren" &lt;guoren@kernel.org&gt;, "Björn Töpel" &lt;bjorn@rivosinc.com&gt;,
	"Xianting Tian" &lt;xianting.tian@linux.alibaba.com&gt;,
	"Mattias Nissler" &lt;mnissler@rivosinc.com&gt;
Subject: <a href=#r id=t>[PATCH -next v21 11/27] riscv: Allocate user's vector context in the first-use trap</a>
Date: Mon,  5 Jun 2023 11:07:08 +0000	<a href=#r>[thread overview]</a>
Message-ID: &lt;20230605110724.21391-12-andy.chiu@sifive.com&gt; (<a href=https://lore.kernel.org/all/20230605110724.21391-12-andy.chiu@sifive.com/raw>raw</a>)
In-Reply-To: &lt;<a href=https://lore.kernel.org/all/20230605110724.21391-1-andy.chiu@sifive.com/>20230605110724.21391-1-andy.chiu@sifive.com</a>&gt;

Vector unit is disabled by default for all user processes. Thus, a
process will take a trap (illegal instruction) into kernel at the first
time when it uses Vector. Only after then, the kernel allocates V
context and starts take care of the context for that user process.

Suggested-by: Richard Henderson &lt;richard.henderson@linaro.org&gt;
Link: <a href=https://lore.kernel.org/r/3923eeee-e4dc-0911-40bf-84c34aee962d@linaro.org>https://lore.kernel.org/r/3923eeee-e4dc-0911-40bf-84c34aee962d@linaro.org</a>
Signed-off-by: Andy Chiu &lt;andy.chiu@sifive.com&gt;
---
Changelog v21:
 - Remove has_vector() and use ELF_HWCAP instead. The V bit in the hwcap,
   if preesents, implies has_vector() returning true. So we can drop
   has_vector() test here safely, because we also don't handle !V but
   has_vector() cases.
 - Change SIGKILL to SIGBUS when allocation of V-context fails. (Darius)

Changelog v20:
 - move has_vector() into vector.c for better code readibility
 - check elf_hwcap in the first-use trap because it might get turned off
   if cores have different VLENs.

Changelog v18:
 - Add blank lines (Heiko)
 - Return immediately in insn_is_vector() if an insn matches (Heiko)
---
 <a id=iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:insn.h href=#Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:insn.h>arch/riscv/include/asm/insn.h</a>   | 29 ++++++++++
 <a id=iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:vector.h href=#Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:vector.h>arch/riscv/include/asm/vector.h</a> |  2 +
 <a id=iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:traps.c href=#Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:traps.c>arch/riscv/kernel/traps.c</a>       | 26 ++++++++-
 <a id=iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:vector.c href=#Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:vector.c>arch/riscv/kernel/vector.c</a>      | 95 +++++++++++++++++++++++++++++++++
 4 files <a href=#related>changed</a>, 150 insertions(+), 2 deletions(-)

<span class=head><a href=#iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:insn.h id=Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:insn.h>diff</a> --git a/arch/riscv/include/asm/insn.h b/arch/riscv/include/asm/insn.h
index 8d5c84f2d5ef..4e1505cef8aa 100644
--- a/arch/riscv/include/asm/insn.h
+++ b/arch/riscv/include/asm/insn.h
</span><span class=hunk>@@ -137,6 +137,26 @@
</span> #define RVG_OPCODE_JALR		0x67
 #define RVG_OPCODE_JAL		0x6f
 #define RVG_OPCODE_SYSTEM	0x73
<span class=add>+#define RVG_SYSTEM_CSR_OFF	20
+#define RVG_SYSTEM_CSR_MASK	GENMASK(12, 0)
+
+/* parts of opcode for RVF, RVD and RVQ */
+#define RVFDQ_FL_FS_WIDTH_OFF	12
+#define RVFDQ_FL_FS_WIDTH_MASK	GENMASK(3, 0)
+#define RVFDQ_FL_FS_WIDTH_W	2
+#define RVFDQ_FL_FS_WIDTH_D	3
+#define RVFDQ_LS_FS_WIDTH_Q	4
+#define RVFDQ_OPCODE_FL		0x07
+#define RVFDQ_OPCODE_FS		0x27
+
+/* parts of opcode for RVV */
+#define RVV_OPCODE_VECTOR	0x57
+#define RVV_VL_VS_WIDTH_8	0
+#define RVV_VL_VS_WIDTH_16	5
+#define RVV_VL_VS_WIDTH_32	6
+#define RVV_VL_VS_WIDTH_64	7
+#define RVV_OPCODE_VL		RVFDQ_OPCODE_FL
+#define RVV_OPCODE_VS		RVFDQ_OPCODE_FS
</span> 
 /* parts of opcode for RVC*/
 #define RVC_OPCODE_C0		0x0
<span class=hunk>@@ -304,6 +324,15 @@ static __always_inline bool riscv_insn_is_branch(u32 code)
</span> 	(RVC_X(x_, RVC_B_IMM_7_6_OPOFF, RVC_B_IMM_7_6_MASK) &lt;&lt; RVC_B_IMM_7_6_OFF) | \
 	(RVC_IMM_SIGN(x_) &lt;&lt; RVC_B_IMM_SIGN_OFF); })
 
<span class=add>+#define RVG_EXTRACT_SYSTEM_CSR(x) \
+	({typeof(x) x_ = (x); RV_X(x_, RVG_SYSTEM_CSR_OFF, RVG_SYSTEM_CSR_MASK); })
+
+#define RVFDQ_EXTRACT_FL_FS_WIDTH(x) \
+	({typeof(x) x_ = (x); RV_X(x_, RVFDQ_FL_FS_WIDTH_OFF, \
+				   RVFDQ_FL_FS_WIDTH_MASK); })
+
+#define RVV_EXRACT_VL_VS_WIDTH(x) RVFDQ_EXTRACT_FL_FS_WIDTH(x)
+
</span> /*
  * Get the immediate from a J-type instruction.
  *
<span class=head><a href=#iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:vector.h id=Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:vector.h>diff</a> --git a/arch/riscv/include/asm/vector.h b/arch/riscv/include/asm/vector.h
index ce6a75e9cf62..8e56da67b5cf 100644
--- a/arch/riscv/include/asm/vector.h
+++ b/arch/riscv/include/asm/vector.h
</span><span class=hunk>@@ -21,6 +21,7 @@
</span> 
 extern unsigned long riscv_v_vsize;
 int riscv_v_setup_vsize(void);
<span class=add>+bool riscv_v_first_use_handler(struct pt_regs *regs);
</span> 
 static __always_inline bool has_vector(void)
 {
<span class=hunk>@@ -165,6 +166,7 @@ struct pt_regs;
</span> 
 static inline int riscv_v_setup_vsize(void) { return -EOPNOTSUPP; }
 static __always_inline bool has_vector(void) { return false; }
<span class=add>+static inline bool riscv_v_first_use_handler(struct pt_regs *regs) { return false; }
</span> static inline bool riscv_v_vstate_query(struct pt_regs *regs) { return false; }
 #define riscv_v_vsize (0)
 #define riscv_v_vstate_save(task, regs)		do {} while (0)
<span class=head><a href=#iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:traps.c id=Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:traps.c>diff</a> --git a/arch/riscv/kernel/traps.c b/arch/riscv/kernel/traps.c
index 8c258b78c925..05ffdcd1424e 100644
--- a/arch/riscv/kernel/traps.c
+++ b/arch/riscv/kernel/traps.c
</span><span class=hunk>@@ -26,6 +26,7 @@
</span> #include &lt;asm/ptrace.h&gt;
 #include &lt;asm/syscall.h&gt;
 #include &lt;asm/thread_info.h&gt;
<span class=add>+#include &lt;asm/vector.h&gt;
</span> 
 int show_unhandled_signals = 1;
 
<span class=hunk>@@ -145,8 +146,29 @@ DO_ERROR_INFO(do_trap_insn_misaligned,
</span> 	SIGBUS, BUS_ADRALN, "instruction address misaligned");
 DO_ERROR_INFO(do_trap_insn_fault,
 	SIGSEGV, SEGV_ACCERR, "instruction access fault");
<span class=del>-DO_ERROR_INFO(do_trap_insn_illegal,
-	SIGILL, ILL_ILLOPC, "illegal instruction");
</span><span class=add>+
+asmlinkage __visible __trap_section void do_trap_insn_illegal(struct pt_regs *regs)
+{
+	if (user_mode(regs)) {
+		irqentry_enter_from_user_mode(regs);
+
+		local_irq_enable();
+
+		if (!riscv_v_first_use_handler(regs))
+			do_trap_error(regs, SIGILL, ILL_ILLOPC, regs-&gt;epc,
+				      "Oops - illegal instruction");
+
+		irqentry_exit_to_user_mode(regs);
+	} else {
+		irqentry_state_t state = irqentry_nmi_enter(regs);
+
+		do_trap_error(regs, SIGILL, ILL_ILLOPC, regs-&gt;epc,
+			      "Oops - illegal instruction");
+
+		irqentry_nmi_exit(regs, state);
+	}
+}
+
</span> DO_ERROR_INFO(do_trap_load_fault,
 	SIGSEGV, SEGV_ACCERR, "load access fault");
 #ifndef CONFIG_RISCV_M_MODE
<span class=head><a href=#iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:vector.c id=Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:vector.c>diff</a> --git a/arch/riscv/kernel/vector.c b/arch/riscv/kernel/vector.c
index 120f1ce9abf9..9d81d1b2a7f3 100644
--- a/arch/riscv/kernel/vector.c
+++ b/arch/riscv/kernel/vector.c
</span><span class=hunk>@@ -4,10 +4,19 @@
</span>  * Author: Andy Chiu &lt;andy.chiu@sifive.com&gt;
  */
 #include &lt;linux/export.h&gt;
<span class=add>+#include &lt;linux/sched/signal.h&gt;
+#include &lt;linux/types.h&gt;
+#include &lt;linux/slab.h&gt;
+#include &lt;linux/sched.h&gt;
+#include &lt;linux/uaccess.h&gt;
</span> 
<span class=add>+#include &lt;asm/thread_info.h&gt;
+#include &lt;asm/processor.h&gt;
+#include &lt;asm/insn.h&gt;
</span> #include &lt;asm/vector.h&gt;
 #include &lt;asm/csr.h&gt;
 #include &lt;asm/elf.h&gt;
<span class=add>+#include &lt;asm/ptrace.h&gt;
</span> #include &lt;asm/bug.h&gt;
 
 unsigned long riscv_v_vsize __read_mostly;
<span class=hunk>@@ -34,3 +43,89 @@ int riscv_v_setup_vsize(void)
</span> 
 	return 0;
 }
<span class=add>+
+static bool insn_is_vector(u32 insn_buf)
+{
+	u32 opcode = insn_buf &amp; __INSN_OPCODE_MASK;
+	u32 width, csr;
+
+	/*
+	 * All V-related instructions, including CSR operations are 4-Byte. So,
+	 * do not handle if the instruction length is not 4-Byte.
+	 */
+	if (unlikely(GET_INSN_LENGTH(insn_buf) != 4))
+		return false;
+
+	switch (opcode) {
+	case RVV_OPCODE_VECTOR:
+		return true;
+	case RVV_OPCODE_VL:
+	case RVV_OPCODE_VS:
+		width = RVV_EXRACT_VL_VS_WIDTH(insn_buf);
+		if (width == RVV_VL_VS_WIDTH_8 || width == RVV_VL_VS_WIDTH_16 ||
+		    width == RVV_VL_VS_WIDTH_32 || width == RVV_VL_VS_WIDTH_64)
+			return true;
+
+		break;
+	case RVG_OPCODE_SYSTEM:
+		csr = RVG_EXTRACT_SYSTEM_CSR(insn_buf);
+		if ((csr &gt;= CSR_VSTART &amp;&amp; csr &lt;= CSR_VCSR) ||
+		    (csr &gt;= CSR_VL &amp;&amp; csr &lt;= CSR_VLENB))
+			return true;
+	}
+
+	return false;
+}
+
+static int riscv_v_thread_zalloc(void)
+{
+	void *datap;
+
+	datap = kzalloc(riscv_v_vsize, GFP_KERNEL);
+	if (!datap)
+		return -ENOMEM;
+
+	current-&gt;thread.vstate.datap = datap;
+	memset(&amp;current-&gt;thread.vstate, 0, offsetof(struct __riscv_v_ext_state,
+						    datap));
+	return 0;
+}
+
+bool riscv_v_first_use_handler(struct pt_regs *regs)
+{
+	u32 __user *epc = (u32 __user *)regs-&gt;epc;
+	u32 insn = (u32)regs-&gt;badaddr;
+
+	/* Do not handle if V is not supported, or disabled */
+	if (!(ELF_HWCAP &amp; COMPAT_HWCAP_ISA_V))
+		return false;
+
+	/* If V has been enabled then it is not the first-use trap */
+	if (riscv_v_vstate_query(regs))
+		return false;
+
+	/* Get the instruction */
+	if (!insn) {
+		if (__get_user(insn, epc))
+			return false;
+	}
+
+	/* Filter out non-V instructions */
+	if (!insn_is_vector(insn))
+		return false;
+
+	/* Sanity check. datap should be null by the time of the first-use trap */
+	WARN_ON(current-&gt;thread.vstate.datap);
+
+	/*
+	 * Now we sure that this is a V instruction. And it executes in the
+	 * context where VS has been off. So, try to allocate the user's V
+	 * context and resume execution.
+	 */
+	if (riscv_v_thread_zalloc()) {
+		force_sig(SIGBUS);
+		return true;
+	}
+	riscv_v_vstate_on(regs);
+	return true;
+}
</span>-- 
2.17.1

</pre><hr><pre>WARNING: multiple messages have this Message-ID (<a href=https://lore.kernel.org/all/20230605110724.21391-12-andy.chiu@sifive.com/d/>diff</a>)</pre><pre>From: Andy Chiu &lt;andy.chiu@sifive.com&gt;
To: <a href="https://lore.kernel.org/linux-riscv/?t=20230605154101">linux-riscv@lists.infradead.org</a>, palmer@dabbelt.com,
	anup@brainfault.org, atishp@atishpatra.org,
	<a href="https://lore.kernel.org/kvm-riscv/?t=20230605154101">kvm-riscv@lists.infradead.org</a>, <a href="https://lore.kernel.org/kvm/?t=20230605154101">kvm@vger.kernel.org</a>
Cc: vineetg@rivosinc.com, greentime.hu@sifive.com,
	guoren@linux.alibaba.com, "Andy Chiu" &lt;andy.chiu@sifive.com&gt;,
	"Paul Walmsley" &lt;paul.walmsley@sifive.com&gt;,
	"Albert Ou" &lt;aou@eecs.berkeley.edu&gt;,
	"Andrew Jones" &lt;ajones@ventanamicro.com&gt;,
	"Heiko Stuebner" &lt;heiko.stuebner@vrull.eu&gt;,
	"Conor Dooley" &lt;conor.dooley@microchip.com&gt;,
	"Lad Prabhakar" &lt;prabhakar.mahadev-lad.rj@bp.renesas.com&gt;,
	"Jisheng Zhang" &lt;jszhang@kernel.org&gt;,
	"Liao Chang" &lt;liaochang1@huawei.com&gt;,
	"Vincent Chen" &lt;vincent.chen@sifive.com&gt;,
	"Guo Ren" &lt;guoren@kernel.org&gt;, "Björn Töpel" &lt;bjorn@rivosinc.com&gt;,
	"Xianting Tian" &lt;xianting.tian@linux.alibaba.com&gt;,
	"Mattias Nissler" &lt;mnissler@rivosinc.com&gt;
Subject: <a href=#r id=t>[PATCH -next v21 11/27] riscv: Allocate user's vector context in the first-use trap</a>
Date: Mon,  5 Jun 2023 11:07:08 +0000	<a href=#r>[thread overview]</a>
Message-ID: &lt;20230605110724.21391-12-andy.chiu@sifive.com&gt; (<a href=https://lore.kernel.org/all/20230605110724.21391-12-andy.chiu@sifive.com/raw>raw</a>)
In-Reply-To: &lt;<a href=https://lore.kernel.org/all/20230605110724.21391-1-andy.chiu@sifive.com/>20230605110724.21391-1-andy.chiu@sifive.com</a>&gt;

Vector unit is disabled by default for all user processes. Thus, a
process will take a trap (illegal instruction) into kernel at the first
time when it uses Vector. Only after then, the kernel allocates V
context and starts take care of the context for that user process.

Suggested-by: Richard Henderson &lt;richard.henderson@linaro.org&gt;
Link: <a href=https://lore.kernel.org/r/3923eeee-e4dc-0911-40bf-84c34aee962d@linaro.org>https://lore.kernel.org/r/3923eeee-e4dc-0911-40bf-84c34aee962d@linaro.org</a>
Signed-off-by: Andy Chiu &lt;andy.chiu@sifive.com&gt;
---
Changelog v21:
 - Remove has_vector() and use ELF_HWCAP instead. The V bit in the hwcap,
   if preesents, implies has_vector() returning true. So we can drop
   has_vector() test here safely, because we also don't handle !V but
   has_vector() cases.
 - Change SIGKILL to SIGBUS when allocation of V-context fails. (Darius)

Changelog v20:
 - move has_vector() into vector.c for better code readibility
 - check elf_hwcap in the first-use trap because it might get turned off
   if cores have different VLENs.

Changelog v18:
 - Add blank lines (Heiko)
 - Return immediately in insn_is_vector() if an insn matches (Heiko)
---
 <a id=iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:insn.h href=#Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:insn.h>arch/riscv/include/asm/insn.h</a>   | 29 ++++++++++
 <a id=iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:vector.h href=#Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:vector.h>arch/riscv/include/asm/vector.h</a> |  2 +
 <a id=iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:traps.c href=#Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:traps.c>arch/riscv/kernel/traps.c</a>       | 26 ++++++++-
 <a id=iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:vector.c href=#Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:vector.c>arch/riscv/kernel/vector.c</a>      | 95 +++++++++++++++++++++++++++++++++
 4 files <a href=#related>changed</a>, 150 insertions(+), 2 deletions(-)

<span class=head><a href=#iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:insn.h id=Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:insn.h>diff</a> --git a/arch/riscv/include/asm/insn.h b/arch/riscv/include/asm/insn.h
index 8d5c84f2d5ef..4e1505cef8aa 100644
--- a/arch/riscv/include/asm/insn.h
+++ b/arch/riscv/include/asm/insn.h
</span><span class=hunk>@@ -137,6 +137,26 @@
</span> #define RVG_OPCODE_JALR		0x67
 #define RVG_OPCODE_JAL		0x6f
 #define RVG_OPCODE_SYSTEM	0x73
<span class=add>+#define RVG_SYSTEM_CSR_OFF	20
+#define RVG_SYSTEM_CSR_MASK	GENMASK(12, 0)
+
+/* parts of opcode for RVF, RVD and RVQ */
+#define RVFDQ_FL_FS_WIDTH_OFF	12
+#define RVFDQ_FL_FS_WIDTH_MASK	GENMASK(3, 0)
+#define RVFDQ_FL_FS_WIDTH_W	2
+#define RVFDQ_FL_FS_WIDTH_D	3
+#define RVFDQ_LS_FS_WIDTH_Q	4
+#define RVFDQ_OPCODE_FL		0x07
+#define RVFDQ_OPCODE_FS		0x27
+
+/* parts of opcode for RVV */
+#define RVV_OPCODE_VECTOR	0x57
+#define RVV_VL_VS_WIDTH_8	0
+#define RVV_VL_VS_WIDTH_16	5
+#define RVV_VL_VS_WIDTH_32	6
+#define RVV_VL_VS_WIDTH_64	7
+#define RVV_OPCODE_VL		RVFDQ_OPCODE_FL
+#define RVV_OPCODE_VS		RVFDQ_OPCODE_FS
</span> 
 /* parts of opcode for RVC*/
 #define RVC_OPCODE_C0		0x0
<span class=hunk>@@ -304,6 +324,15 @@ static __always_inline bool riscv_insn_is_branch(u32 code)
</span> 	(RVC_X(x_, RVC_B_IMM_7_6_OPOFF, RVC_B_IMM_7_6_MASK) &lt;&lt; RVC_B_IMM_7_6_OFF) | \
 	(RVC_IMM_SIGN(x_) &lt;&lt; RVC_B_IMM_SIGN_OFF); })
 
<span class=add>+#define RVG_EXTRACT_SYSTEM_CSR(x) \
+	({typeof(x) x_ = (x); RV_X(x_, RVG_SYSTEM_CSR_OFF, RVG_SYSTEM_CSR_MASK); })
+
+#define RVFDQ_EXTRACT_FL_FS_WIDTH(x) \
+	({typeof(x) x_ = (x); RV_X(x_, RVFDQ_FL_FS_WIDTH_OFF, \
+				   RVFDQ_FL_FS_WIDTH_MASK); })
+
+#define RVV_EXRACT_VL_VS_WIDTH(x) RVFDQ_EXTRACT_FL_FS_WIDTH(x)
+
</span> /*
  * Get the immediate from a J-type instruction.
  *
<span class=head><a href=#iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:vector.h id=Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:vector.h>diff</a> --git a/arch/riscv/include/asm/vector.h b/arch/riscv/include/asm/vector.h
index ce6a75e9cf62..8e56da67b5cf 100644
--- a/arch/riscv/include/asm/vector.h
+++ b/arch/riscv/include/asm/vector.h
</span><span class=hunk>@@ -21,6 +21,7 @@
</span> 
 extern unsigned long riscv_v_vsize;
 int riscv_v_setup_vsize(void);
<span class=add>+bool riscv_v_first_use_handler(struct pt_regs *regs);
</span> 
 static __always_inline bool has_vector(void)
 {
<span class=hunk>@@ -165,6 +166,7 @@ struct pt_regs;
</span> 
 static inline int riscv_v_setup_vsize(void) { return -EOPNOTSUPP; }
 static __always_inline bool has_vector(void) { return false; }
<span class=add>+static inline bool riscv_v_first_use_handler(struct pt_regs *regs) { return false; }
</span> static inline bool riscv_v_vstate_query(struct pt_regs *regs) { return false; }
 #define riscv_v_vsize (0)
 #define riscv_v_vstate_save(task, regs)		do {} while (0)
<span class=head><a href=#iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:traps.c id=Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:traps.c>diff</a> --git a/arch/riscv/kernel/traps.c b/arch/riscv/kernel/traps.c
index 8c258b78c925..05ffdcd1424e 100644
--- a/arch/riscv/kernel/traps.c
+++ b/arch/riscv/kernel/traps.c
</span><span class=hunk>@@ -26,6 +26,7 @@
</span> #include &lt;asm/ptrace.h&gt;
 #include &lt;asm/syscall.h&gt;
 #include &lt;asm/thread_info.h&gt;
<span class=add>+#include &lt;asm/vector.h&gt;
</span> 
 int show_unhandled_signals = 1;
 
<span class=hunk>@@ -145,8 +146,29 @@ DO_ERROR_INFO(do_trap_insn_misaligned,
</span> 	SIGBUS, BUS_ADRALN, "instruction address misaligned");
 DO_ERROR_INFO(do_trap_insn_fault,
 	SIGSEGV, SEGV_ACCERR, "instruction access fault");
<span class=del>-DO_ERROR_INFO(do_trap_insn_illegal,
-	SIGILL, ILL_ILLOPC, "illegal instruction");
</span><span class=add>+
+asmlinkage __visible __trap_section void do_trap_insn_illegal(struct pt_regs *regs)
+{
+	if (user_mode(regs)) {
+		irqentry_enter_from_user_mode(regs);
+
+		local_irq_enable();
+
+		if (!riscv_v_first_use_handler(regs))
+			do_trap_error(regs, SIGILL, ILL_ILLOPC, regs-&gt;epc,
+				      "Oops - illegal instruction");
+
+		irqentry_exit_to_user_mode(regs);
+	} else {
+		irqentry_state_t state = irqentry_nmi_enter(regs);
+
+		do_trap_error(regs, SIGILL, ILL_ILLOPC, regs-&gt;epc,
+			      "Oops - illegal instruction");
+
+		irqentry_nmi_exit(regs, state);
+	}
+}
+
</span> DO_ERROR_INFO(do_trap_load_fault,
 	SIGSEGV, SEGV_ACCERR, "load access fault");
 #ifndef CONFIG_RISCV_M_MODE
<span class=head><a href=#iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:vector.c id=Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:vector.c>diff</a> --git a/arch/riscv/kernel/vector.c b/arch/riscv/kernel/vector.c
index 120f1ce9abf9..9d81d1b2a7f3 100644
--- a/arch/riscv/kernel/vector.c
+++ b/arch/riscv/kernel/vector.c
</span><span class=hunk>@@ -4,10 +4,19 @@
</span>  * Author: Andy Chiu &lt;andy.chiu@sifive.com&gt;
  */
 #include &lt;linux/export.h&gt;
<span class=add>+#include &lt;linux/sched/signal.h&gt;
+#include &lt;linux/types.h&gt;
+#include &lt;linux/slab.h&gt;
+#include &lt;linux/sched.h&gt;
+#include &lt;linux/uaccess.h&gt;
</span> 
<span class=add>+#include &lt;asm/thread_info.h&gt;
+#include &lt;asm/processor.h&gt;
+#include &lt;asm/insn.h&gt;
</span> #include &lt;asm/vector.h&gt;
 #include &lt;asm/csr.h&gt;
 #include &lt;asm/elf.h&gt;
<span class=add>+#include &lt;asm/ptrace.h&gt;
</span> #include &lt;asm/bug.h&gt;
 
 unsigned long riscv_v_vsize __read_mostly;
<span class=hunk>@@ -34,3 +43,89 @@ int riscv_v_setup_vsize(void)
</span> 
 	return 0;
 }
<span class=add>+
+static bool insn_is_vector(u32 insn_buf)
+{
+	u32 opcode = insn_buf &amp; __INSN_OPCODE_MASK;
+	u32 width, csr;
+
+	/*
+	 * All V-related instructions, including CSR operations are 4-Byte. So,
+	 * do not handle if the instruction length is not 4-Byte.
+	 */
+	if (unlikely(GET_INSN_LENGTH(insn_buf) != 4))
+		return false;
+
+	switch (opcode) {
+	case RVV_OPCODE_VECTOR:
+		return true;
+	case RVV_OPCODE_VL:
+	case RVV_OPCODE_VS:
+		width = RVV_EXRACT_VL_VS_WIDTH(insn_buf);
+		if (width == RVV_VL_VS_WIDTH_8 || width == RVV_VL_VS_WIDTH_16 ||
+		    width == RVV_VL_VS_WIDTH_32 || width == RVV_VL_VS_WIDTH_64)
+			return true;
+
+		break;
+	case RVG_OPCODE_SYSTEM:
+		csr = RVG_EXTRACT_SYSTEM_CSR(insn_buf);
+		if ((csr &gt;= CSR_VSTART &amp;&amp; csr &lt;= CSR_VCSR) ||
+		    (csr &gt;= CSR_VL &amp;&amp; csr &lt;= CSR_VLENB))
+			return true;
+	}
+
+	return false;
+}
+
+static int riscv_v_thread_zalloc(void)
+{
+	void *datap;
+
+	datap = kzalloc(riscv_v_vsize, GFP_KERNEL);
+	if (!datap)
+		return -ENOMEM;
+
+	current-&gt;thread.vstate.datap = datap;
+	memset(&amp;current-&gt;thread.vstate, 0, offsetof(struct __riscv_v_ext_state,
+						    datap));
+	return 0;
+}
+
+bool riscv_v_first_use_handler(struct pt_regs *regs)
+{
+	u32 __user *epc = (u32 __user *)regs-&gt;epc;
+	u32 insn = (u32)regs-&gt;badaddr;
+
+	/* Do not handle if V is not supported, or disabled */
+	if (!(ELF_HWCAP &amp; COMPAT_HWCAP_ISA_V))
+		return false;
+
+	/* If V has been enabled then it is not the first-use trap */
+	if (riscv_v_vstate_query(regs))
+		return false;
+
+	/* Get the instruction */
+	if (!insn) {
+		if (__get_user(insn, epc))
+			return false;
+	}
+
+	/* Filter out non-V instructions */
+	if (!insn_is_vector(insn))
+		return false;
+
+	/* Sanity check. datap should be null by the time of the first-use trap */
+	WARN_ON(current-&gt;thread.vstate.datap);
+
+	/*
+	 * Now we sure that this is a V instruction. And it executes in the
+	 * context where VS has been off. So, try to allocate the user's V
+	 * context and resume execution.
+	 */
+	if (riscv_v_thread_zalloc()) {
+		force_sig(SIGBUS);
+		return true;
+	}
+	riscv_v_vstate_on(regs);
+	return true;
+}
</span>-- 
2.17.1


_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
<a href=http://lists.infradead.org/mailman/listinfo/linux-riscv>http://lists.infradead.org/mailman/listinfo/linux-riscv</a>
</pre><hr><pre>WARNING: multiple messages have this Message-ID (<a href=https://lore.kernel.org/all/20230605110724.21391-12-andy.chiu@sifive.com/d/>diff</a>)</pre><pre>From: Andy Chiu &lt;andy.chiu@sifive.com&gt;
To: <a href="https://lore.kernel.org/kvm-riscv/?t=20230605110708">kvm-riscv@lists.infradead.org</a>
Subject: <a href=#r id=t>[PATCH -next v21 11/27] riscv: Allocate user's vector context in the first-use trap</a>
Date: Mon,  5 Jun 2023 11:07:08 +0000	<a href=#r>[thread overview]</a>
Message-ID: &lt;20230605110724.21391-12-andy.chiu@sifive.com&gt; (<a href=https://lore.kernel.org/all/20230605110724.21391-12-andy.chiu@sifive.com/raw>raw</a>)
In-Reply-To: &lt;<a href=https://lore.kernel.org/all/20230605110724.21391-1-andy.chiu@sifive.com/>20230605110724.21391-1-andy.chiu@sifive.com</a>&gt;

Vector unit is disabled by default for all user processes. Thus, a
process will take a trap (illegal instruction) into kernel at the first
time when it uses Vector. Only after then, the kernel allocates V
context and starts take care of the context for that user process.

Suggested-by: Richard Henderson &lt;richard.henderson@linaro.org&gt;
Link: <a href=https://lore.kernel.org/r/3923eeee-e4dc-0911-40bf-84c34aee962d>https://lore.kernel.org/r/3923eeee-e4dc-0911-40bf-84c34aee962d</a> at linaro.org
Signed-off-by: Andy Chiu &lt;andy.chiu@sifive.com&gt;
---
Changelog v21:
 - Remove has_vector() and use ELF_HWCAP instead. The V bit in the hwcap,
   if preesents, implies has_vector() returning true. So we can drop
   has_vector() test here safely, because we also don't handle !V but
   has_vector() cases.
 - Change SIGKILL to SIGBUS when allocation of V-context fails. (Darius)

Changelog v20:
 - move has_vector() into vector.c for better code readibility
 - check elf_hwcap in the first-use trap because it might get turned off
   if cores have different VLENs.

Changelog v18:
 - Add blank lines (Heiko)
 - Return immediately in insn_is_vector() if an insn matches (Heiko)
---
 <a id=iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:insn.h href=#Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:insn.h>arch/riscv/include/asm/insn.h</a>   | 29 ++++++++++
 <a id=iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:vector.h href=#Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:vector.h>arch/riscv/include/asm/vector.h</a> |  2 +
 <a id=iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:traps.c href=#Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:traps.c>arch/riscv/kernel/traps.c</a>       | 26 ++++++++-
 <a id=iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:vector.c href=#Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:vector.c>arch/riscv/kernel/vector.c</a>      | 95 +++++++++++++++++++++++++++++++++
 4 files <a href=#related>changed</a>, 150 insertions(+), 2 deletions(-)

<span class=head><a href=#iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:insn.h id=Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:insn.h>diff</a> --git a/arch/riscv/include/asm/insn.h b/arch/riscv/include/asm/insn.h
index 8d5c84f2d5ef..4e1505cef8aa 100644
--- a/arch/riscv/include/asm/insn.h
+++ b/arch/riscv/include/asm/insn.h
</span><span class=hunk>@@ -137,6 +137,26 @@
</span> #define RVG_OPCODE_JALR		0x67
 #define RVG_OPCODE_JAL		0x6f
 #define RVG_OPCODE_SYSTEM	0x73
<span class=add>+#define RVG_SYSTEM_CSR_OFF	20
+#define RVG_SYSTEM_CSR_MASK	GENMASK(12, 0)
+
+/* parts of opcode for RVF, RVD and RVQ */
+#define RVFDQ_FL_FS_WIDTH_OFF	12
+#define RVFDQ_FL_FS_WIDTH_MASK	GENMASK(3, 0)
+#define RVFDQ_FL_FS_WIDTH_W	2
+#define RVFDQ_FL_FS_WIDTH_D	3
+#define RVFDQ_LS_FS_WIDTH_Q	4
+#define RVFDQ_OPCODE_FL		0x07
+#define RVFDQ_OPCODE_FS		0x27
+
+/* parts of opcode for RVV */
+#define RVV_OPCODE_VECTOR	0x57
+#define RVV_VL_VS_WIDTH_8	0
+#define RVV_VL_VS_WIDTH_16	5
+#define RVV_VL_VS_WIDTH_32	6
+#define RVV_VL_VS_WIDTH_64	7
+#define RVV_OPCODE_VL		RVFDQ_OPCODE_FL
+#define RVV_OPCODE_VS		RVFDQ_OPCODE_FS
</span> 
 /* parts of opcode for RVC*/
 #define RVC_OPCODE_C0		0x0
<span class=hunk>@@ -304,6 +324,15 @@ static __always_inline bool riscv_insn_is_branch(u32 code)
</span> 	(RVC_X(x_, RVC_B_IMM_7_6_OPOFF, RVC_B_IMM_7_6_MASK) &lt;&lt; RVC_B_IMM_7_6_OFF) | \
 	(RVC_IMM_SIGN(x_) &lt;&lt; RVC_B_IMM_SIGN_OFF); })
 
<span class=add>+#define RVG_EXTRACT_SYSTEM_CSR(x) \
+	({typeof(x) x_ = (x); RV_X(x_, RVG_SYSTEM_CSR_OFF, RVG_SYSTEM_CSR_MASK); })
+
+#define RVFDQ_EXTRACT_FL_FS_WIDTH(x) \
+	({typeof(x) x_ = (x); RV_X(x_, RVFDQ_FL_FS_WIDTH_OFF, \
+				   RVFDQ_FL_FS_WIDTH_MASK); })
+
+#define RVV_EXRACT_VL_VS_WIDTH(x) RVFDQ_EXTRACT_FL_FS_WIDTH(x)
+
</span> /*
  * Get the immediate from a J-type instruction.
  *
<span class=head><a href=#iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:vector.h id=Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:include:asm:vector.h>diff</a> --git a/arch/riscv/include/asm/vector.h b/arch/riscv/include/asm/vector.h
index ce6a75e9cf62..8e56da67b5cf 100644
--- a/arch/riscv/include/asm/vector.h
+++ b/arch/riscv/include/asm/vector.h
</span><span class=hunk>@@ -21,6 +21,7 @@
</span> 
 extern unsigned long riscv_v_vsize;
 int riscv_v_setup_vsize(void);
<span class=add>+bool riscv_v_first_use_handler(struct pt_regs *regs);
</span> 
 static __always_inline bool has_vector(void)
 {
<span class=hunk>@@ -165,6 +166,7 @@ struct pt_regs;
</span> 
 static inline int riscv_v_setup_vsize(void) { return -EOPNOTSUPP; }
 static __always_inline bool has_vector(void) { return false; }
<span class=add>+static inline bool riscv_v_first_use_handler(struct pt_regs *regs) { return false; }
</span> static inline bool riscv_v_vstate_query(struct pt_regs *regs) { return false; }
 #define riscv_v_vsize (0)
 #define riscv_v_vstate_save(task, regs)		do {} while (0)
<span class=head><a href=#iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:traps.c id=Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:traps.c>diff</a> --git a/arch/riscv/kernel/traps.c b/arch/riscv/kernel/traps.c
index 8c258b78c925..05ffdcd1424e 100644
--- a/arch/riscv/kernel/traps.c
+++ b/arch/riscv/kernel/traps.c
</span><span class=hunk>@@ -26,6 +26,7 @@
</span> #include &lt;asm/ptrace.h&gt;
 #include &lt;asm/syscall.h&gt;
 #include &lt;asm/thread_info.h&gt;
<span class=add>+#include &lt;asm/vector.h&gt;
</span> 
 int show_unhandled_signals = 1;
 
<span class=hunk>@@ -145,8 +146,29 @@ DO_ERROR_INFO(do_trap_insn_misaligned,
</span> 	SIGBUS, BUS_ADRALN, "instruction address misaligned");
 DO_ERROR_INFO(do_trap_insn_fault,
 	SIGSEGV, SEGV_ACCERR, "instruction access fault");
<span class=del>-DO_ERROR_INFO(do_trap_insn_illegal,
-	SIGILL, ILL_ILLOPC, "illegal instruction");
</span><span class=add>+
+asmlinkage __visible __trap_section void do_trap_insn_illegal(struct pt_regs *regs)
+{
+	if (user_mode(regs)) {
+		irqentry_enter_from_user_mode(regs);
+
+		local_irq_enable();
+
+		if (!riscv_v_first_use_handler(regs))
+			do_trap_error(regs, SIGILL, ILL_ILLOPC, regs-&gt;epc,
+				      "Oops - illegal instruction");
+
+		irqentry_exit_to_user_mode(regs);
+	} else {
+		irqentry_state_t state = irqentry_nmi_enter(regs);
+
+		do_trap_error(regs, SIGILL, ILL_ILLOPC, regs-&gt;epc,
+			      "Oops - illegal instruction");
+
+		irqentry_nmi_exit(regs, state);
+	}
+}
+
</span> DO_ERROR_INFO(do_trap_load_fault,
 	SIGSEGV, SEGV_ACCERR, "load access fault");
 #ifndef CONFIG_RISCV_M_MODE
<span class=head><a href=#iZ2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:vector.c id=Z2e.:20230605110724.21391-12-andy.chiu::40sifive.com:1arch:riscv:kernel:vector.c>diff</a> --git a/arch/riscv/kernel/vector.c b/arch/riscv/kernel/vector.c
index 120f1ce9abf9..9d81d1b2a7f3 100644
--- a/arch/riscv/kernel/vector.c
+++ b/arch/riscv/kernel/vector.c
</span><span class=hunk>@@ -4,10 +4,19 @@
</span>  * Author: Andy Chiu &lt;andy.chiu@sifive.com&gt;
  */
 #include &lt;linux/export.h&gt;
<span class=add>+#include &lt;linux/sched/signal.h&gt;
+#include &lt;linux/types.h&gt;
+#include &lt;linux/slab.h&gt;
+#include &lt;linux/sched.h&gt;
+#include &lt;linux/uaccess.h&gt;
</span> 
<span class=add>+#include &lt;asm/thread_info.h&gt;
+#include &lt;asm/processor.h&gt;
+#include &lt;asm/insn.h&gt;
</span> #include &lt;asm/vector.h&gt;
 #include &lt;asm/csr.h&gt;
 #include &lt;asm/elf.h&gt;
<span class=add>+#include &lt;asm/ptrace.h&gt;
</span> #include &lt;asm/bug.h&gt;
 
 unsigned long riscv_v_vsize __read_mostly;
<span class=hunk>@@ -34,3 +43,89 @@ int riscv_v_setup_vsize(void)
</span> 
 	return 0;
 }
<span class=add>+
+static bool insn_is_vector(u32 insn_buf)
+{
+	u32 opcode = insn_buf &amp; __INSN_OPCODE_MASK;
+	u32 width, csr;
+
+	/*
+	 * All V-related instructions, including CSR operations are 4-Byte. So,
+	 * do not handle if the instruction length is not 4-Byte.
+	 */
+	if (unlikely(GET_INSN_LENGTH(insn_buf) != 4))
+		return false;
+
+	switch (opcode) {
+	case RVV_OPCODE_VECTOR:
+		return true;
+	case RVV_OPCODE_VL:
+	case RVV_OPCODE_VS:
+		width = RVV_EXRACT_VL_VS_WIDTH(insn_buf);
+		if (width == RVV_VL_VS_WIDTH_8 || width == RVV_VL_VS_WIDTH_16 ||
+		    width == RVV_VL_VS_WIDTH_32 || width == RVV_VL_VS_WIDTH_64)
+			return true;
+
+		break;
+	case RVG_OPCODE_SYSTEM:
+		csr = RVG_EXTRACT_SYSTEM_CSR(insn_buf);
+		if ((csr &gt;= CSR_VSTART &amp;&amp; csr &lt;= CSR_VCSR) ||
+		    (csr &gt;= CSR_VL &amp;&amp; csr &lt;= CSR_VLENB))
+			return true;
+	}
+
+	return false;
+}
+
+static int riscv_v_thread_zalloc(void)
+{
+	void *datap;
+
+	datap = kzalloc(riscv_v_vsize, GFP_KERNEL);
+	if (!datap)
+		return -ENOMEM;
+
+	current-&gt;thread.vstate.datap = datap;
+	memset(&amp;current-&gt;thread.vstate, 0, offsetof(struct __riscv_v_ext_state,
+						    datap));
+	return 0;
+}
+
+bool riscv_v_first_use_handler(struct pt_regs *regs)
+{
+	u32 __user *epc = (u32 __user *)regs-&gt;epc;
+	u32 insn = (u32)regs-&gt;badaddr;
+
+	/* Do not handle if V is not supported, or disabled */
+	if (!(ELF_HWCAP &amp; COMPAT_HWCAP_ISA_V))
+		return false;
+
+	/* If V has been enabled then it is not the first-use trap */
+	if (riscv_v_vstate_query(regs))
+		return false;
+
+	/* Get the instruction */
+	if (!insn) {
+		if (__get_user(insn, epc))
+			return false;
+	}
+
+	/* Filter out non-V instructions */
+	if (!insn_is_vector(insn))
+		return false;
+
+	/* Sanity check. datap should be null by the time of the first-use trap */
+	WARN_ON(current-&gt;thread.vstate.datap);
+
+	/*
+	 * Now we sure that this is a V instruction. And it executes in the
+	 * context where VS has been off. So, try to allocate the user's V
+	 * context and resume execution.
+	 */
+	if (riscv_v_thread_zalloc()) {
+		force_sig(SIGBUS);
+		return true;
+	}
+	riscv_v_vstate_on(regs);
+	return true;
+}
</span>-- 
2.17.1


</pre><hr><pre><a href=https://lore.kernel.org/all/20230605110724.21391-12-andy.chiu@sifive.com/ rel=next>next</a> <a href=https://lore.kernel.org/all/20230605110724.21391-11-andy.chiu@sifive.com/ rel=prev>prev</a> <a href=https://lore.kernel.org/all/20230605110724.21391-1-andy.chiu@sifive.com/>parent</a> <a href=#R>reply</a>	other threads:[<a href="https://lore.kernel.org/all/?t=20230605154202">~2023-06-05 15:42 UTC</a>|<a href=https://lore.kernel.org/all/>newest</a>]

<b>Thread overview: </b>153+ messages / expand[<a href=https://lore.kernel.org/all/20230605110724.21391-12-andy.chiu@sifive.com/T/#u>flat</a>|<a href=https://lore.kernel.org/all/20230605110724.21391-12-andy.chiu@sifive.com/t/#u>nested</a>]  <a href=https://lore.kernel.org/all/20230605110724.21391-12-andy.chiu@sifive.com/t.mbox.gz>mbox.gz</a>  <a href=https://lore.kernel.org/all/20230605110724.21391-12-andy.chiu@sifive.com/t.atom>Atom feed</a>  <a href=#b>top</a>
2023-06-05 11:06 <a href=https://lore.kernel.org/all/20230605110724.21391-1-andy.chiu@sifive.com/>[PATCH -next v21 00/27] riscv: Add vector ISA support</a> Andy Chiu
2023-06-05 11:06 ` <a href=https://lore.kernel.org/all/20230605110724.21391-1-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:06 ` <a href=https://lore.kernel.org/all/20230605110724.21391-1-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:06 ` <a href=https://lore.kernel.org/all/20230605110724.21391-2-andy.chiu@sifive.com/>[PATCH -next v21 01/27] riscv: Rename __switch_to_aux() -&gt; fpu</a> Andy Chiu
2023-06-05 11:06   ` <a href=https://lore.kernel.org/all/20230605110724.21391-2-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:06   ` <a href=https://lore.kernel.org/all/20230605110724.21391-2-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:06 ` <a href=https://lore.kernel.org/all/20230605110724.21391-3-andy.chiu@sifive.com/>[PATCH -next v21 02/27] riscv: Extending cpufeature.c to detect V-extension</a> Andy Chiu
2023-06-05 11:06   ` <a href=https://lore.kernel.org/all/20230605110724.21391-3-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:06   ` <a href=https://lore.kernel.org/all/20230605110724.21391-3-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-4-andy.chiu@sifive.com/>[PATCH -next v21 03/27] riscv: hwprobe: Add support for probing V in RISCV_HWPROBE_KEY_IMA_EXT_0</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-4-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-4-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-08 12:36   ` <a href=https://lore.kernel.org/all/2012080.usQuhbGJ8B@diego/>Heiko Stübner</a>
2023-06-08 12:36     ` <a href=https://lore.kernel.org/all/2012080.usQuhbGJ8B@diego/>Heiko Stübner</a>
2023-06-08 12:36     ` <a href=https://lore.kernel.org/all/2012080.usQuhbGJ8B@diego/>Heiko Stübner</a>
2023-06-28  0:30   ` <a href=https://lore.kernel.org/all/8af3e53a-ead7-4568-a0f1-2829f5d174e6@app.fastmail.com/>Stefan O'Rear</a>
2023-06-28  0:30     ` <a href=https://lore.kernel.org/all/8af3e53a-ead7-4568-a0f1-2829f5d174e6@app.fastmail.com/>Stefan O'Rear</a>
2023-06-28  0:30     ` <a href=https://lore.kernel.org/all/8af3e53a-ead7-4568-a0f1-2829f5d174e6@app.fastmail.com/>Stefan O'Rear</a>
2023-06-28  1:56     ` <a href=https://lore.kernel.org/all/mhng-97928779-5d76-4390-a84c-398fdc6a0a4f@palmer-ri-x1c9/>Palmer Dabbelt</a>
2023-06-28  1:56       ` <a href=https://lore.kernel.org/all/mhng-97928779-5d76-4390-a84c-398fdc6a0a4f@palmer-ri-x1c9/>Palmer Dabbelt</a>
2023-06-28  1:56       ` <a href=https://lore.kernel.org/all/mhng-97928779-5d76-4390-a84c-398fdc6a0a4f@palmer-ri-x1c9/>Palmer Dabbelt</a>
2023-06-28  4:53       ` <a href=https://lore.kernel.org/all/b911c5e1-458a-456a-abe4-a8964580a85b@app.fastmail.com/>Stefan O'Rear</a>
2023-06-28  4:53         ` <a href=https://lore.kernel.org/all/b911c5e1-458a-456a-abe4-a8964580a85b@app.fastmail.com/>Stefan O'Rear</a>
2023-06-28  4:53         ` <a href=https://lore.kernel.org/all/b911c5e1-458a-456a-abe4-a8964580a85b@app.fastmail.com/>Stefan O'Rear</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-5-andy.chiu@sifive.com/>[PATCH -next v21 04/27] riscv: Add new csr defines related to vector extension</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-5-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-5-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-6-andy.chiu@sifive.com/>[PATCH -next v21 05/27] riscv: Clear vector regfile on bootup</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-6-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-6-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-7-andy.chiu@sifive.com/>[PATCH -next v21 06/27] riscv: Disable Vector Instructions for kernel itself</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-7-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-7-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-8-andy.chiu@sifive.com/>[PATCH -next v21 07/27] riscv: Introduce Vector enable/disable helpers</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-8-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-8-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-9-andy.chiu@sifive.com/>[PATCH -next v21 08/27] riscv: Introduce riscv_v_vsize to record size of Vector context</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-9-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-9-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-10-andy.chiu@sifive.com/>[PATCH -next v21 09/27] riscv: Introduce struct/helpers to save/restore per-task Vector state</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-10-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-10-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-12 14:32   ` <a href=https://lore.kernel.org/all/5271851.rBgCu3BfMA@basile.remlab.net/>Rémi Denis-Courmont</a>
2023-06-12 14:32     ` <a href=https://lore.kernel.org/all/5271851.rBgCu3BfMA@basile.remlab.net/>Rémi Denis-Courmont</a>
2023-06-12 14:32     ` <a href=https://lore.kernel.org/all/5271851.rBgCu3BfMA@basile.remlab.net/>Rémi Denis-Courmont</a>
2023-06-13 14:19     ` <a href="https://lore.kernel.org/all/CABgGipX95PsavJ-Wrpc2ziJ5xj6nRTJ9QjddOyCp6Bn=fwP3mw@mail.gmail.com/">Andy Chiu</a>
2023-06-13 14:19       ` <a href="https://lore.kernel.org/all/CABgGipX95PsavJ-Wrpc2ziJ5xj6nRTJ9QjddOyCp6Bn=fwP3mw@mail.gmail.com/">Andy Chiu</a>
2023-06-13 14:19       ` <a href="https://lore.kernel.org/all/CABgGipX95PsavJ-Wrpc2ziJ5xj6nRTJ9QjddOyCp6Bn=fwP3mw@mail.gmail.com/">Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-11-andy.chiu@sifive.com/>[PATCH -next v21 10/27] riscv: Add task switch support for vector</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-11-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-11-andy.chiu@sifive.com/>Andy Chiu</a>
<b>2023-06-05 11:07 ` <a id=r href=#t>Andy Chiu [this message]</a></b>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-12-andy.chiu@sifive.com/>[PATCH -next v21 11/27] riscv: Allocate user's vector context in the first-use trap</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-12-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 16:04   ` <a href=https://lore.kernel.org/all/20230605-creme-smugly-e7592c870dda@spud/>Conor Dooley</a>
2023-06-05 16:04     ` <a href=https://lore.kernel.org/all/20230605-creme-smugly-e7592c870dda@spud/>Conor Dooley</a>
2023-06-05 16:04     ` <a href=https://lore.kernel.org/all/20230605-creme-smugly-e7592c870dda@spud/>Conor Dooley</a>
2023-06-08 13:58   ` <a href=https://lore.kernel.org/all/1917725.CQOukoFCf9@diego/>Heiko Stübner</a>
2023-06-08 13:58     ` <a href=https://lore.kernel.org/all/1917725.CQOukoFCf9@diego/>Heiko Stübner</a>
2023-06-08 13:58     ` <a href=https://lore.kernel.org/all/1917725.CQOukoFCf9@diego/>Heiko Stübner</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-13-andy.chiu@sifive.com/>[PATCH -next v21 12/27] riscv: Add ptrace vector support</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-13-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-13-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-14-andy.chiu@sifive.com/>[PATCH -next v21 13/27] riscv: signal: check fp-reserved words unconditionally</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-14-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-14-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-15-andy.chiu@sifive.com/>[PATCH -next v21 14/27] riscv: signal: Add sigcontext save/restore for vector</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-15-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-15-andy.chiu@sifive.com/>Andy Chiu</a>
2023-10-08  9:19   ` <a href=https://lore.kernel.org/all/ZSJ0K5JFrglyJY8o@aurel32.net/>Aurelien Jarno</a>
2023-10-08  9:19     ` <a href=https://lore.kernel.org/all/ZSJ0K5JFrglyJY8o@aurel32.net/>Aurelien Jarno</a>
2023-10-08  9:19     ` <a href=https://lore.kernel.org/all/ZSJ0K5JFrglyJY8o@aurel32.net/>Aurelien Jarno</a>
2023-10-08 16:23     ` <a href=https://lore.kernel.org/all/CABgGipVQ3j+Njw1CDkD9cuDwTwR2-WqF7Y_yZt3NPipAedK_2Q@mail.gmail.com/>Andy Chiu</a>
2023-10-08 16:23       ` <a href=https://lore.kernel.org/all/CABgGipVQ3j+Njw1CDkD9cuDwTwR2-WqF7Y_yZt3NPipAedK_2Q@mail.gmail.com/>Andy Chiu</a>
2023-10-08 16:23       ` <a href=https://lore.kernel.org/all/CABgGipVQ3j+Njw1CDkD9cuDwTwR2-WqF7Y_yZt3NPipAedK_2Q@mail.gmail.com/>Andy Chiu</a>
2023-10-09 17:08       ` <a href=https://lore.kernel.org/all/ZSQzhzw3LpbJ8rSx@aurel32.net/>Aurelien Jarno</a>
2023-10-09 17:08         ` <a href=https://lore.kernel.org/all/ZSQzhzw3LpbJ8rSx@aurel32.net/>Aurelien Jarno</a>
2023-10-09 17:08         ` <a href=https://lore.kernel.org/all/ZSQzhzw3LpbJ8rSx@aurel32.net/>Aurelien Jarno</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-16-andy.chiu@sifive.com/>[PATCH -next v21 15/27] riscv: signal: Report signal frame size to userspace via auxv</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-16-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-16-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-17-andy.chiu@sifive.com/>[PATCH -next v21 16/27] riscv: signal: validate altstack to reflect Vector</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-17-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-17-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-18-andy.chiu@sifive.com/>[PATCH -next v21 17/27] riscv: prevent stack corruption by reserving task_pt_regs(p) early</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-18-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-18-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-19-andy.chiu@sifive.com/>[PATCH -next v21 18/27] riscv: kvm: Add V extension to KVM ISA</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-19-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-19-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-20-andy.chiu@sifive.com/>[PATCH -next v21 19/27] riscv: KVM: Add vector lazy save/restore support</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-20-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-20-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-21-andy.chiu@sifive.com/>[PATCH -next v21 20/27] riscv: hwcap: change ELF_HWCAP to a function</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-21-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-21-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 16:24   ` <a href=https://lore.kernel.org/all/20230605-embattled-navigator-408a7b60b2ab@spud/>Conor Dooley</a>
2023-06-05 16:24     ` <a href=https://lore.kernel.org/all/20230605-embattled-navigator-408a7b60b2ab@spud/>Conor Dooley</a>
2023-06-05 16:24     ` <a href=https://lore.kernel.org/all/20230605-embattled-navigator-408a7b60b2ab@spud/>Conor Dooley</a>
2023-06-12 14:36     ` <a href=https://lore.kernel.org/all/2311672.PxeS7tEIvr@basile.remlab.net/>Rémi Denis-Courmont</a>
2023-06-12 15:30       ` <a href=https://lore.kernel.org/all/20230612-walrus-trickster-c49072f0d3e5@spud/>Conor Dooley</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-22-andy.chiu@sifive.com/>[PATCH -next v21 21/27] riscv: Add prctl controls for userspace vector management</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-22-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-22-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-23-andy.chiu@sifive.com/>[PATCH -next v21 22/27] riscv: Add sysctl to set the default vector rule for new processes</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-23-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-23-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-24-andy.chiu@sifive.com/>[PATCH -next v21 23/27] riscv: detect assembler support for .option arch</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-24-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-24-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 15:48   ` <a href=https://lore.kernel.org/all/20230605154832.GA3049210@dev-arch.thelio-3990X/>Nathan Chancellor</a>
2023-06-05 15:48     ` <a href=https://lore.kernel.org/all/20230605154832.GA3049210@dev-arch.thelio-3990X/>Nathan Chancellor</a>
2023-06-05 15:48     ` <a href=https://lore.kernel.org/all/20230605154832.GA3049210@dev-arch.thelio-3990X/>Nathan Chancellor</a>
2023-06-05 16:25     ` <a href=https://lore.kernel.org/all/20230605-lustily-applaud-59a06b1faa0f@spud/>Conor Dooley</a>
2023-06-05 16:25       ` <a href=https://lore.kernel.org/all/20230605-lustily-applaud-59a06b1faa0f@spud/>Conor Dooley</a>
2023-06-05 16:25       ` <a href=https://lore.kernel.org/all/20230605-lustily-applaud-59a06b1faa0f@spud/>Conor Dooley</a>
2024-01-21  1:13   ` <a href=https://lore.kernel.org/all/20240121011341.GA97368@sol.localdomain/>Eric Biggers</a>
2024-01-21  1:13     ` <a href=https://lore.kernel.org/all/20240121011341.GA97368@sol.localdomain/>Eric Biggers</a>
2024-01-21  1:13     ` <a href=https://lore.kernel.org/all/20240121011341.GA97368@sol.localdomain/>Eric Biggers</a>
2024-01-21  2:55     ` <a href=https://lore.kernel.org/all/mhng-e4b5de69-859d-43ea-b35d-b568e6a621ef@palmer-ri-x1c9/>Palmer Dabbelt</a>
2024-01-21  2:55       ` <a href=https://lore.kernel.org/all/mhng-e4b5de69-859d-43ea-b35d-b568e6a621ef@palmer-ri-x1c9/>Palmer Dabbelt</a>
2024-01-21  2:55       ` <a href=https://lore.kernel.org/all/mhng-e4b5de69-859d-43ea-b35d-b568e6a621ef@palmer-ri-x1c9/>Palmer Dabbelt</a>
2024-01-21 14:32       ` <a href=https://lore.kernel.org/all/CABgGipW0pZCESu7dyiUdta2JtrpeMsJ3EABNjj_0GO9fbbTwQg@mail.gmail.com/>Andy Chiu</a>
2024-01-21 14:32         ` <a href=https://lore.kernel.org/all/CABgGipW0pZCESu7dyiUdta2JtrpeMsJ3EABNjj_0GO9fbbTwQg@mail.gmail.com/>Andy Chiu</a>
2024-01-21 14:32         ` <a href=https://lore.kernel.org/all/CABgGipW0pZCESu7dyiUdta2JtrpeMsJ3EABNjj_0GO9fbbTwQg@mail.gmail.com/>Andy Chiu</a>
2024-01-21 18:10         ` <a href=https://lore.kernel.org/all/20240121181009.GA1469@sol.localdomain/>Eric Biggers</a>
2024-01-21 18:10           ` <a href=https://lore.kernel.org/all/20240121181009.GA1469@sol.localdomain/>Eric Biggers</a>
2024-01-21 18:10           ` <a href=https://lore.kernel.org/all/20240121181009.GA1469@sol.localdomain/>Eric Biggers</a>
2024-01-22 22:29           ` <a href=https://lore.kernel.org/all/20240122222918.GA141255@dev-fedora.aadp/>Nathan Chancellor</a>
2024-01-22 22:29             ` <a href=https://lore.kernel.org/all/20240122222918.GA141255@dev-fedora.aadp/>Nathan Chancellor</a>
2024-01-22 22:29             ` <a href=https://lore.kernel.org/all/20240122222918.GA141255@dev-fedora.aadp/>Nathan Chancellor</a>
2024-01-24 21:58             ` <a href=https://lore.kernel.org/all/20240124215818.GB1088@sol.localdomain/>Eric Biggers</a>
2024-01-24 21:58               ` <a href=https://lore.kernel.org/all/20240124215818.GB1088@sol.localdomain/>Eric Biggers</a>
2024-01-24 21:58               ` <a href=https://lore.kernel.org/all/20240124215818.GB1088@sol.localdomain/>Eric Biggers</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-25-andy.chiu@sifive.com/>[PATCH -next v21 24/27] riscv: Enable Vector code to be built</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-25-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-25-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-26-andy.chiu@sifive.com/>[PATCH -next v21 25/27] riscv: Add documentation for Vector</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-26-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-26-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-12 14:40   ` <a href=https://lore.kernel.org/all/2109514.g1VLGDg8jn@basile.remlab.net/>Rémi Denis-Courmont</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-27-andy.chiu@sifive.com/>[PATCH -next v21 26/27] selftests: Test RISC-V Vector prctl interface</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-27-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-27-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07 ` <a href=https://lore.kernel.org/all/20230605110724.21391-28-andy.chiu@sifive.com/>[PATCH -next v21 27/27] selftests: add .gitignore file for RISC-V hwprobe</a> Andy Chiu
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-28-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-05 11:07   ` <a href=https://lore.kernel.org/all/20230605110724.21391-28-andy.chiu@sifive.com/>Andy Chiu</a>
2023-06-09 14:00 ` <a href=https://lore.kernel.org/all/168631921599.10550.825478104843856670.b4-ty@rivosinc.com/>[PATCH -next v21 00/27] riscv: Add vector ISA support</a> Palmer Dabbelt
2023-06-09 14:00   ` <a href=https://lore.kernel.org/all/168631921599.10550.825478104843856670.b4-ty@rivosinc.com/>Palmer Dabbelt</a>
2023-06-09 14:00   ` <a href=https://lore.kernel.org/all/168631921599.10550.825478104843856670.b4-ty@rivosinc.com/>Palmer Dabbelt</a>
2023-06-09 14:50 ` <a href=https://lore.kernel.org/all/168632222790.22856.6029833581193982930.git-patchwork-notify@kernel.org/>patchwork-bot+linux-riscv</a>
2023-06-09 14:50   ` <a href=https://lore.kernel.org/all/168632222790.22856.6029833581193982930.git-patchwork-notify@kernel.org/>patchwork-bot+linux-riscv</a>
2023-06-09 14:50   ` <a href=https://lore.kernel.org/all/168632222790.22856.6029833581193982930.git-patchwork-notify@kernel.org/>patchwork-bot+linux-riscv</a>
</pre><form id=related action=../><pre>find likely ancestor, descendant, or conflicting patches for <a href=#t>this message</a>:
<textarea name=q cols=72 rows=10>( dfblob:8d5c84f2d5e dfblob:4e1505cef8a dfblob:ce6a75e9cf6
dfblob:8e56da67b5c dfblob:8c258b78c92 dfblob:05ffdcd1424
dfblob:120f1ce9abf dfblob:9d81d1b2a7f dfblob:8d5c84f2d5e
dfblob:4e1505cef8a dfblob:ce6a75e9cf6 dfblob:8e56da67b5c
dfblob:8c258b78c92 dfblob:05ffdcd1424 dfblob:120f1ce9abf
dfblob:9d81d1b2a7f dfblob:8d5c84f2d5e dfblob:4e1505cef8a
dfblob:ce6a75e9cf6 dfblob:8e56da67b5c dfblob:8c258b78c92
dfblob:05ffdcd1424 dfblob:120f1ce9abf dfblob:9d81d1b2a7f )
 OR (
bs:"[PATCH -next v21 11/27] riscv: Allocate user's vector context in the first-use trap" )</textarea>
<input type=submit value=search>	(<a href=https://lore.kernel.org/all/_/text/help/#search>help</a>)</pre></form>
<hr><pre id=R><b>Reply instructions:</b>

You may reply publicly to <a href=#t>this message</a> via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: <a href=https://lore.kernel.org/all/20230605110724.21391-12-andy.chiu@sifive.com/raw>mbox</a>

  Avoid top-posting and favor interleaved quoting:
  <a href=https://en.wikipedia.org/wiki/Posting_style#Interleaved_style>https://en.wikipedia.org/wiki/Posting_style#Interleaved_style</a>

* Reply using the <b>--to</b>, <b>--cc</b>, and <b>--in-reply-to</b>
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20230605110724.21391-12-andy.chiu@sifive.com \
    --to=andy.chiu@sifive.com \
    --cc=ajones@ventanamicro.com \
    --cc=anup@brainfault.org \
    --cc=aou@eecs.berkeley.edu \
    --cc=atishp@atishpatra.org \
    --cc=bjorn@rivosinc.com \
    --cc=conor.dooley@microchip.com \
    --cc=greentime.hu@sifive.com \
    --cc=guoren@kernel.org \
    --cc=guoren@linux.alibaba.com \
    --cc=heiko.stuebner@vrull.eu \
    --cc=jszhang@kernel.org \
    --cc=kvm-riscv@lists.infradead.org \
    --cc=kvm@vger.kernel.org \
    --cc=liaochang1@huawei.com \
    --cc=linux-riscv@lists.infradead.org \
    --cc=mnissler@rivosinc.com \
    --cc=palmer@dabbelt.com \
    --cc=paul.walmsley@sifive.com \
    --cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
    --cc=vincent.chen@sifive.com \
    --cc=vineetg@rivosinc.com \
    --cc=xianting.tian@linux.alibaba.com \
    /path/to/YOUR_REPLY

  <a href=https://kernel.org/pub/software/scm/git/docs/git-send-email.html>https://kernel.org/pub/software/scm/git/docs/git-send-email.html</a>

* If your mail client supports setting the <b>In-Reply-To</b> header
  via mailto: links, try the <a href="mailto:andy.chiu@sifive.com?In-Reply-To=%3C20230605110724.21391-12-andy.chiu@sifive.com%3E&amp;Cc=ajones%40ventanamicro.com%2Canup%40brainfault.org%2Caou%40eecs.berkeley.edu%2Catishp%40atishpatra.org%2Cbjorn%40rivosinc.com%2Cconor.dooley%40microchip.com%2Cgreentime.hu%40sifive.com%2Cguoren%40kernel.org%2Cguoren%40linux.alibaba.com%2Cheiko.stuebner%40vrull.eu%2Cjszhang%40kernel.org%2Ckvm-riscv%40lists.infradead.org%2Ckvm%40vger.kernel.org%2Cliaochang1%40huawei.com%2Clinux-riscv%40lists.infradead.org%2Cmnissler%40rivosinc.com%2Cpalmer%40dabbelt.com%2Cpaul.walmsley%40sifive.com%2Cprabhakar.mahadev-lad.rj%40bp.renesas.com%2Cvincent.chen%40sifive.com%2Cvineetg%40rivosinc.com%2Cxianting.tian%40linux.alibaba.com&amp;Subject=Re%3A%20%5BPATCH%20-next%20v21%2011%2F27%5D%20riscv%3A%20Allocate%20user%27s%20vector%20context%20in%20the%20first-use%20trap">mailto: link</a>
</pre>
 Be sure your reply has a <b>Subject:</b> header at the top and a blank line
 before the message body.
<hr><pre>This is an external index of several public inboxes,
see <a href=https://lore.kernel.org/all/_/text/mirror/>mirroring instructions</a> on how to clone and mirror
all data and code used by this external index.</pre><div style=all:initial><div style=all:initial id=__hcfy__><template shadowrootmode=open><style class=sf-hidden>#root{-webkit-text-size-adjust:100%;box-sizing:border-box;font-size:14px;font-weight:400;letter-spacing:0;line-height:1.28581;text-transform:none;color:#182026;font-family:-apple-system,"BlinkMacSystemFont","Segoe UI","Roboto","Oxygen","Ubuntu","Cantarell","Open Sans","Helvetica Neue","Icons16",sans-serif;touch-action:manipulation}#root>.bp5-portal{z-index:9999999999}</style><style class=sf-hidden>#translate-panel{background-color:#f6f7f9;display:flex;flex-direction:column;padding-bottom:8px}.bp5-dark #translate-panel{background-color:#252a31}#translate-panel .fixed{flex-shrink:0;margin-bottom:10px}#translate-panel .body{flex-grow:1;overflow:auto;overscroll-behavior:contain}#translate-panel .body::-webkit-scrollbar{width:8px;background-color:rgba(0,0,0,0);-webkit-border-radius:100px}#translate-panel .body::-webkit-scrollbar:hover{background-color:rgba(0,0,0,.09)}#translate-panel .body::-webkit-scrollbar-thumb:vertical{background:rgba(0,0,0,.5);-webkit-border-radius:100px}#translate-panel .body::-webkit-scrollbar-thumb:vertical:active{background:rgba(0,0,0,.61);-webkit-border-radius:100px}#translate-panel.size-small,#translate-panel.size-small h6.bp5-heading,#translate-panel.size-small .bp5-control.bp5-large,#translate-panel.size-small textarea.bp5-input.bp5-small{font-size:14px}#translate-panel.size-small .phonetic-item,#translate-panel.size-small .quick-settings a{font-size:12px}#translate-panel.size-middle,#translate-panel.size-middle h6.bp5-heading,#translate-panel.size-middle .bp5-control.bp5-large,#translate-panel.size-middle textarea.bp5-input{font-size:18px}#translate-panel.size-middle .phonetic-item,#translate-panel.size-middle .quick-settings a{font-size:14px}#translate-panel.size-large,#translate-panel.size-large h6.bp5-heading,#translate-panel.size-large .bp5-control.bp5-large,#translate-panel.size-large textarea.bp5-input.bp5-large{font-size:22px}#translate-panel.size-large .source,#translate-panel.size-large .phonetic-item,#translate-panel.size-large .quick-settings a{font-size:18px}#translate-panel .bp5-button.bp5-small,#translate-panel .bp5-small .bp5-button{min-height:20px;min-width:20px}#translate-panel .header{display:flex;align-items:center;padding:4px 6px 4px 10px;border-bottom:1px solid #d1d1d1}.bp5-dark #translate-panel .header{border-bottom-color:rgba(17,20,24,.4)}#translate-panel .header .drag-block{min-width:5px;flex-shrink:0;flex-grow:1;align-self:stretch}#translate-panel .header .left{flex-shrink:0;display:flex}#translate-panel .header .right{flex-shrink:0;display:flex;align-items:center}#translate-panel .header .right .bp5-icon-arrow-right{flex-shrink:0;margin:0 5px}#translate-panel .header .right>.bp5-button{flex-shrink:0;margin:0 1px}#translate-panel .header .right>.bp5-button:last-child{margin-right:0}#translate-panel .quick-settings{padding:4px 9px;margin:0 1px}#translate-panel .quick-settings>div{margin-bottom:5px}#translate-panel .quick-settings .bp5-control{margin-bottom:0}#translate-panel .query-text{position:relative;padding:10px 10px 2px 10px}#translate-panel .query-text textarea.bp5-input{min-height:44px;font-family:system-ui,-apple-system,"Segoe UI","Roboto","Ubuntu","Cantarell","Noto Sans",sans-serif,"Apple Color Emoji","Segoe UI Emoji","Segoe UI Symbol","Noto Color Emoji";overscroll-behavior:contain}#translate-panel .query-text .translate-btn{position:absolute;opacity:.6}#translate-panel .query-text .translate-btn:hover{opacity:1}#translate-panel .body{padding:0 10px}#translate-panel .body .bp5-card:first-child{margin-top:1px}#translate-panel .body .bp5-card:last-child{margin-bottom:1px}#translate-panel .body .no-api{margin:20px 0}.result-block{margin:8px 0;padding:2px 5px}.result-block .bp5-button{visibility:hidden}.result-block .error .bp5-button,.result-block:hover .bp5-button{visibility:visible}.result-block .legend{display:flex;align-items:center;justify-content:space-between}.result-block .legend .legend-left{display:flex;align-items:center}.result-block .legend .api-ico,.result-block .legend .bp5-heading{flex-shrink:0;white-space:nowrap}.result-block .legend .api-ico{display:inline-block;width:14px;height:14px;background-size:contain;margin-right:3px}.result-block .legend .bp5-heading{margin-bottom:0;margin-right:10px}.result-block .legend .source{cursor:pointer;font-size:12px;display:inline-flex;align-items:center}.result-block .legend .source .source-text{overflow:hidden}.result-block .legend .source .bp5-icon{position:relative;top:-1px;margin-left:1px}.result-block .phonetic{display:flex;flex-wrap:wrap}.result-block .phonetic .phonetic-item{display:flex;align-items:center;font-size:12px}.result-block .phonetic .phonetic-item:not(:last-child){margin-right:12px}.result-block .common-result p{line-height:1.3;margin:2px 0;overflow-wrap:break-word}.result-block .common-result .dict a{text-decoration:underline}.result-block .error{font-size:12px;padding:5px 10px}.result-block .dict-pos{margin-right:5px}.external-translators{margin-bottom:3px;padding:0;display:flex;flex-wrap:wrap}.external-translators>div{margin:0 5px 5px 0}.quick-links a{margin:0 5px 5px 0}#popper-container{width:250px;max-width:100%;position:absolute;left:0;top:0;z-index:9999999998;touch-action:none;transition:opacity .2s;background-color:#f6f7f9}.bp5-dark #popper-container{background-color:#252a31}#popper-container.show{opacity:1;pointer-events:auto;-moz-user-select:auto;user-select:auto}#popper-container,#popper-container[data-popper-reference-hidden=true]{opacity:0;pointer-events:none;-moz-user-select:none;user-select:none}#popper-container .drag-block{cursor:-webkit-grab;cursor:grab}#popper-container.pin{position:fixed}#popper-container.pin .arrow{display:none}#popper-container .arrow,#popper-container .arrow::before{position:absolute;width:8px;height:8px;z-index:-1}#popper-container .arrow::before{content:"";transform:rotate(45deg);background:#f6f7f9}.bp5-dark #popper-container .arrow::before{background-color:#252a31}#popper-container .arrow{display:none}#popper-container.show[data-popper-placement]:not([data-popper-reference-hidden=true]) .arrow{display:block}#popper-container[data-popper-placement^=top] .arrow{bottom:-5px}#popper-container[data-popper-placement^=top] .arrow::before{border-right:1px solid #d1d1d1;border-bottom:1px solid #d1d1d1}#popper-container[data-popper-placement^=bottom] .arrow{top:-5px}#popper-container[data-popper-placement^=bottom] .arrow::before{border-left:1px solid #d1d1d1;border-top:1px solid #d1d1d1}#popper-container[data-popper-placement^=left] .arrow{right:-5px}#popper-container[data-popper-placement^=left] .arrow::before{border-right:1px solid #d1d1d1;border-top:1px solid #d1d1d1}#popper-container[data-popper-placement^=right] .arrow{left:-5px}#popper-container[data-popper-placement^=right] .arrow::before{border-left:1px solid #d1d1d1;border-bottom:1px solid #d1d1d1}#translate-btn{display:none;position:absolute;z-index:9999999999;left:0;top:0}#translate-btn .bp5-button{padding:2px;min-width:0;min-height:0}#translate-btn .btn-icon{width:18px;height:18px;background-image:url(moz-extension://19651fe5-a2eb-4315-b2c9-0ae3c022c917/logo.png);background-size:contain}.bp5-dark #translate-btn .btn-icon{background-image:url(moz-extension://19651fe5-a2eb-4315-b2c9-0ae3c022c917/logowhite36.png)}#translate-btn.show{display:block}.translate-type-selector .bp5-label{display:inline}.translate-type-selector .bp5-radio{margin-bottom:0}#ocr-container{position:fixed;z-index:99999999999999;left:0;top:0;right:0;bottom:0}#ocr-container .toolbar{display:none;position:absolute;z-index:1}#ocr-container img{max-width:100%}#app{cursor:default}.switch-pin{flex-shrink:0;cursor:pointer}.switch-pin .bp5-icon-pin{transition:transform .2s,color .2s;transform:rotate(-45deg)}.pin .switch-pin .bp5-icon-pin{transform:rotate(-70deg)}.cut-btn{margin-left:2px}.app-toaster-container{position:fixed!important;z-index:9999999999!important}.app-toaster-container .bp5-toast{min-width:auto}#web-trs-panel .app-toaster-container{padding-right:0;padding-left:0}#web-trs-panel .page-trs-form-group{margin:0 0 0 0;align-items:center}#web-trs-panel .page-trs-form-group>label{width:70px}</style><div id=root dir=ltr><div id=app><div id=translate-btn class=sf-hidden></div><div id=popper-container style=width:290px;transform:translate(0px) class=bp5-elevation-4><div id=translate-panel class=size-small><div class=fixed><div class=header><div class=left><div class=switch-pin><button type=button class="bp5-button bp5-minimal bp5-small"><span aria-hidden=true class="bp5-icon bp5-icon-pin"><svg data-icon=pin height=14 role=img viewBox="0 0 16 16" width=14><path d="M9.41.92c-.51.51-.41 1.5.15 2.56L4.34 7.54C2.8 6.48 1.45 6.05.92 6.58l3.54 3.54-3.54 4.95 4.95-3.54 3.54 3.54c.53-.53.1-1.88-.96-3.42l4.06-5.22c1.06.56 2.04.66 2.55.15L9.41.92z" fill-rule=evenodd></path></svg></span></button></div><button type=button title=图片翻译 class="bp5-button bp5-minimal bp5-small"><span aria-hidden=true class="bp5-icon bp5-icon-media"><svg data-icon=media height=14 role=img viewBox="0 0 16 16" width=14><path d="M11.99 6.99c.55 0 1-.45 1-1s-.45-1-1-1-1 .45-1 1 .45 1 1 1zm3-5h-14c-.55 0-1 .45-1 1v10c0 .55.45 1 1 1h14c.55 0 1-.45 1-1v-10c0-.55-.45-1-1-1zm-1 9l-5-3-1 2-3-4-3 5v-7h12v7z" fill-rule=evenodd></path></svg></span></button><button type=button title=语音翻译 class="bp5-button bp5-minimal bp5-small"><span class=bp5-icon><svg version=1.1 id=Capa_1 width=14 height=14 xmlns=http://www.w3.org/2000/svg xmlns:xlink=http://www.w3.org/1999/xlink x=0px y=0px viewBox="0 0 490.9 490.9" xml:space=preserve><g><g><path d="M245.5,322.9c53,0,96.2-43.2,96.2-96.2V96.2c0-53-43.2-96.2-96.2-96.2s-96.2,43.2-96.2,96.2v130.5 C149.3,279.8,192.5,322.9,245.5,322.9z M173.8,96.2c0-39.5,32.2-71.7,71.7-71.7s71.7,32.2,71.7,71.7v130.5 c0,39.5-32.2,71.7-71.7,71.7s-71.7-32.2-71.7-71.7V96.2z"></path><path d="M94.4,214.5c-6.8,0-12.3,5.5-12.3,12.3c0,85.9,66.7,156.6,151.1,162.8v76.7h-63.9c-6.8,0-12.3,5.5-12.3,12.3 s5.5,12.3,12.3,12.3h152.3c6.8,0,12.3-5.5,12.3-12.3s-5.5-12.3-12.3-12.3h-63.9v-76.7c84.4-6.3,151.1-76.9,151.1-162.8 c0-6.8-5.5-12.3-12.3-12.3s-12.3,5.5-12.3,12.3c0,76.6-62.3,138.9-138.9,138.9s-138.9-62.3-138.9-138.9 C106.6,220,101.2,214.5,94.4,214.5z"></path></g></g></svg></span></button></div><div class=drag-block title=按住不放可以拖动></div><div class=right><button type=button disabled title=添加到收藏夹 class="bp5-button bp5-disabled bp5-minimal bp5-small" tabindex=-1><span aria-hidden=true class="bp5-icon bp5-icon-star-empty"><svg data-icon=star-empty height=14 role=img viewBox="0 0 16 16" width=14><path d="M16 6.11l-5.53-.84L8 0 5.53 5.27 0 6.11l4 4.1L3.06 16 8 13.27 12.94 16 12 10.21l4-4.1zM4.91 13.2l.59-3.62L3 7.02l3.45-.53L8 3.2l1.55 3.29 3.45.53-2.5 2.56.59 3.62L8 11.49 4.91 13.2z" fill-rule=evenodd></path></svg></span></button><button type=button class="bp5-button bp5-minimal bp5-small settings" title=快捷设置><span aria-hidden=true class="bp5-icon bp5-icon-cog"><svg data-icon=cog height=14 role=img viewBox="0 0 16 16" width=14><path d="M15.19 6.39h-1.85c-.11-.37-.27-.71-.45-1.04l1.36-1.36c.31-.31.31-.82 0-1.13l-1.13-1.13a.803.803 0 00-1.13 0l-1.36 1.36c-.33-.17-.67-.33-1.04-.44V.79c0-.44-.36-.8-.8-.8h-1.6c-.44 0-.8.36-.8.8v1.86c-.39.12-.75.28-1.1.47l-1.3-1.3c-.3-.3-.79-.3-1.09 0L1.82 2.91c-.3.3-.3.79 0 1.09l1.3 1.3c-.2.34-.36.7-.48 1.09H.79c-.44 0-.8.36-.8.8v1.6c0 .44.36.8.8.8h1.85c.11.37.27.71.45 1.04l-1.36 1.36c-.31.31-.31.82 0 1.13l1.13 1.13c.31.31.82.31 1.13 0l1.36-1.36c.33.18.67.33 1.04.44v1.86c0 .44.36.8.8.8h1.6c.44 0 .8-.36.8-.8v-1.86c.39-.12.75-.28 1.1-.47l1.3 1.3c.3.3.79.3 1.09 0l1.09-1.09c.3-.3.3-.79 0-1.09l-1.3-1.3c.19-.35.36-.71.48-1.1h1.85c.44 0 .8-.36.8-.8v-1.6a.816.816 0 00-.81-.79zm-7.2 4.6c-1.66 0-3-1.34-3-3s1.34-3 3-3 3 1.34 3 3-1.34 3-3 3z" fill-rule=evenodd></path></svg></span></button><button type=button title=关闭(Esc) class="bp5-button bp5-minimal bp5-small"><span aria-hidden=true class="bp5-icon bp5-icon-cross"><svg data-icon=cross height=18 role=img viewBox="0 0 16 16" width=18><path d="M9.41 8l3.29-3.29c.19-.18.3-.43.3-.71a1.003 1.003 0 00-1.71-.71L8 6.59l-3.29-3.3a1.003 1.003 0 00-1.42 1.42L6.59 8 3.3 11.29c-.19.18-.3.43-.3.71a1.003 1.003 0 001.71.71L8 9.41l3.29 3.29c.18.19.43.3.71.3a1.003 1.003 0 00.71-1.71L9.41 8z" fill-rule=evenodd></path></svg></span></button></div></div><div class=bp5-collapse><div class="bp5-collapse-body sf-hidden" aria-hidden=true></div></div></div><div class=body><p>请输入需要翻译的文本。</p></div></div><div class="arrow sf-hidden"></div></div><div id=web-trs-panel></div></div></div></template></div></div><script data-template-shadow-root>(()=>{document.currentScript.remove();processNode(document);function processNode(node){node.querySelectorAll("template[shadowrootmode]").forEach(element=>{let shadowRoot = element.parentElement.shadowRoot;if (!shadowRoot) {try {shadowRoot=element.parentElement.attachShadow({mode:element.getAttribute("shadowrootmode"),delegatesFocus:element.getAttribute("shadowrootdelegatesfocus")!=null,clonable:element.getAttribute("shadowrootclonable")!=null,serializable:element.getAttribute("shadowrootserializable")!=null});shadowRoot.innerHTML=element.innerHTML;element.remove()} catch (error) {} if (shadowRoot) {processNode(shadowRoot)}}})}})()</script>