Module:v_comments  File:verilog/v_comments.v
  Port:a  Dir:in  Type:wire  Array:
  Port:b  Dir:inout  Type:wire  Array:
  Port:c  Dir:out  Type:wire  Array:
  Port:d  Dir:out  Type:wire  Array:
  Port:d1  Dir:out  Type:wire  Array:
  Port:d2  Dir:out  Type:wire  Array:
  Port:d3  Dir:out  Type:wire  Array:
  Net:a  O  Type:wire  Array:
  Net:b    Type:wire  Array:  10:0
  Net:c  I  Type:wire  Array:  0:10
  Net:d  I  Type:reg  Array:  ((2*32)-1):0
  Net:d1  I  Type:wire  Array:  32:0
  Net:d2  I  Type:wire  Array:  (MATH-1):0
  Net:d3  I  Type:wire  Array:  32-1:0
  Net:e    Type:reg  Array:  11:0
Module:v_hier_noport  File:verilog/v_hier_noport.v
  Net:internal    Type:reg  Array:
Module:v_hier_sub  File:verilog/v_hier_sub.v
  Port:avec  Dir:in  Type:wire  Array:
  Port:clk  Dir:in  Type:wire  Array:
  Port:qvec  Dir:out  Type:wire  Array:
  Net:K    Type:genvar  Array:
  Net:a1  I  Type:supply1  Array:
  Net:avec  O  Type:wire  Array:  3:0
  Net:clk  O  Type:wire  Array:
  Net:qvec  I  Type:wire  Array:  3:0
  Cell:subsub0  is-a:v_hier_subsub .IGNORED('sh20)
            Module:v_hier_subsub  File:verilog/v_hier_subsub.v
    Pin:a  Net:a1
              Port:a  Dir:in  Type:wire  Array:
              Net:a1  I  Type:supply1  Array:
    Pin:q  Net:qvec[0]
              Port:q  Dir:out  Type:wire  Array:
  Cell:subsub2  is-a:v_hier_subsub
            Module:v_hier_subsub  File:verilog/v_hier_subsub.v
    Pin:a  Net:1'b0
              Port:a  Dir:in  Type:wire  Array:
    Pin:q  Net:qvec[2]
              Port:q  Dir:out  Type:wire  Array:
Module:v_hier_subsub  File:verilog/v_hier_subsub.v
  Port:a  Dir:in  Type:wire  Array:
  Port:q  Dir:out  Type:wire  Array:
  Net:IGNORED    Type:parameter  Array:
  Net:a  O  Type:wire  Array:
  Net:q  I  Type:wire  Array:
Module:v_hier_top  File:verilog/v_hier_top.v
  Port:clk  Dir:in  Type:wire  Array:
  Net:clk  O  Type:wire  Array:
  Cell:missing  is-a:missing
  Cell:sub  is-a:v_hier_sub
            Module:v_hier_sub  File:verilog/v_hier_sub.v
    Pin:avec  Net:{avec[3],avec[2:0]}
              Port:avec  Dir:in  Type:wire  Array:
    Pin:clk  Net:1'b0
              Port:clk  Dir:in  Type:wire  Array:
    Pin:qvec  Net:qvec[3:0]
              Port:qvec  Dir:out  Type:wire  Array:
Module:v_hier_top2  File:verilog/v_hier_top2.v
  Port:clk  Dir:in  Type:wire  Array:
  Net:clk  O  Type:wire  Array:
  Cell:noport  is-a:v_hier_noport
            Module:v_hier_noport  File:verilog/v_hier_noport.v
