// Seed: 3533145678
`timescale 1ps / 1ps
module module_0 (
    input reg id_2,
    input id_3,
    output reg id_4
);
  always @(id_2[1'b0] or 1 or id_2 or id_2 or posedge 1 or id_4) begin
    id_1 <= id_3;
  end
  always @(1, id_1 or id_3 or 1'd0 or negedge id_3)
    if (1 == 1) begin
      id_2 = id_1;
    end
endmodule
