#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Mon Jan 16 16:05:47 2017
# Process ID: 5404
# Current directory: D:/Projects/z_eth/z_eth.runs/synth_1
# Command line: vivado.exe -log z_eth_top.vds -mode batch -messageDb vivado.pb -notrace -source z_eth_top.tcl
# Log file: D:/Projects/z_eth/z_eth.runs/synth_1/z_eth_top.vds
# Journal file: D:/Projects/z_eth/z_eth.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source z_eth_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2016_1/Vivado/2016.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 339.879 ; gain = 116.512
Command: synth_design -top z_eth_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 423.160 ; gain = 216.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'z_eth_top' [D:/Projects/z_eth/z_eth.srcs/sources_1/new/z_eth_top.vhd:45]
INFO: [Synth 8-3491] module 'z_eth_wrapper' declared at 'D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth_wrapper.vhd:14' bound to instance 'z_eth_wrapper_inst' of component 'z_eth_wrapper' [D:/Projects/z_eth/z_eth.srcs/sources_1/new/z_eth_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'z_eth_wrapper' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth_wrapper.vhd:49]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:17333' bound to instance 'mdio_ethernet_mdio_iobuf' of component 'IOBUF' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth_wrapper.vhd:98]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-3491] module 'z_eth' declared at 'D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:3148' bound to instance 'z_eth_i' of component 'z_eth' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth_wrapper.vhd:105]
INFO: [Synth 8-638] synthesizing module 'z_eth' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:3189]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:3377]
INFO: [Synth 8-3491] module 'z_eth_axi_dma_0_0' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_dma_0_0/synth/z_eth_axi_dma_0_0.vhd:59' bound to instance 'axi_dma_0' of component 'z_eth_axi_dma_0_0' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:3754]
INFO: [Synth 8-638] synthesizing module 'z_eth_axi_dma_0_0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_dma_0_0/synth/z_eth_axi_dma_0_0.vhd:170]
INFO: [Synth 8-3491] module 'axi_dma' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_dma_0_0/synth/z_eth_axi_dma_0_0.vhd:440]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:193]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (3#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (4#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:416]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1101]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:225]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:354]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (5#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd:158]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (6#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd:410]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (7#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (8#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg.vhd:402]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-226] default block is never used [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (9#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (10#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (11#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (12#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:222]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:201]
INFO: [Synth 8-3919] null assignment ignored [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:268]
INFO: [Synth 8-3919] null assignment ignored [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:268]
INFO: [Synth 8-3919] null assignment ignored [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:268]
INFO: [Synth 8-3919] null assignment ignored [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:305]
INFO: [Synth 8-3919] null assignment ignored [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:311]
INFO: [Synth 8-3919] null assignment ignored [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:518]
INFO: [Synth 8-3919] null assignment ignored [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:522]
INFO: [Synth 8-3919] null assignment ignored [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:534]
INFO: [Synth 8-3919] null assignment ignored [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:538]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cntrl_strm' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cntrl_strm.vhd:130]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (30#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cntrl_strm' (31#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cntrl_strm.vhd:130]
INFO: [Synth 8-3919] null assignment ignored [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:674]
INFO: [Synth 8-3919] null assignment ignored [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:678]
INFO: [Synth 8-3919] null assignment ignored [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:690]
INFO: [Synth 8-3919] null assignment ignored [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:694]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (32#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_queue.vhd:201]
INFO: [Synth 8-4471] merging register 'FLOP_FOR_NOQUEUE.data_concat_tlast_reg' into 'FLOP_FOR_NOQUEUE.data_concat_valid_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:563]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (33#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:222]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (34#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (35#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (36#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:208]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd:192]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (37#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (38#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (39#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (40#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (41#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_queue.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (42#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:208]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (43#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_datamover.vhd:516]
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd:149]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd:183]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd:186]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (44#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_reset.vhd:149]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (45#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (45#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (45#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (46#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (47#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (48#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:342]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:348]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (49#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (50#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (51#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:324]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (51#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (51#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (51#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (51#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (51#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized3' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (51#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (51#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (51#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (51#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized3' (51#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (52#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (53#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (53#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:1791]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (54#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (55#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (56#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_datamover.vhd:516]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (57#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg.vhd:402]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (58#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:214]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (58#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (58#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (58#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (59#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:214]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (60#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (61#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (62#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (63#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sm.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (64#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sm.vhd:155]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (65#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:235]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (66#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (67#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_strm' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (67#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (67#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (67#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_strm' (68#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (69#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (70#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (71#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (71#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (72#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (73#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (74#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (74#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:1493]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:1501]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:1524]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:1609]
INFO: [Synth 8-226] default block is never used [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (75#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (75#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (75#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (75#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (75#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (75#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (76#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (77#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized3' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized3' (77#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (77#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (77#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (77#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (77#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:1106]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (78#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:629]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:650]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized4' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized4' (78#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (78#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (78#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (78#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (78#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (90#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (91#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (92#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (93#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (94#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (94#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (94#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:327]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized5' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized5' (94#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (94#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (94#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (94#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (94#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized6' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized6' (94#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (94#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (94#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (94#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (94#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (95#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:1369]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:1371]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (96#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized7' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized7' (96#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (96#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (96#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (96#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (96#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:357]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (97#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (98#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:870]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:870]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:876]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:876]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:921]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (99#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized10' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized10' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized10' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized10' (99#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized10' (99#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized10' (99#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (99#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (100#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (101#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (102#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (102#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (102#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized2' (102#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (102#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (102#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (103#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized11' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized11' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized8' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized8' (103#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized11' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized11' (103#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized11' (103#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized11' (103#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (103#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (103#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:1086]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized12' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized12' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized9' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized9' (103#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized12' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized12' (103#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized12' (103#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized12' (103#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (103#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
WARNING: [Synth 8-5827] expecting unsigned expression [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:1783]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (104#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (105#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (106#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (107#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (108#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:934]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (109#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'z_eth_axi_dma_0_0' (110#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_dma_0_0/synth/z_eth_axi_dma_0_0.vhd:170]
INFO: [Synth 8-3491] module 'z_eth_axi_ethernet_0_0' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/synth/z_eth_axi_ethernet_0_0.vhd:56' bound to instance 'axi_ethernet_0' of component 'z_eth_axi_ethernet_0_0' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:3862]
INFO: [Synth 8-638] synthesizing module 'z_eth_axi_ethernet_0_0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/synth/z_eth_axi_ethernet_0_0.vhd:122]
INFO: [Synth 8-3491] module 'bd_8314' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/hdl/bd_8314.vhd:14' bound to instance 'U0' of component 'bd_8314' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/synth/z_eth_axi_ethernet_0_0.vhd:259]
INFO: [Synth 8-638] synthesizing module 'bd_8314' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/hdl/bd_8314.vhd:84]
INFO: [Synth 8-3491] module 'bd_8314_eth_buf_0' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_8314_eth_buf_0.vhd:59' bound to instance 'eth_buf' of component 'bd_8314_eth_buf_0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/hdl/bd_8314.vhd:432]
INFO: [Synth 8-638] synthesizing module 'bd_8314_eth_buf_0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_8314_eth_buf_0.vhd:166]
INFO: [Synth 8-3491] module 'axi_ethernet_buffer_v2_0_11' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/axi_ethernet_buffer_v2_0_11/hdl/axi_ethernet_buffer_v2_0_rfs.vhd:31906' bound to instance 'U0' of component 'axi_ethernet_buffer_v2_0_11' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_8314_eth_buf_0.vhd:389]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0_3/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0_3/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0_3/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (125#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0_3/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0_3/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (126#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0_3/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (127#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0_3/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0_4/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper' (131#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0_4/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0_4/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized0' (131#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0_4/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0_4/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized1' (159#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0_4/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0_4/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized2' (160#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/lib_bmg_v1_0_4/hdl/src/vhdl/blk_mem_gen_wrapper.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'bd_8314_eth_buf_0' (165#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_8314_eth_buf_0.vhd:166]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0.vhd:71' bound to instance 'eth_mac' of component 'bd_8314_eth_mac_0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/hdl/bd_8314.vhd:537]
INFO: [Synth 8-638] synthesizing module 'bd_8314_eth_mac_0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0.vhd:175]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0_support' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support.vhd:68' bound to instance 'U0' of component 'bd_8314_eth_mac_0_support' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0.vhd:294]
INFO: [Synth 8-638] synthesizing module 'bd_8314_eth_mac_0_support' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support.vhd:172]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0_support_clocking' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support_clocking.vhd:69' bound to instance 'tri_mode_ethernet_mac_support_clocking_i' of component 'bd_8314_eth_mac_0_support_clocking' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support.vhd:319]
INFO: [Synth 8-638] synthesizing module 'bd_8314_eth_mac_0_support_clocking' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support_clocking.vhd:82]
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support_clocking.vhd:119]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFGCE' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support_clocking.vhd:184]
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFGCE' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support_clocking.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'bd_8314_eth_mac_0_support_clocking' (166#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support_clocking.vhd:82]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0_support_resets' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support_resets.vhd:63' bound to instance 'tri_mode_ethernet_mac_support_resets_i' of component 'bd_8314_eth_mac_0_support_resets' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support.vhd:329]
INFO: [Synth 8-638] synthesizing module 'bd_8314_eth_mac_0_support_resets' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support_resets.vhd:77]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0_block_reset_sync' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_reset_sync.vhd:69' bound to instance 'idelayctrl_reset_gen' of component 'bd_8314_eth_mac_0_block_reset_sync' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support_resets.vhd:128]
INFO: [Synth 8-638] synthesizing module 'bd_8314_eth_mac_0_block_reset_sync' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_reset_sync.vhd:89]
INFO: [Synth 8-113] binding component instance 'reset_sync0' to cell 'FDPE' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_reset_sync.vhd:111]
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDPE' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_reset_sync.vhd:123]
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDPE' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_reset_sync.vhd:135]
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDPE' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_reset_sync.vhd:147]
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDPE' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_reset_sync.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'bd_8314_eth_mac_0_block_reset_sync' (167#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_reset_sync.vhd:89]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0_block_sync_block' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_sync_block.vhd:67' bound to instance 'lock_sync' of component 'bd_8314_eth_mac_0_block_sync_block' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support_resets.vhd:179]
INFO: [Synth 8-638] synthesizing module 'bd_8314_eth_mac_0_block_sync_block' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_sync_block.vhd:84]
INFO: [Synth 8-113] binding component instance 'data_sync_reg0' to cell 'FDRE' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_sync_block.vhd:113]
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FDRE' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_sync_block.vhd:126]
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FDRE' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_sync_block.vhd:138]
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FDRE' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_sync_block.vhd:150]
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FDRE' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_sync_block.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'bd_8314_eth_mac_0_block_sync_block' (168#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_sync_block.vhd:84]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0_block_reset_sync' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_reset_sync.vhd:69' bound to instance 'gtx_mmcm_reset_gen' of component 'bd_8314_eth_mac_0_block_reset_sync' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support_resets.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'bd_8314_eth_mac_0_support_resets' (169#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support_resets.vhd:77]
INFO: [Synth 8-113] binding component instance 'tri_mode_ethernet_mac_idelayctrl_common_i' to cell 'IDELAYCTRL' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support.vhd:344]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0_block' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_block.vhd:119' bound to instance 'tri_mode_ethernet_mac_i' of component 'bd_8314_eth_mac_0_block' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support.vhd:358]
INFO: [Synth 8-638] synthesizing module 'bd_8314_eth_mac_0_block' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_block.vhd:221]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0_block_sync_block' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_sync_block.vhd:67' bound to instance 'tx_reset90_sync' of component 'bd_8314_eth_mac_0_block_sync_block' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_block.vhd:607]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0_clk_en_gen' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clk_en_gen.vhd:69' bound to instance 'enable_gen' of component 'bd_8314_eth_mac_0_clk_en_gen' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_block.vhd:622]
INFO: [Synth 8-638] synthesizing module 'bd_8314_eth_mac_0_clk_en_gen' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clk_en_gen.vhd:85]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0_block_sync_block' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_sync_block.vhd:67' bound to instance 'reset90gen' of component 'bd_8314_eth_mac_0_block_sync_block' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clk_en_gen.vhd:118]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0_block_sync_block' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_sync_block.vhd:67' bound to instance 'txspeedis10100gen' of component 'bd_8314_eth_mac_0_block_sync_block' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clk_en_gen.vhd:127]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0_block_sync_block' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_sync_block.vhd:67' bound to instance 'txspeedis100gen' of component 'bd_8314_eth_mac_0_block_sync_block' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clk_en_gen.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'bd_8314_eth_mac_0_clk_en_gen' (170#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clk_en_gen.vhd:85]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0_block_sync_block' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_8314_eth_mac_0_block_sync_block.vhd:67' bound to instance 'rxspeedis10100gen' of component 'bd_8314_eth_mac_0_block_sync_block' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_block.vhd:641]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0_rgmii_v2_0_if' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:73' bound to instance 'rgmii_interface' of component 'bd_8314_eth_mac_0_rgmii_v2_0_if' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_block.vhd:671]
INFO: [Synth 8-638] synthesizing module 'bd_8314_eth_mac_0_rgmii_v2_0_if' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:121]
INFO: [Synth 8-113] binding component instance 'rgmii_txc_obuf_i' to cell 'OBUF' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:181]
INFO: [Synth 8-113] binding component instance 'rgmii_tx_ctl_obuf_i' to cell 'OBUF' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:187]
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:194]
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:194]
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:194]
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:194]
INFO: [Synth 8-113] binding component instance 'rgmii_rxc_ibuf_i' to cell 'IBUF' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:201]
INFO: [Synth 8-113] binding component instance 'rgmii_rx_ctl_ibuf_i' to cell 'IBUF' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:207]
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:214]
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:214]
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:214]
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:214]
INFO: [Synth 8-113] binding component instance 'rgmii_txc_ddr' to cell 'ODDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:232]
INFO: [Synth 8-113] binding component instance 'rgmii_txd_out' to cell 'ODDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:271]
INFO: [Synth 8-113] binding component instance 'rgmii_txd_out' to cell 'ODDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:271]
INFO: [Synth 8-113] binding component instance 'rgmii_txd_out' to cell 'ODDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:271]
INFO: [Synth 8-113] binding component instance 'rgmii_txd_out' to cell 'ODDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:271]
INFO: [Synth 8-113] binding component instance 'rgmii_tx_ctl_out' to cell 'ODDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:330]
INFO: [Synth 8-113] binding component instance 'bufio_rgmii_rx_clk' to cell 'BUFIO' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:349]
INFO: [Synth 8-113] binding component instance 'bufr_rgmii_rx_clk' to cell 'BUFR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:356]
INFO: [Synth 8-113] binding component instance 'delay_rgmii_rx_ctl' to cell 'IDELAYE2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:379]
INFO: [Synth 8-113] binding component instance 'delay_rgmii_rxd' to cell 'IDELAYE2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:399]
INFO: [Synth 8-113] binding component instance 'delay_rgmii_rxd' to cell 'IDELAYE2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:399]
INFO: [Synth 8-113] binding component instance 'delay_rgmii_rxd' to cell 'IDELAYE2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:399]
INFO: [Synth 8-113] binding component instance 'delay_rgmii_rxd' to cell 'IDELAYE2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:399]
INFO: [Synth 8-113] binding component instance 'rgmii_rx_data_in' to cell 'IDDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:424]
INFO: [Synth 8-113] binding component instance 'rgmii_rx_data_in' to cell 'IDDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:424]
INFO: [Synth 8-113] binding component instance 'rgmii_rx_data_in' to cell 'IDDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:424]
INFO: [Synth 8-113] binding component instance 'rgmii_rx_data_in' to cell 'IDDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:424]
INFO: [Synth 8-113] binding component instance 'rgmii_rx_ctl_in' to cell 'IDDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:440]
INFO: [Synth 8-256] done synthesizing module 'bd_8314_eth_mac_0_rgmii_v2_0_if' (171#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_8314_eth_mac_0_rgmii_v2_0_if.vhd:121]
INFO: [Synth 8-3491] module 'bd_8314_eth_mac_0_axi4_lite_ipif_wrapper' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_8314_eth_mac_0_axi4_lite_ipif_wrapper.vhd:62' bound to instance 'axi4_lite_ipif' of component 'bd_8314_eth_mac_0_axi4_lite_ipif_wrapper' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_block.vhd:719]
INFO: [Synth 8-638] synthesizing module 'bd_8314_eth_mac_0_axi4_lite_ipif_wrapper' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_8314_eth_mac_0_axi4_lite_ipif_wrapper.vhd:107]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0_3/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0_3/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0_3/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (171#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0_3/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0_3/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (171#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0_3/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (171#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/axi_lite_ipif_v3_0_3/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'bd_8314_eth_mac_0_axi4_lite_ipif_wrapper' (172#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_8314_eth_mac_0_axi4_lite_ipif_wrapper.vhd:107]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v9_0_4' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/tri_mode_ethernet_mac_v9_0_4/hdl/tri_mode_ethernet_mac_v9_0_rfs.v:17834' bound to instance 'bd_8314_eth_mac_0_core' of component 'tri_mode_ethernet_mac_v9_0_4' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_block.vhd:767]
INFO: [Synth 8-638] synthesizing module 'LUT4' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-256] done synthesizing module 'LUT4' (185#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (185#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (185#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized2' (185#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized3' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized3' (185#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized4' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized4' (185#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized5' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized5' (185#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized6' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized6' (185#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D' (198#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized0' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized0' (198#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized1' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized1' (198#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized2' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized2' (198#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized3' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized3' (198#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized4' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized4' (198#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized5' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized5' (198#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized6' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized6' (198#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized7' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized7' (198#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized8' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized8' (198#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized9' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized9' (198#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized10' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized10' (198#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized11' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized11' (198#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized12' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized12' (198#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized13' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized13' (198#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized14' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized14' (199#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized15' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized15' (199#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized16' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized16' (199#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized17' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized17' (199#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized18' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized18' (199#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized19' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized19' (199#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized20' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized20' (199#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized21' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized21' (199#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:37146]
INFO: [Synth 8-638] synthesizing module 'LUT3' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-256] done synthesizing module 'LUT3' (200#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (200#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (200#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (200#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized3' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized3' (200#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized4' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized4' (200#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized5' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized5' (200#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized6' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized6' (200#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43310]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (201#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43310]
INFO: [Synth 8-256] done synthesizing module 'bd_8314_eth_mac_0_block' (205#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_block.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'bd_8314_eth_mac_0_support' (206#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_support.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'bd_8314_eth_mac_0' (207#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'bd_8314' (208#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/hdl/bd_8314.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'z_eth_axi_ethernet_0_0' (209#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/synth/z_eth_axi_ethernet_0_0.vhd:122]
INFO: [Synth 8-638] synthesizing module 'z_eth_axi_interconnect_0_0' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:1803]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_XC2TMU' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:196]
INFO: [Synth 8-3491] module 'z_eth_auto_pc_0' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_pc_0/synth/z_eth_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'z_eth_auto_pc_0' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:439]
INFO: [Synth 8-638] synthesizing module 'z_eth_auto_pc_0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_pc_0/synth/z_eth_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi3_conv' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b_downsizer' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b_downsizer' (210#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_a_axi3_conv' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen' (211#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo' (212#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized0' (212#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized0' (212#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_a_axi3_conv' (213#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_w_axi3_conv' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_w_axi3_conv' (214#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_a_axi3_conv__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_fifo_gen__parameterized1' (214#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_fifo__parameterized1' (214#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_a_axi3_conv__parameterized0' (214#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_r_axi3_conv' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_r_axi3_conv' (215#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi3_conv' (216#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter' (217#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'z_eth_auto_pc_0' (218#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_pc_0/synth/z_eth_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_XC2TMU' (219#1) [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:196]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_CUO9D9' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:1014]
INFO: [Synth 8-3491] module 'z_eth_auto_us_0' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_0/synth/z_eth_auto_us_0.v:58' bound to instance 'auto_us' of component 'z_eth_auto_us_0' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:1222]
INFO: [Synth 8-638] synthesizing module 'z_eth_auto_us_0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_0/synth/z_eth_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_top' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_axi_upsizer' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_w_upsizer' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_w_upsizer' (220#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (221#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer' (222#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_r_upsizer' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_r_upsizer' (223#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (224#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice' (225#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized0' (225#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized1' (225#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized2' (225#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (226#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice' (227#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer__parameterized0' (227#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (227#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized3' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized3' (227#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized4' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized4' (227#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized5' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized5' (227#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized6' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized6' (227#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized7' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized7' (227#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (227#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized0' (227#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_axi_upsizer' (228#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_top' (229#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'z_eth_auto_us_0' (230#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_0/synth/z_eth_auto_us_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_CUO9D9' (231#1) [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:1014]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_162XJ0L' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:1339]
INFO: [Synth 8-3491] module 'z_eth_auto_us_1' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_1/synth/z_eth_auto_us_1.v:58' bound to instance 'auto_us' of component 'z_eth_auto_us_1' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:1440]
INFO: [Synth 8-638] synthesizing module 'z_eth_auto_us_1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_1/synth/z_eth_auto_us_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_top__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_axi_upsizer__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_a_upsizer__parameterized1' (231#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (231#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized8' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized8' (231#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized9' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized9' (231#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized10' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized10' (231#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized11' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized11' (231#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (231#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized1' (231#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_axi_upsizer__parameterized0' (231#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_top__parameterized0' (231#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'z_eth_auto_us_1' (232#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_1/synth/z_eth_auto_us_1.v:58]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_162XJ0L' (233#1) [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:1339]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_11EW4XO' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:1525]
INFO: [Synth 8-3491] module 'z_eth_auto_us_2' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_2/synth/z_eth_auto_us_2.v:58' bound to instance 'auto_us' of component 'z_eth_auto_us_2' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:1644]
INFO: [Synth 8-638] synthesizing module 'z_eth_auto_us_2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_2/synth/z_eth_auto_us_2.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_top__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_8_axi_upsizer__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (233#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized12' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized12' (233#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized13' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized13' (233#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized14' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized14' (233#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized15' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized15' (233#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (233#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized2' (233#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_8_axi_upsizer__parameterized1 does not have driver. [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_axi_upsizer__parameterized1' (233#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_8_top__parameterized1' (233#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'z_eth_auto_us_2' (234#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_2/synth/z_eth_auto_us_2.v:58]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_11EW4XO' (235#1) [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:1525]
INFO: [Synth 8-3491] module 'z_eth_xbar_0' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_xbar_0/synth/z_eth_xbar_0.v:59' bound to instance 'xbar' of component 'z_eth_xbar_0' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:2444]
INFO: [Synth 8-638] synthesizing module 'z_eth_xbar_0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_xbar_0/synth/z_eth_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_axi_crossbar' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_crossbar' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_si_transactor' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_decoder' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (236#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (237#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_decoder' (238#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_srl_fifo' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43460]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (239#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43460]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl' (240#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_srl_fifo' (241#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (242#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_si_transactor' (243#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_si_transactor__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (243#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_si_transactor__parameterized0' (243#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_splitter' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_splitter' (244#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_wdata_router' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_reg_srl_fifo' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_reg_srl_fifo' (245#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_wdata_router' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_si_transactor__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_si_transactor__parameterized1' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_si_transactor__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_si_transactor__parameterized2' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_decoder__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_decoder__parameterized0' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_decoder__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_decoder__parameterized1' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_srl_fifo__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized0' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized1' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized2' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized3' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized3' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized4' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized4' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized5' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized5' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized6' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized6' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized7' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized7' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_srl_fifo__parameterized0' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_wdata_mux' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_reg_srl_fifo__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized8' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized8' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized9' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_ndeep_srl__parameterized9' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_reg_srl_fifo__parameterized0' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (246#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_wdata_mux' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized3' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized16' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized16' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized17' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized17' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized18' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized18' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized19' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized19' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized20' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized20' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized3' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_decoder__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_decoder__parameterized2' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_decoder__parameterized3' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_decoder__parameterized3' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_srl_fifo__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_srl_fifo__parameterized1' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_wdata_mux__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_7_axic_reg_srl_fifo__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_7_axic_reg_srl_fifo__parameterized1' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_wdata_mux__parameterized0' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized4' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized21' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized21' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized22' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized22' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized23' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized23' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized24' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized24' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized25' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized25' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized4' (247#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_decerr_slave' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_decerr_slave' (248#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_arbiter' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (248#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (248#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '3' bits. [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_arbiter' (249#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_crossbar' (250#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_axi_crossbar' (251#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'z_eth_xbar_0' (252#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_xbar_0/synth/z_eth_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'z_eth_axi_interconnect_0_0' (253#1) [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:1803]
INFO: [Synth 8-638] synthesizing module 'z_eth_axi_interconnect_1_0' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:2680]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CRRCGU' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CRRCGU' (254#1) [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:55]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_66614M' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:569]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_66614M' (255#1) [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:569]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1XA6SDX' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:693]
INFO: [Synth 8-3491] module 'z_eth_auto_pc_1' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_pc_1/synth/z_eth_auto_pc_1.v:58' bound to instance 'auto_pc' of component 'z_eth_auto_pc_1' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:876]
INFO: [Synth 8-638] synthesizing module 'z_eth_auto_pc_1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_pc_1/synth/z_eth_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_aw_channel' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_cmd_translator' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_incr_cmd' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_incr_cmd' (256#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wrap_cmd' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wrap_cmd' (257#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_cmd_translator' (258#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm' (259#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_aw_channel' (260#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_b_channel' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo' (261#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0' (261#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_b_channel' (262#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_ar_channel' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm' (263#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_ar_channel' (264#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_r_channel' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1' (264#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2' (264#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_r_channel' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized5' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized26' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized26' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized27' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized27' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized28' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized28' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized29' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized29' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized30' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized30' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized5' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized6' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized6' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized6' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized31' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized31' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized32' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized32' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized33' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized33' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized34' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized34' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized35' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized35' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized6' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized6' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized6' (265#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s' (266#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter__parameterized0' (266#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'z_eth_auto_pc_1' (267#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_pc_1/synth/z_eth_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1XA6SDX' (268#1) [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:693]
INFO: [Synth 8-3491] module 'z_eth_xbar_1' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_xbar_1/synth/z_eth_xbar_1.v:59' bound to instance 'xbar' of component 'z_eth_xbar_1' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:3083]
INFO: [Synth 8-638] synthesizing module 'z_eth_xbar_1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_xbar_1/synth/z_eth_xbar_1.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_axi_crossbar__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_crossbar_sasd' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_decoder__parameterized4' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (268#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (268#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_decoder__parameterized4' (268#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_decerr_slave__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_decerr_slave__parameterized0' (268#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_arbiter_sasd' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_arbiter_sasd' (269#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_splitter__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_splitter__parameterized0' (269#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (269#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (269#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' (269#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' (269#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' (269#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' (269#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' (269#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized36' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized36' (269#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' (269#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' (269#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_crossbar_sasd' (270#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_axi_crossbar__parameterized0' (270#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'z_eth_xbar_1' (271#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_xbar_1/synth/z_eth_xbar_1.v:59]
INFO: [Synth 8-256] done synthesizing module 'z_eth_axi_interconnect_1_0' (272#1) [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:2680]
INFO: [Synth 8-3491] module 'z_eth_proc_sys_reset_0_0' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_proc_sys_reset_0_0/synth/z_eth_proc_sys_reset_0_0.vhd:56' bound to instance 'proc_sys_reset_0' of component 'z_eth_proc_sys_reset_0_0' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:4117]
INFO: [Synth 8-638] synthesizing module 'z_eth_proc_sys_reset_0_0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_proc_sys_reset_0_0/synth/z_eth_proc_sys_reset_0_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_proc_sys_reset_0_0/synth/z_eth_proc_sys_reset_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (273#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (273#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (273#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (274#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (275#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (276#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (277#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'z_eth_proc_sys_reset_0_0' (278#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_proc_sys_reset_0_0/synth/z_eth_proc_sys_reset_0_0.vhd:71]
INFO: [Synth 8-3491] module 'z_eth_processing_system7_0_0' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_processing_system7_0_0/synth/z_eth_processing_system7_0_0.v:59' bound to instance 'processing_system7_0' of component 'z_eth_processing_system7_0_0' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:4130]
INFO: [Synth 8-638] synthesizing module 'z_eth_processing_system7_0_0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_processing_system7_0_0/synth/z_eth_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (279#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (280#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (281#1) [C:/Xilinx/2016_1/Vivado/2016.1/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (282#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_processing_system7_0_0/synth/z_eth_processing_system7_0_0.v:444]
INFO: [Synth 8-256] done synthesizing module 'z_eth_processing_system7_0_0' (283#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_processing_system7_0_0/synth/z_eth_processing_system7_0_0.v:59]
INFO: [Synth 8-3491] module 'z_eth_xlconcat_0_0' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_xlconcat_0_0/synth/z_eth_xlconcat_0_0.vhd:59' bound to instance 'xlconcat_0' of component 'z_eth_xlconcat_0_0' [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:4245]
INFO: [Synth 8-638] synthesizing module 'z_eth_xlconcat_0_0' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_xlconcat_0_0/synth/z_eth_xlconcat_0_0.vhd:69]
INFO: [Synth 8-3491] module 'xlconcat' declared at 'd:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.vhd:27' bound to instance 'U0' of component 'xlconcat' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_xlconcat_0_0/synth/z_eth_xlconcat_0_0.vhd:153]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (284#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'z_eth_xlconcat_0_0' (285#1) [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_xlconcat_0_0/synth/z_eth_xlconcat_0_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'z_eth' (286#1) [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth.vhd:3189]
INFO: [Synth 8-256] done synthesizing module 'z_eth_wrapper' (287#1) [D:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/hdl/z_eth_wrapper.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'z_eth_top' (288#1) [D:/Projects/z_eth/z_eth.srcs/sources_1/new/z_eth_top.vhd:45]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:53 ; elapsed = 00:08:07 . Memory (MB): peak = 861.934 ; gain = 654.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[13] to constant 0 [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:1745]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[12] to constant 0 [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:1745]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[11] to constant 0 [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:1745]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[10] to constant 0 [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:1745]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[9] to constant 0 [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:1745]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[8] to constant 0 [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:1745]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[7] to constant 0 [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:1745]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[6] to constant 0 [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:1745]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[5] to constant 0 [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:1745]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[4] to constant 0 [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:1745]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[3] to constant 0 [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:1745]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[2] to constant 0 [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:1745]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[1] to constant 0 [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:1745]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[0] to constant 0 [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma.vhd:1745]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:56 ; elapsed = 00:08:10 . Memory (MB): peak = 861.934 ; gain = 654.973
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_processing_system7_0_0/z_eth_processing_system7_0_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_processing_system7_0_0/z_eth_processing_system7_0_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_processing_system7_0_0/z_eth_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z_eth_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z_eth_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/bd_8314_eth_buf_0_board.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/bd_8314_eth_buf_0_board.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_board.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_board.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z_eth_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z_eth_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_dma_0_0/z_eth_axi_dma_0_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_dma_0_0/z_eth_axi_dma_0_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_proc_sys_reset_0_0/z_eth_proc_sys_reset_0_0_board.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_proc_sys_reset_0_0/z_eth_proc_sys_reset_0_0_board.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_proc_sys_reset_0_0/z_eth_proc_sys_reset_0_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_proc_sys_reset_0_0/z_eth_proc_sys_reset_0_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/proc_sys_reset_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Projects/z_eth/z_eth.srcs/constrs_1/new/z_eth_top.xdc]
Finished Parsing XDC File [D:/Projects/z_eth/z_eth.srcs/constrs_1/new/z_eth_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/z_eth/z_eth.srcs/constrs_1/new/z_eth_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z_eth_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z_eth_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Projects/z_eth/z_eth.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Projects/z_eth/z_eth.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/z_eth/z_eth.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z_eth_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z_eth_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_8314_eth_buf_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_8314_eth_buf_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_8314_eth_buf_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z_eth_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z_eth_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0' of design 'preSynthElab_1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:29]
INFO: [Vivado 12-3272] Current instance is the top level cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0' of design 'preSynthElab_1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:30]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:43]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:44]
INFO: [Vivado 12-3272] Current instance is the top level cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0' of design 'preSynthElab_1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:53]
INFO: [Vivado 12-3272] Current instance is the top level cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0' of design 'preSynthElab_1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:54]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:58]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:59]
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z_eth_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z_eth_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_dma_0_0/z_eth_axi_dma_0_0_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_dma_0_0/z_eth_axi_dma_0_0_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_0/z_eth_auto_us_0_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_0/z_eth_auto_us_0_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_1/z_eth_auto_us_1_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_1/z_eth_auto_us_1_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_2/z_eth_auto_us_2_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_2/z_eth_auto_us_2_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances
  FDR => FDRE: 24 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 88 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1050.496 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:08:20 ; elapsed = 00:08:34 . Memory (MB): peak = 1051.273 ; gain = 844.313
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:08:20 ; elapsed = 00:08:34 . Memory (MB): peak = 1051.273 ; gain = 844.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
INFO: Vivado Synthesis caught shared memory exception '    .'. Continuing without using shared memory (or continuing without helper parallel flow)
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst. (constraint file  D:/Projects/z_eth/z_eth.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0. (constraint file  D:/Projects/z_eth/z_eth.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0. (constraint file  D:/Projects/z_eth/z_eth.runs/synth_1/dont_touch.xdc, line 72).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0. (constraint file  D:/Projects/z_eth/z_eth.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/proc_sys_reset_0/U0. (constraint file  D:/Projects/z_eth/z_eth.runs/synth_1/dont_touch.xdc, line 97).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst. (constraint file  D:/Projects/z_eth/z_eth.runs/synth_1/dont_touch.xdc, line 111).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst. (constraint file  D:/Projects/z_eth/z_eth.runs/synth_1/dont_touch.xdc, line 116).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s02_couplers/auto_us/inst. (constraint file  D:/Projects/z_eth/z_eth.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_ethernet_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for z_eth_wrapper_inst/z_eth_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:08:22 ; elapsed = 00:08:36 . Memory (MB): peak = 1051.273 ; gain = 844.313
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:271]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_lite_if.vhd:1042]
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dest0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_xfer_len_eq_0_im2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1714]
INFO: [Synth 8-5544] ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1309]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:734]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbc_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_PNTR_FOR_CH2.ch2_sg_idle_int_reg' into 'GEN_PNTR_FOR_CH2.ch2_sg_idle_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_sg_v4_1/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:365]
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_last_strb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:181]
INFO: [Synth 8-802] inferred FSM for state register 'mm2s_cs_reg' in module 'axi_dma_mm2s_sm'
INFO: [Synth 8-5544] ROM "mm2s_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:218]
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' in module 'axi_dma_s2mm_sm'
INFO: [Synth 8-5544] ROM "s2mm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg' into 'updt_data_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_dma_v7_1/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:854]
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Intrpt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shim2IP_CS_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rxs_axistream_current_state_reg' in module 'rx_axistream_if'
INFO: [Synth 8-802] inferred FSM for state register 'rxd_axistream_current_state_reg' in module 'rx_axistream_if'
INFO: [Synth 8-5546] ROM "AXI_STR_RXS_VALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI_STR_RXS_LAST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI_STR_RXS_DPMEM_WR_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_mem_last_read_out_ptr_true_cmb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_mem_next_available4write_ptr_1_cmb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxd_mem_next_available4write_ptr_1_cmb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rxs2rxd_frame_ready" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rxs_status_word_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_status_word_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_status_word_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_status_word_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_status_word_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_status_word_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs2rxd_frame_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifoWrEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxd_addr_cntr_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxd_addr_cntr_load" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxd2rxs_frame_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxd_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxd_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxd_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxd_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'receive_frame_current_state_reg' in module 'rx_emac_if'
INFO: [Synth 8-5544] ROM "rx_data_packed_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_addr_cntr_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_addr_cntr_load" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "receive_frame_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'txc_wr_cs_reg' in module 'tx_basic_if'
INFO: [Synth 8-802] inferred FSM for state register 'txd_wr_cs_reg' in module 'tx_basic_if'
INFO: [Synth 8-5544] ROM "end_addr_byte_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Axi_Str_TxD_2_Mem_We" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_txd_addr_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_bram" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clr_txc_trdy2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "end_addr_byte_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Axi_Str_TxD_2_Mem_We" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'txc_rd_cs_reg' in module 'tx_emac_if'
INFO: [Synth 8-802] inferred FSM for state register 'txd_rd_cs_reg' in module 'tx_emac_if'
INFO: [Synth 8-5546] ROM "set_byte_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_txd_vld" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_byte_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_txd_vld" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'idelay_reset_cnt_reg' in module 'bd_8314_eth_mac_0_support_resets'
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'tri_mode_ethernet_mac_v9_0_4_pfc_tx_cntl'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:275]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:231]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_7_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_7_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_7_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:942]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:937]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mm2s_cs_reg' using encoding 'sequential' in module 'axi_dma_mm2s_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' using encoding 'sequential' in module 'axi_dma_s2mm_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            reset_init_1 |                            00000 |                            00000
            reset_init_2 |                            00001 |                            00001
read_rxd_mem_next_available4write_ptr_1 |                            00010 |                            00010
read_rxd_mem_next_available4write_ptr_2 |                            00011 |                            00011
      addr_setup_pause_1 |                            00100 |                            00100
read_rxs_mem_next_available4write_ptr_1 |                            00101 |                            00111
read_rxs_mem_next_available4write_ptr_2 |                            00110 |                            01000
      addr_setup_pause_2 |                            00111 |                            00110
read_rxs_mem_last_read_out_ptr |                            01000 |                            01010
      addr_setup_pause_3 |                            01001 |                            01001
read_rxd_mem_last_read_out_ptr |                            01010 |                            00101
 pause_read_status_word1 |                            01011 |                            01011
       read_status_word1 |                            01100 |                            01100
       read_status_word2 |                            01101 |                            01101
       read_status_word3 |                            01110 |                            01110
       read_status_word4 |                            01111 |                            01111
       read_status_word5 |                            10000 |                            10000
       read_status_word6 |                            10001 |                            10001
update_rxs_mem_last_read_out_ptr |                            10010 |                            10010
       send_status_word1 |                            10011 |                            10011
       send_status_word2 |                            10100 |                            10100
       send_status_word3 |                            10101 |                            10101
       send_status_word4 |                            10110 |                            10110
       send_status_word5 |                            10111 |                            10111
       send_status_word6 |                            11000 |                            11000
         wait_frame_done |                            11001 |                            11001
update_rxd_mem_last_read_out_ptr |                            11010 |                            11010
            repeat_again |                            11011 |                            11011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxs_axistream_current_state_reg' using encoding 'sequential' in module 'rx_axistream_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                   prime |                             0001 |                             0001
       rd_frame_from_mem |                             0010 |                             0010
          wait_end_frame |                             0011 |                             0111
                pre_idle |                             0100 |                             1000
       almost_full_wait1 |                             0101 |                             0011
       almost_full_wait2 |                             0110 |                             0100
       almost_full_wait3 |                             0111 |                             0101
       almost_full_wait4 |                             1000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxd_axistream_current_state_reg' using encoding 'sequential' in module 'rx_axistream_if'
