// Seed: 2863639293
module module_0 ();
  wire id_1;
endmodule
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wire id_2,
    input supply1 id_3,
    output wor id_4,
    output tri1 id_5,
    output wor id_6,
    output tri0 id_7,
    input uwire id_8,
    input wor id_9,
    output uwire id_10,
    input wire id_11,
    input tri id_12,
    output wand id_13,
    input tri0 id_14,
    output uwire id_15,
    output wand id_16,
    input wor id_17,
    output supply1 id_18,
    output tri0 id_19,
    input wor id_20,
    input tri id_21,
    input supply1 id_22,
    input uwire id_23,
    input wor id_24,
    input tri1 id_25,
    input wand id_26,
    output uwire id_27,
    input tri1 module_1,
    input supply1 id_29,
    output wand id_30,
    input wor id_31,
    output supply0 id_32
);
  wire id_34;
  module_0 modCall_1 ();
  id_35 :
  assert property (@(posedge 1) 1 ? {id_1, id_1, 1} : 'b0)
  else $display(1, 1, id_8, 1'b0, 1 && 1);
  wire id_36, id_37;
  always @(id_31) begin : LABEL_0
    id_13 = id_29;
  end
  assign id_27 = 1'b0;
endmodule
