0.6
2019.2
Nov  6 2019
21:57:16
E:/fah/Exercise/4.3/design.sv,1766562504,systemVerilog,,,,four_input_xor_tb,,,,,,,,
E:/fah/Exercise4.3/Exercise4.3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
