-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

-- DATE "06/23/2016 16:49:03"

-- 
-- Device: Altera EP1C3T100C8 Package TQFP100
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONE;
LIBRARY IEEE;
USE CYCLONE.CYCLONE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	CtrlBox IS
    PORT (
	clk : IN std_logic;
	Switch_singal : IN std_logic;
	SCL : IN std_logic;
	SDA : INOUT std_logic;
	Pulse : OUT std_logic_vector(1 DOWNTO 0);
	EN_trigger : OUT std_logic;
	latch : OUT std_logic
	);
END CtrlBox;

-- Design Ports Information
-- SDA	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Pulse[0]	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Pulse[1]	=>  Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- EN_trigger	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- latch	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clk	=>  Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SCL	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- Switch_singal	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF CtrlBox IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_Switch_singal : std_logic;
SIGNAL ww_SCL : std_logic;
SIGNAL ww_Pulse : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_EN_trigger : std_logic;
SIGNAL ww_latch : std_logic;
SIGNAL \U6|LessThan1~5\ : std_logic;
SIGNAL \U6|LessThan2~5\ : std_logic;
SIGNAL \U6|LessThan3~5\ : std_logic;
SIGNAL \U6|LessThan4~5\ : std_logic;
SIGNAL \U6|LessThan5~5\ : std_logic;
SIGNAL \U6|LessThan6~5\ : std_logic;
SIGNAL \U6|LessThan1~10\ : std_logic;
SIGNAL \U6|LessThan2~10\ : std_logic;
SIGNAL \U6|LessThan3~10\ : std_logic;
SIGNAL \U6|LessThan4~10\ : std_logic;
SIGNAL \U6|LessThan5~10\ : std_logic;
SIGNAL \U6|LessThan6~10\ : std_logic;
SIGNAL \U6|LessThan1~15\ : std_logic;
SIGNAL \U6|LessThan2~15\ : std_logic;
SIGNAL \U6|LessThan3~15\ : std_logic;
SIGNAL \U6|LessThan4~15\ : std_logic;
SIGNAL \U6|LessThan5~15\ : std_logic;
SIGNAL \U6|LessThan6~15\ : std_logic;
SIGNAL \U6|LessThan1~20\ : std_logic;
SIGNAL \time_1MHz|counter[0]~1\ : std_logic;
SIGNAL \time_1MHz|counter[0]~1COUT1_20\ : std_logic;
SIGNAL \time_1MHz|counter[1]~3\ : std_logic;
SIGNAL \time_1MHz|counter[1]~3COUT1_22\ : std_logic;
SIGNAL \time_1MHz|counter[2]~5\ : std_logic;
SIGNAL \time_1MHz|counter[2]~5COUT1_24\ : std_logic;
SIGNAL \time_1MHz|counter[3]~7\ : std_logic;
SIGNAL \time_1MHz|counter[4]~9\ : std_logic;
SIGNAL \time_1MHz|counter[4]~9COUT1_26\ : std_logic;
SIGNAL \U5|LessThan2~5\ : std_logic;
SIGNAL \U6|LessThan2~20\ : std_logic;
SIGNAL \U6|LessThan3~20\ : std_logic;
SIGNAL \U6|LessThan4~20\ : std_logic;
SIGNAL \U6|LessThan5~20\ : std_logic;
SIGNAL \U6|LessThan6~20\ : std_logic;
SIGNAL \U6|LessThan1~25\ : std_logic;
SIGNAL \U5|LessThan2~10\ : std_logic;
SIGNAL \U6|LessThan2~25\ : std_logic;
SIGNAL \U6|LessThan3~25\ : std_logic;
SIGNAL \U6|LessThan4~25\ : std_logic;
SIGNAL \U6|LessThan5~25\ : std_logic;
SIGNAL \U6|LessThan6~25\ : std_logic;
SIGNAL \U6|LessThan1~30\ : std_logic;
SIGNAL \U5|LessThan2~15\ : std_logic;
SIGNAL \U6|LessThan2~30\ : std_logic;
SIGNAL \U6|LessThan3~30\ : std_logic;
SIGNAL \U6|LessThan4~30\ : std_logic;
SIGNAL \U6|LessThan5~30\ : std_logic;
SIGNAL \U6|LessThan6~30\ : std_logic;
SIGNAL \U6|LessThan1~35\ : std_logic;
SIGNAL \U5|LessThan2~20\ : std_logic;
SIGNAL \U6|LessThan2~35\ : std_logic;
SIGNAL \U6|LessThan3~35\ : std_logic;
SIGNAL \U6|LessThan4~35\ : std_logic;
SIGNAL \U6|LessThan5~35\ : std_logic;
SIGNAL \U6|LessThan6~35\ : std_logic;
SIGNAL \U6|LessThan1~40\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~10\ : std_logic;
SIGNAL \U5|LessThan2~25\ : std_logic;
SIGNAL \U6|LessThan2~40\ : std_logic;
SIGNAL \U6|LessThan3~40\ : std_logic;
SIGNAL \U6|LessThan4~40\ : std_logic;
SIGNAL \U6|LessThan5~40\ : std_logic;
SIGNAL \U6|LessThan6~40\ : std_logic;
SIGNAL \U6|LessThan1~45\ : std_logic;
SIGNAL \U5|LessThan2~30\ : std_logic;
SIGNAL \U6|LessThan2~45\ : std_logic;
SIGNAL \U6|LessThan3~45\ : std_logic;
SIGNAL \U6|LessThan4~45\ : std_logic;
SIGNAL \U6|LessThan5~45\ : std_logic;
SIGNAL \U6|LessThan6~45\ : std_logic;
SIGNAL \U6|LessThan1~50\ : std_logic;
SIGNAL \U5|LessThan2~35\ : std_logic;
SIGNAL \U6|LessThan2~50\ : std_logic;
SIGNAL \U6|LessThan3~50\ : std_logic;
SIGNAL \U6|LessThan4~50\ : std_logic;
SIGNAL \U6|LessThan5~50\ : std_logic;
SIGNAL \U6|LessThan6~50\ : std_logic;
SIGNAL \U6|LessThan1~55\ : std_logic;
SIGNAL \U5|LessThan2~40\ : std_logic;
SIGNAL \U6|LessThan2~55\ : std_logic;
SIGNAL \U6|LessThan3~55\ : std_logic;
SIGNAL \U6|LessThan4~55\ : std_logic;
SIGNAL \U6|LessThan5~55\ : std_logic;
SIGNAL \U6|LessThan6~55\ : std_logic;
SIGNAL \U6|LessThan1~60\ : std_logic;
SIGNAL \U5|LessThan2~45\ : std_logic;
SIGNAL \U6|LessThan2~60\ : std_logic;
SIGNAL \U6|LessThan3~60\ : std_logic;
SIGNAL \U6|LessThan4~60\ : std_logic;
SIGNAL \U6|LessThan5~60\ : std_logic;
SIGNAL \U6|LessThan6~60\ : std_logic;
SIGNAL \U6|LessThan1~65\ : std_logic;
SIGNAL \U5|LessThan2~50\ : std_logic;
SIGNAL \U6|LessThan2~65\ : std_logic;
SIGNAL \U6|LessThan3~65\ : std_logic;
SIGNAL \U6|LessThan4~65\ : std_logic;
SIGNAL \U6|LessThan5~65\ : std_logic;
SIGNAL \U6|LessThan6~65\ : std_logic;
SIGNAL \U6|LessThan1~70\ : std_logic;
SIGNAL \U5|LessThan2~55\ : std_logic;
SIGNAL \U6|LessThan2~70\ : std_logic;
SIGNAL \U6|LessThan3~70\ : std_logic;
SIGNAL \U6|LessThan4~70\ : std_logic;
SIGNAL \U6|LessThan5~70\ : std_logic;
SIGNAL \U6|LessThan6~70\ : std_logic;
SIGNAL \U6|LessThan1~75\ : std_logic;
SIGNAL \U5|LessThan2~60\ : std_logic;
SIGNAL \U6|LessThan2~75\ : std_logic;
SIGNAL \U6|LessThan3~75\ : std_logic;
SIGNAL \U6|LessThan4~75\ : std_logic;
SIGNAL \U6|LessThan5~75\ : std_logic;
SIGNAL \U6|LessThan6~75\ : std_logic;
SIGNAL \U5|LessThan2~65\ : std_logic;
SIGNAL \U6|LessThan2~80\ : std_logic;
SIGNAL \U6|LessThan4~80\ : std_logic;
SIGNAL \U6|LessThan6~80\ : std_logic;
SIGNAL \U5|LessThan2~70\ : std_logic;
SIGNAL \U5|LessThan2~75\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~40\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~15\ : std_logic;
SIGNAL \U5|LessThan2~80\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~5\ : std_logic;
SIGNAL \U5|LessThan2~85\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~20\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~5\ : std_logic;
SIGNAL \U5|LessThan2~90\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~5\ : std_logic;
SIGNAL \U5|LessThan2~95\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~50\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~25\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~5\ : std_logic;
SIGNAL \U5|LessThan2~100\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~5\ : std_logic;
SIGNAL \U5|LessThan2~105\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~30\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~5\ : std_logic;
SIGNAL \U5|LessThan2~110\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~5\ : std_logic;
SIGNAL \U5|LessThan2~115\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~5\ : std_logic;
SIGNAL \U5|LessThan2~120\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~5\ : std_logic;
SIGNAL \U5|LessThan2~125\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~5\ : std_logic;
SIGNAL \U5|LessThan2~130\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~5\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~5\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~45\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~5\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~6\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~10\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~11\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~75\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~15\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~16\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~20\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~21\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~80\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~55\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~25\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~26\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~80\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~30\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~31\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~80\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~35\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~36\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~40\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~41\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~80\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~65\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~45\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~46\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~80\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~50\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~51\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~80\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~70\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~55\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~56\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~80\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~60\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~61\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~80\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~75\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~65\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~66\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~80\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~70\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~71\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~80\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~80\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~75\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~76\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~80\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~81\ : std_logic;
SIGNAL \time_1MHz|stime_r~regout\ : std_logic;
SIGNAL \time_1MHz|LessThan0~0_combout\ : std_logic;
SIGNAL \time_1MHz|LessThan0~1_combout\ : std_logic;
SIGNAL \time_1MHz|counter~12_combout\ : std_logic;
SIGNAL \time_1MHz|counter~13_combout\ : std_logic;
SIGNAL \SDA~0\ : std_logic;
SIGNAL \SCL~combout\ : std_logic;
SIGNAL \U2|SDA_shadow~0_combout\ : std_logic;
SIGNAL \U2|SDA_shadow~combout\ : std_logic;
SIGNAL \U2|start_or_stop~0_combout\ : std_logic;
SIGNAL \U2|incycle~regout\ : std_logic;
SIGNAL \U2|always3~3_combout\ : std_logic;
SIGNAL \U2|data_phase~regout\ : std_logic;
SIGNAL \U2|op_read~regout\ : std_logic;
SIGNAL \U2|always3~0_combout\ : std_logic;
SIGNAL \U2|always3~2_combout\ : std_logic;
SIGNAL \U2|SDAr~regout\ : std_logic;
SIGNAL \U2|adr_match~0_combout\ : std_logic;
SIGNAL \U2|adr_match~regout\ : std_logic;
SIGNAL \U2|got_ACK~regout\ : std_logic;
SIGNAL \U2|SDA_low~0_combout\ : std_logic;
SIGNAL \U2|SDA_low~1_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \U1|Add0~0_combout\ : std_logic;
SIGNAL \U1|Add0~2\ : std_logic;
SIGNAL \U1|Add0~2COUT1_60\ : std_logic;
SIGNAL \U1|Add0~7\ : std_logic;
SIGNAL \U1|Add0~7COUT1_62\ : std_logic;
SIGNAL \U1|Add0~45_combout\ : std_logic;
SIGNAL \U1|Add0~47\ : std_logic;
SIGNAL \U1|Add0~47COUT1_64\ : std_logic;
SIGNAL \U1|Add0~40_combout\ : std_logic;
SIGNAL \U1|Add0~42\ : std_logic;
SIGNAL \U1|Add0~42COUT1_66\ : std_logic;
SIGNAL \U1|Add0~35_combout\ : std_logic;
SIGNAL \U1|Add0~37\ : std_logic;
SIGNAL \U1|Add0~30_combout\ : std_logic;
SIGNAL \U1|Add0~32\ : std_logic;
SIGNAL \U1|Add0~32COUT1_68\ : std_logic;
SIGNAL \U1|Add0~25_combout\ : std_logic;
SIGNAL \U1|Equal2~1_combout\ : std_logic;
SIGNAL \U1|Add0~27\ : std_logic;
SIGNAL \U1|Add0~27COUT1_70\ : std_logic;
SIGNAL \U1|Add0~20_combout\ : std_logic;
SIGNAL \U1|Add0~22\ : std_logic;
SIGNAL \U1|Add0~22COUT1_72\ : std_logic;
SIGNAL \U1|Add0~15_combout\ : std_logic;
SIGNAL \U1|Add0~17\ : std_logic;
SIGNAL \U1|Add0~17COUT1_74\ : std_logic;
SIGNAL \U1|Add0~10_combout\ : std_logic;
SIGNAL \U1|Equal2~0_combout\ : std_logic;
SIGNAL \U1|Equal2~2_combout\ : std_logic;
SIGNAL \U1|Add0~5_combout\ : std_logic;
SIGNAL \U1|r~regout\ : std_logic;
SIGNAL \U2|Decoder0~2_combout\ : std_logic;
SIGNAL \U2|always3~1_combout\ : std_logic;
SIGNAL \U2|mem_2[5]~1_combout\ : std_logic;
SIGNAL \U2|mem_2[5]~0_combout\ : std_logic;
SIGNAL \U2|mem_1[7]~1_combout\ : std_logic;
SIGNAL \U2|Decoder0~6_combout\ : std_logic;
SIGNAL \U2|mem_1[7]~0\ : std_logic;
SIGNAL \U2|Decoder0~5_combout\ : std_logic;
SIGNAL \U2|Decoder0~4_combout\ : std_logic;
SIGNAL \U2|Decoder0~0_combout\ : std_logic;
SIGNAL \U2|Decoder0~1_combout\ : std_logic;
SIGNAL \U2|order[1]~0\ : std_logic;
SIGNAL \U2|Decoder0~3_combout\ : std_logic;
SIGNAL \U3|Decoder0~0_combout\ : std_logic;
SIGNAL \U3|Decoder0~1_combout\ : std_logic;
SIGNAL \U3|Decoder0~2_combout\ : std_logic;
SIGNAL \U3|Decoder0~3_combout\ : std_logic;
SIGNAL \WideOr0~0\ : std_logic;
SIGNAL \Switch_singal~combout\ : std_logic;
SIGNAL \U4|counter[0]~58\ : std_logic;
SIGNAL \U4|counter[0]~58COUT1_80\ : std_logic;
SIGNAL \U4|counter[1]~56\ : std_logic;
SIGNAL \U4|counter[2]~21\ : std_logic;
SIGNAL \U4|counter[2]~21COUT1_82\ : std_logic;
SIGNAL \U4|counter[3]~23\ : std_logic;
SIGNAL \U4|counter[3]~23COUT1_84\ : std_logic;
SIGNAL \U4|counter[4]~17\ : std_logic;
SIGNAL \U4|counter[4]~17COUT1_86\ : std_logic;
SIGNAL \U4|counter[5]~19\ : std_logic;
SIGNAL \U4|counter[5]~19COUT1_88\ : std_logic;
SIGNAL \U4|counter[6]~25\ : std_logic;
SIGNAL \U4|counter[7]~27\ : std_logic;
SIGNAL \U4|counter[7]~27COUT1_90\ : std_logic;
SIGNAL \U4|counter[8]~29\ : std_logic;
SIGNAL \U4|counter[8]~29COUT1_92\ : std_logic;
SIGNAL \U4|counter[9]~1\ : std_logic;
SIGNAL \U4|counter[9]~1COUT1_94\ : std_logic;
SIGNAL \U4|counter[10]~3\ : std_logic;
SIGNAL \U4|counter[10]~3COUT1_96\ : std_logic;
SIGNAL \U4|counter[11]~5\ : std_logic;
SIGNAL \U4|counter[12]~7\ : std_logic;
SIGNAL \U4|counter[12]~7COUT1_98\ : std_logic;
SIGNAL \U4|counter[13]~9\ : std_logic;
SIGNAL \U4|counter[13]~9COUT1_100\ : std_logic;
SIGNAL \U4|counter[14]~11\ : std_logic;
SIGNAL \U4|counter[14]~11COUT1_102\ : std_logic;
SIGNAL \U4|counter[15]~13\ : std_logic;
SIGNAL \U4|counter[15]~13COUT1_104\ : std_logic;
SIGNAL \U4|counter[16]~15\ : std_logic;
SIGNAL \U4|counter[17]~31\ : std_logic;
SIGNAL \U4|counter[17]~31COUT1_106\ : std_logic;
SIGNAL \U4|counter[18]~33\ : std_logic;
SIGNAL \U4|counter[18]~33COUT1_108\ : std_logic;
SIGNAL \U4|counter[19]~35\ : std_logic;
SIGNAL \U4|counter[19]~35COUT1_110\ : std_logic;
SIGNAL \U4|counter[20]~37\ : std_logic;
SIGNAL \U4|counter[20]~37COUT1_112\ : std_logic;
SIGNAL \U4|counter[21]~39\ : std_logic;
SIGNAL \U4|counter[22]~41\ : std_logic;
SIGNAL \U4|counter[22]~41COUT1_114\ : std_logic;
SIGNAL \U4|counter[23]~43\ : std_logic;
SIGNAL \U4|counter[23]~43COUT1_116\ : std_logic;
SIGNAL \U4|counter[24]~53_combout\ : std_logic;
SIGNAL \U4|state.IDEL~regout\ : std_logic;
SIGNAL \U4|counter[24]~54_combout\ : std_logic;
SIGNAL \U4|counter[24]~50_combout\ : std_logic;
SIGNAL \U4|counter[24]~46_combout\ : std_logic;
SIGNAL \U4|counter[24]~47_combout\ : std_logic;
SIGNAL \U4|counter[24]~48_combout\ : std_logic;
SIGNAL \U4|counter[24]~49_combout\ : std_logic;
SIGNAL \U4|counter[24]~51_combout\ : std_logic;
SIGNAL \U4|state.DONE~regout\ : std_logic;
SIGNAL \U4|Selector3~0_combout\ : std_logic;
SIGNAL \U4|state.RUN~regout\ : std_logic;
SIGNAL \U4|LessThan0~6_combout\ : std_logic;
SIGNAL \U4|LessThan0~5_combout\ : std_logic;
SIGNAL \U4|LessThan0~1_combout\ : std_logic;
SIGNAL \U4|LessThan0~0_combout\ : std_logic;
SIGNAL \U4|LessThan0~3_combout\ : std_logic;
SIGNAL \U4|LessThan0~2_combout\ : std_logic;
SIGNAL \U4|LessThan0~4_combout\ : std_logic;
SIGNAL \U4|counter[24]~52_combout\ : std_logic;
SIGNAL \U4|state.WAIT~regout\ : std_logic;
SIGNAL \U4|Selector4~0_combout\ : std_logic;
SIGNAL \U4|switch_trigger_r~regout\ : std_logic;
SIGNAL \U5|Add0~40_combout\ : std_logic;
SIGNAL \U5|counter[4]~3_combout\ : std_logic;
SIGNAL \U5|Add0~5_combout\ : std_logic;
SIGNAL \U5|Add0~7\ : std_logic;
SIGNAL \U5|Add0~7COUT1_62\ : std_logic;
SIGNAL \U5|Add0~13\ : std_logic;
SIGNAL \U5|Add0~13COUT1_64\ : std_logic;
SIGNAL \U5|Add0~0_combout\ : std_logic;
SIGNAL \U5|counter[4]~1_combout\ : std_logic;
SIGNAL \U5|counter[4]~2_combout\ : std_logic;
SIGNAL \U5|Add0~42\ : std_logic;
SIGNAL \U5|Add0~42COUT1_54\ : std_logic;
SIGNAL \U5|Add0~34_combout\ : std_logic;
SIGNAL \U5|Add0~36\ : std_logic;
SIGNAL \U5|Add0~36COUT1_56\ : std_logic;
SIGNAL \U5|Add0~28_combout\ : std_logic;
SIGNAL \U5|Add0~30\ : std_logic;
SIGNAL \U5|Add0~30COUT1_58\ : std_logic;
SIGNAL \U5|Add0~22_combout\ : std_logic;
SIGNAL \U5|Add0~24\ : std_logic;
SIGNAL \U5|Add0~24COUT1_60\ : std_logic;
SIGNAL \U5|Add0~18\ : std_logic;
SIGNAL \U5|Add0~11_combout\ : std_logic;
SIGNAL \U5|LessThan0~0_combout\ : std_logic;
SIGNAL \U5|LessThan0~1_combout\ : std_logic;
SIGNAL \U5|Selector2~2_combout\ : std_logic;
SIGNAL \U5|state.WAIT~regout\ : std_logic;
SIGNAL \U5|Selector4~0_combout\ : std_logic;
SIGNAL \U5|Selector0~0_combout\ : std_logic;
SIGNAL \U5|state.00~regout\ : std_logic;
SIGNAL \U5|Selector1~0_combout\ : std_logic;
SIGNAL \U5|Selector3~0_combout\ : std_logic;
SIGNAL \U5|state.RTN~regout\ : std_logic;
SIGNAL \U5|counter[4]~0_combout\ : std_logic;
SIGNAL \U5|state.CHG~regout\ : std_logic;
SIGNAL \U5|Add0~16_combout\ : std_logic;
SIGNAL \U5|LessThan1~0_combout\ : std_logic;
SIGNAL \U5|LessThan1~1_combout\ : std_logic;
SIGNAL \U5|internal_singal~regout\ : std_logic;
SIGNAL \U2|mem_3[7]~1_combout\ : std_logic;
SIGNAL \U2|mem_3[7]~0_combout\ : std_logic;
SIGNAL \U3|multi_pulse_r~5_combout\ : std_logic;
SIGNAL \U3|multi_pulse_r~4_combout\ : std_logic;
SIGNAL \U3|multi_pulse_r~6_combout\ : std_logic;
SIGNAL \U3|multi_pulse_r~0_combout\ : std_logic;
SIGNAL \U3|multi_pulse_r~1_combout\ : std_logic;
SIGNAL \U3|multi_pulse_r~2_combout\ : std_logic;
SIGNAL \U3|multi_pulse_r~3_combout\ : std_logic;
SIGNAL \U3|multi_pulse_r~regout\ : std_logic;
SIGNAL \U5|Rload~1\ : std_logic;
SIGNAL \U5|LessThan5~0_combout\ : std_logic;
SIGNAL \U5|Rload~2\ : std_logic;
SIGNAL \U5|Rload~3\ : std_logic;
SIGNAL \U5|befor~regout\ : std_logic;
SIGNAL \U5|Rload~0\ : std_logic;
SIGNAL \U5|Rload~4_combout\ : std_logic;
SIGNAL \U5|Rload~regout\ : std_logic;
SIGNAL \U5|Selector4~1_combout\ : std_logic;
SIGNAL \U5|latch_r~regout\ : std_logic;
SIGNAL \U5|tock[0]~1\ : std_logic;
SIGNAL \U5|tock[0]~1COUT1_77\ : std_logic;
SIGNAL \U5|tock[1]~3\ : std_logic;
SIGNAL \U5|tock[1]~3COUT1_79\ : std_logic;
SIGNAL \U5|tock[2]~5\ : std_logic;
SIGNAL \U5|tock[3]~7\ : std_logic;
SIGNAL \U5|tock[3]~7COUT1_81\ : std_logic;
SIGNAL \U5|tock[4]~9\ : std_logic;
SIGNAL \U5|tock[4]~9COUT1_83\ : std_logic;
SIGNAL \U5|tock[5]~11\ : std_logic;
SIGNAL \U5|tock[5]~11COUT1_85\ : std_logic;
SIGNAL \U5|tock[6]~13\ : std_logic;
SIGNAL \U5|tock[6]~13COUT1_87\ : std_logic;
SIGNAL \U5|tock[7]~15\ : std_logic;
SIGNAL \U5|tock[8]~17\ : std_logic;
SIGNAL \U5|tock[8]~17COUT1_89\ : std_logic;
SIGNAL \U5|tock[9]~19\ : std_logic;
SIGNAL \U5|tock[9]~19COUT1_91\ : std_logic;
SIGNAL \U5|tock[10]~21\ : std_logic;
SIGNAL \U5|tock[10]~21COUT1_93\ : std_logic;
SIGNAL \U5|tock[11]~23\ : std_logic;
SIGNAL \U5|tock[11]~23COUT1_95\ : std_logic;
SIGNAL \U5|tock[12]~25\ : std_logic;
SIGNAL \U5|tock[13]~27\ : std_logic;
SIGNAL \U5|tock[13]~27COUT1_97\ : std_logic;
SIGNAL \U5|tock[14]~29\ : std_logic;
SIGNAL \U5|tock[14]~29COUT1_99\ : std_logic;
SIGNAL \U5|tock[15]~31\ : std_logic;
SIGNAL \U5|tock[15]~31COUT1_101\ : std_logic;
SIGNAL \U5|tock[16]~33\ : std_logic;
SIGNAL \U5|tock[16]~33COUT1_103\ : std_logic;
SIGNAL \U5|tock[17]~35\ : std_logic;
SIGNAL \U5|tock[18]~37\ : std_logic;
SIGNAL \U5|tock[18]~37COUT1_105\ : std_logic;
SIGNAL \U5|tock[19]~39\ : std_logic;
SIGNAL \U5|tock[19]~39COUT1_107\ : std_logic;
SIGNAL \U5|tock[20]~41\ : std_logic;
SIGNAL \U5|tock[20]~41COUT1_109\ : std_logic;
SIGNAL \U5|tock[21]~43\ : std_logic;
SIGNAL \U5|tock[21]~43COUT1_111\ : std_logic;
SIGNAL \U5|tock[22]~45\ : std_logic;
SIGNAL \U5|tock[23]~47\ : std_logic;
SIGNAL \U5|tock[23]~47COUT1_113\ : std_logic;
SIGNAL \U5|tock[24]~49\ : std_logic;
SIGNAL \U5|tock[24]~49COUT1_115\ : std_logic;
SIGNAL \U5|tock[25]~51\ : std_logic;
SIGNAL \U5|tock[25]~51COUT1_117\ : std_logic;
SIGNAL \U3|Decoder0~11_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|selnose[198]~4\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|selnose[144]~3\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|selnose[54]~2\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[17]~36\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12COUT1_19\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7COUT1_21\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|sel[1]~1\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[34]~37_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[33]~38_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17COUT1_25\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12COUT1_27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7COUT1_29\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22COUT1_31\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17COUT1_33\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12COUT1_35\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7COUT1_37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[68]~41_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[67]~43_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[66]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[65]~48_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27COUT1_36\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22COUT1_38\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17COUT1_40\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7COUT1_42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[85]~44_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|sel[5]~2\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[83]~49_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[82]~52_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[81]~56_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32COUT1_42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27COUT1_44\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22COUT1_46\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[84]~46_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12COUT1_48\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_50\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[102]~47_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[99]~57_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[98]~61_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[97]~65_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~COUTCOUT1_71\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~46_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~42_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~42COUT1_57\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37COUT1_59\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32COUT1_61\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27COUT1_63\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[101]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[100]~53_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17COUT1_65\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12COUT1_67\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7COUT1_69\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[119]~51_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[116]~62_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[115]~66_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[114]~70_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[113]~75_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[112]~80_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42COUT1_54\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37COUT1_56\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32COUT1_58\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27COUT1_60\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[118]~54_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[117]~58_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17COUT1_62\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12COUT1_64\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7COUT1_66\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[136]~55_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[131]~76_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[130]~81_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[129]~87_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[0]~COUTCOUT1_85\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~57_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~52_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~52COUT1_69\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47COUT1_71\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42COUT1_73\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37COUT1_75\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[135]~59_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[134]~63_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[133]~67_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[132]~71_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27COUT1_77\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22COUT1_79\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17COUT1_81\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12COUT1_83\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[153]~60_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[148]~82_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[147]~88_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[146]~94_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[145]~102_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[144]~111_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52COUT1_65\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47COUT1_67\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42COUT1_69\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37COUT1_71\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[152]~64_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[151]~68_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[150]~72_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[149]~77_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27COUT1_73\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22COUT1_75\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17COUT1_77\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12COUT1_79\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[170]~302_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[165]~309_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[164]~95_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[163]~103_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[162]~112_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[161]~121_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52COUT1_70\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47COUT1_72\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42COUT1_74\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37COUT1_76\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[169]~303_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[168]~304_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[167]~305_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[166]~307_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27COUT1_78\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22COUT1_80\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17COUT1_82\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12COUT1_84\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[186]~73_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[181]~104_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[180]~113_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[179]~122_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[178]~131_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[177]~141_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57COUT1_76\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52COUT1_78\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47COUT1_80\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42COUT1_82\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[185]~78_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[184]~83_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[183]~89_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[182]~96_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32COUT1_84\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27COUT1_86\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22COUT1_88\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17COUT1_90\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[187]~69_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7COUT1_92\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|sel[9]~0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|selnose[126]~0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|selnose[72]~1\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~COUTCOUT1_35\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~22_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~17_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~17COUT1_29\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[17]~0_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12COUT1_31\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7COUT1_33\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~COUTCOUT1_43\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~27_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~22_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~22COUT1_35\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17COUT1_37\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12COUT1_39\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7COUT1_41\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[49]~7_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[48]~10_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~COUTCOUT1_48\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~32_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~27_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~27COUT1_40\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22COUT1_42\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17COUT1_44\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7COUT1_46\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[64]~18_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~COUTCOUT1_56\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~37_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~32_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~32COUT1_46\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[66]~11_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[65]~14_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27COUT1_48\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22COUT1_50\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[68]~6_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12COUT1_52\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7COUT1_54\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[81]~23_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[82]~19_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[80]~28_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32COUT1_42\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27COUT1_44\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22COUT1_46\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[85]~9_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[84]~12_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12COUT1_48\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_50\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[98]~29_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[97]~34_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37COUT1_48\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32COUT1_50\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27COUT1_52\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22COUT1_54\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[102]~13_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[101]~16_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12COUT1_56\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7COUT1_58\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[115]~35_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[114]~40_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[113]~46_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[0]~COUTCOUT1_80\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~52_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~47_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~47COUT1_64\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42COUT1_66\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37COUT1_68\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32COUT1_70\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[119]~17_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[118]~21_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[117]~25_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[116]~30_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22COUT1_72\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17COUT1_74\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12COUT1_76\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7COUT1_78\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[132]~41_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[131]~47_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[130]~53_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[129]~61_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[128]~70_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47COUT1_60\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42COUT1_62\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37COUT1_64\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32COUT1_66\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[136]~22_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[134]~31_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22COUT1_68\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17COUT1_70\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12COUT1_72\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~7COUT1_74\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[153]~27_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[148]~54_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[0]~COUTCOUT1_90\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~62_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[147]~62_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[146]~71_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[145]~78_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52COUT1_74\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47COUT1_76\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42COUT1_78\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37COUT1_80\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[152]~32_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[151]~37_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[150]~42_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[149]~48_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27COUT1_82\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22COUT1_84\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17COUT1_86\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12COUT1_88\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[170]~33_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[165]~63_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[160]~97_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[164]~72_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[163]~79_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[162]~85_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[161]~91_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52COUT1_70\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47COUT1_72\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42COUT1_74\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37COUT1_76\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[169]~38_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[168]~43_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[167]~49_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[166]~55_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27COUT1_78\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22COUT1_80\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17COUT1_82\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12COUT1_84\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[185]~50_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[181]~80_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[0]~COUTCOUT1_106\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~72_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~67_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~67COUT1_86\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[180]~86_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[179]~92_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[178]~98_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[177]~103_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57COUT1_88\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52COUT1_90\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47COUT1_92\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42COUT1_94\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[183]~64_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[182]~73_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32COUT1_96\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27COUT1_98\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22COUT1_100\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[186]~44_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17COUT1_102\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[187]~39_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7COUT1_104\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[202]~57_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[197]~93_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[192]~116_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[0]~COUTCOUT1_114\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~77_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~72_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~72COUT1_92\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[196]~99_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[195]~104_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[194]~108_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[193]~112_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62COUT1_94\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57COUT1_96\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52COUT1_98\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47COUT1_100\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[201]~65_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[200]~74_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[198]~87_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37COUT1_102\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32COUT1_104\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27COUT1_106\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22COUT1_108\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[204]~45_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[203]~51_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12COUT1_110\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7COUT1_112\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[218]~75_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[214]~100_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~65_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[209]~120_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[208]~123_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUTCOUT1_122\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~82_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77COUT1_98\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72COUT1_100\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[213]~105_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[212]~109_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[211]~113_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[210]~117_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62COUT1_102\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57COUT1_104\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52COUT1_106\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47COUT1_108\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[217]~82_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[216]~88_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37COUT1_110\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32COUT1_112\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27COUT1_114\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[219]~66_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22COUT1_116\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[221]~52_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[220]~58_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12COUT1_118\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7COUT1_120\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[235]~83_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[230]~110_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~70_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[225]~126_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[224]~128_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUTCOUT1_130\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~87_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82COUT1_104\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77COUT1_106\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[228]~118_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[227]~121_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~65_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[226]~124_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67COUT1_108\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62COUT1_110\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57COUT1_112\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52COUT1_114\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[234]~89_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[233]~95_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[232]~101_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[231]~106_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42COUT1_116\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37COUT1_118\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32COUT1_120\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27COUT1_122\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[238]~59_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[238]~60_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[237]~67_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[236]~76_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17COUT1_124\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12COUT1_126\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7COUT1_128\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[251]~90_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[246]~115_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~75_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[241]~129_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[240]~130_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82COUT1_100\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77COUT1_102\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72_cout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[245]~119_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[244]~122_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~65_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[243]~125_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~70_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[242]~127_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67COUT1_104\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62COUT1_106\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57COUT1_108\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52COUT1_110\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47_cout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[250]~96_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[249]~102_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[248]~107_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[247]~111_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42COUT1_112\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37COUT1_114\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32COUT1_116\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27COUT1_118\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22_cout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[254]~68_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[254]~69_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[253]~77_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut[252]~84_combout\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17COUT1_120\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12COUT1_122\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7_cout0\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7COUT1_124\ : std_logic;
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[202]~84_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[198]~114_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[193]~163_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67COUT1_82\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[197]~123_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[196]~132_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[195]~142_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[194]~152_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57COUT1_84\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52COUT1_86\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47COUT1_88\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42COUT1_90\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[201]~90_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[200]~97_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[199]~105_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32COUT1_92\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27COUT1_94\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22COUT1_96\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17COUT1_98\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[204]~74_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7COUT1_100\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[219]~310_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[214]~315_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~65_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[209]~187_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUTCOUT1_122\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~82_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77COUT1_98\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72COUT1_100\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[213]~316_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[212]~317_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[211]~318_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[210]~319_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62COUT1_102\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57COUT1_104\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52COUT1_106\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47COUT1_108\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[218]~311_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[217]~312_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[216]~313_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[215]~314_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37COUT1_110\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32COUT1_112\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27COUT1_114\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22COUT1_116\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[221]~306_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[220]~308_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12COUT1_118\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7COUT1_120\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[224]~225_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUTCOUT1_130\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~87_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82COUT1_104\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~75_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[235]~106_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[230]~153_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~70_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[225]~213_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77COUT1_106\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[229]~164_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[228]~175_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[227]~188_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~65_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[226]~201_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67COUT1_108\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62COUT1_110\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57COUT1_112\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52COUT1_114\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[234]~115_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[233]~124_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[232]~133_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[231]~143_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42COUT1_116\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37COUT1_118\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32COUT1_120\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27COUT1_122\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~5_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[238]~86_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[238]~85_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[237]~91_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[236]~98_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17COUT1_124\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12COUT1_126\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7COUT1_128\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[241]~226_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[251]~116_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[246]~165_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[240]~237_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[0]~COUTCOUT1_130\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~87_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82COUT1_104\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77COUT1_106\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[245]~176_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[244]~189_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~65_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[243]~202_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~70_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[242]~214_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67COUT1_108\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62COUT1_110\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57COUT1_112\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52COUT1_114\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[250]~125_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[249]~134_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[248]~144_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[247]~154_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42COUT1_116\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37COUT1_118\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32COUT1_120\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27COUT1_122\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[254]~93_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[254]~92_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[253]~99_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[252]~107_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17COUT1_124\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12COUT1_126\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7COUT1_128\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~70_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[258]~227_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~75_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[257]~238_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[256]~248_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[0]~COUTCOUT1_130\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~87_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~82_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~82COUT1_104\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~77\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~77COUT1_106\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~65_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[267]~126_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[262]~177_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[261]~190_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[260]~203_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~65_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[259]~215_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~67\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~67COUT1_108\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~62COUT1_110\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~57COUT1_112\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~52COUT1_114\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[266]~135_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[265]~145_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[264]~155_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[263]~166_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~42COUT1_116\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~37COUT1_118\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~32COUT1_120\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~27COUT1_122\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[270]~101_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[270]~100_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[269]~108_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[268]~117_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~17COUT1_124\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~12COUT1_126\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~7_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~7COUT1_128\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[275]~228_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~70_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[274]~239_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~75_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[273]~249_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[272]~258_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~77\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~77COUT1_94\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~72\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~72COUT1_96\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[284]~127_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[279]~178_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[278]~191_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[277]~204_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[276]~216_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~62COUT1_98\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~57COUT1_100\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~52COUT1_102\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~47COUT1_104\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[283]~136_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[282]~146_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[281]~156_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[280]~167_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~37COUT1_106\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~32COUT1_108\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~27COUT1_110\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~22COUT1_112\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[286]~110_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[286]~109_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[285]~118_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~12COUT1_114\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~7_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~7COUT1_116\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[292]~229_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~75_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[289]~259_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[0]~COUTCOUT1_130\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~87_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~82_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~82COUT1_104\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~77\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~77COUT1_106\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~65_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[291]~240_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~70_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[290]~250_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~67\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~67COUT1_108\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~62COUT1_110\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[299]~147_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[294]~205_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[293]~217_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~57COUT1_112\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~52COUT1_114\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[298]~157_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[297]~168_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[296]~179_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[295]~192_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~42COUT1_116\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~37COUT1_118\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~32COUT1_120\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~27COUT1_122\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[302]~120_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[302]~119_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[301]~128_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[300]~137_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~17COUT1_124\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~12COUT1_126\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~7_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~7COUT1_128\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[309]~230_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[315]~158_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[310]~218_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~75_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[305]~267_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[304]~274_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[0]~COUTCOUT1_130\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~87_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~82_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~82COUT1_104\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~77\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~77COUT1_106\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[308]~241_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~65_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[307]~251_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~70_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[306]~260_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~67\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~67COUT1_108\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~62COUT1_110\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~57COUT1_112\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~52COUT1_114\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[314]~169_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[313]~180_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[312]~193_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[311]~206_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~42COUT1_116\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~37COUT1_118\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~32COUT1_120\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~27COUT1_122\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[318]~129_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[318]~130_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[317]~138_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[316]~148_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~17COUT1_124\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~12COUT1_126\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~7_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~7COUT1_128\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[326]~231_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~75_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[321]~275_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[320]~281_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[0]~COUTCOUT1_130\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~87_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~82_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~82COUT1_104\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~77\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~77COUT1_106\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[325]~242_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[324]~252_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~65_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[323]~261_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~70_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[322]~268_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~67\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~67COUT1_108\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~62COUT1_110\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~57COUT1_112\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~52COUT1_114\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[331]~170_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[330]~181_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[329]~194_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[328]~207_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[327]~219_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~42COUT1_116\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~37COUT1_118\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~32COUT1_120\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~27COUT1_122\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[334]~139_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[334]~140_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[333]~149_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[332]~159_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~17COUT1_124\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~12COUT1_126\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~7_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~7COUT1_128\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[343]~232_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[342]~243_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~75_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[337]~282_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[336]~287_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[0]~COUTCOUT1_130\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~87_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~82_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~82COUT1_104\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~77\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~77COUT1_106\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[341]~253_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[340]~262_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~65_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[339]~269_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~70_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[338]~276_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~67\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~67COUT1_108\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~62COUT1_110\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~57COUT1_112\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~52COUT1_114\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[347]~182_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[346]~195_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[345]~208_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[344]~220_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~42COUT1_116\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~37COUT1_118\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~32COUT1_120\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~27COUT1_122\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[350]~150_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[350]~151_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[349]~160_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[348]~171_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~17COUT1_124\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~12COUT1_126\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~7_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~7COUT1_128\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[360]~233_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[358]~254_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~75_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[353]~288_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[352]~292_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[0]~COUTCOUT1_130\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~87_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~82_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~82COUT1_104\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~77\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~77COUT1_106\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[357]~263_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[356]~270_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~65_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[355]~277_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~70_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[354]~283_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~67\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~67COUT1_108\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~62COUT1_110\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~57COUT1_112\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~52COUT1_114\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[359]~244_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~42COUT1_116\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[363]~196_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[362]~209_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[361]~221_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~37COUT1_118\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~32COUT1_120\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~27COUT1_122\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[366]~161_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[366]~162_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[365]~172_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[364]~183_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~17COUT1_124\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~12COUT1_126\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~7_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~7COUT1_128\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[377]~234_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[379]~210_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[374]~264_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~75_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[369]~293_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[368]~296_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[0]~COUTCOUT1_130\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~87_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~82_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~82COUT1_104\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~77\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~77COUT1_106\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[373]~271_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[372]~278_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~65_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[371]~284_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~70_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[370]~289_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~67\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~67COUT1_108\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~62COUT1_110\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~57COUT1_112\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~52COUT1_114\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[378]~222_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[376]~245_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[375]~255_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~42COUT1_116\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~37COUT1_118\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~32COUT1_120\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~27COUT1_122\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[382]~173_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[382]~174_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[381]~184_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[380]~197_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~17COUT1_124\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~12COUT1_126\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~7_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~7COUT1_128\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[394]~235_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[390]~272_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~75_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[385]~297_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[384]~299_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[0]~COUT\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[0]~COUTCOUT1_130\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~87_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~82_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~82COUT1_104\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~77\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~77COUT1_106\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[389]~279_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[388]~285_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~65_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[387]~290_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~70_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[386]~294_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~67\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~67COUT1_108\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~62\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~62COUT1_110\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~57\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~57COUT1_112\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~52\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~52COUT1_114\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[393]~246_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[392]~256_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[391]~265_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~42\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~42COUT1_116\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~37\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~37COUT1_118\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~32\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~32COUT1_120\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[395]~223_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~27\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~27COUT1_122\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~22\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[398]~186_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[398]~185_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[397]~198_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[396]~211_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~17\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~17COUT1_124\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~12\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~12COUT1_126\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~7_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~7COUT1_128\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[411]~236_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~50_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[406]~280_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~75_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[401]~300_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[400]~301_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~83_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~83COUT1_101\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~78_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~78COUT1_103\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~73_cout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~55_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[405]~286_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~60_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[404]~291_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~65_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[403]~295_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~70_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[402]~298_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~68_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~68COUT1_105\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~63_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~63COUT1_107\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~58_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~58COUT1_109\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~53_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~53COUT1_111\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~48_cout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~30_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[410]~247_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~35_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[409]~257_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~40_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[408]~266_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~45_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[407]~273_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~43_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~43COUT1_113\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~38_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~38COUT1_115\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~33_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~33COUT1_117\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~28_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~28COUT1_119\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~23_cout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~10_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[414]~200_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[414]~199_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~15_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[413]~212_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~20_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut[412]~224_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~18_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~18COUT1_121\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~13_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~13COUT1_123\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~8_cout0\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~8COUT1_125\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~0_combout\ : std_logic;
SIGNAL \U5|tick[26]~0_combout\ : std_logic;
SIGNAL \U5|tick[22]~4_combout\ : std_logic;
SIGNAL \U5|tick[17]~9_combout\ : std_logic;
SIGNAL \U5|tick[12]~14_combout\ : std_logic;
SIGNAL \U5|tick[7]~19_combout\ : std_logic;
SIGNAL \U5|tick[2]~24_combout\ : std_logic;
SIGNAL \U5|tick[1]~25_combout\ : std_logic;
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~5\ : std_logic;
SIGNAL \U5|LessThan2~132_cout0\ : std_logic;
SIGNAL \U5|LessThan2~132COUT1_158\ : std_logic;
SIGNAL \U5|LessThan2~127_cout0\ : std_logic;
SIGNAL \U5|LessThan2~127COUT1_160\ : std_logic;
SIGNAL \U5|LessThan2~122_cout\ : std_logic;
SIGNAL \U5|tick[6]~20_combout\ : std_logic;
SIGNAL \U5|tick[5]~21_combout\ : std_logic;
SIGNAL \U5|tick[4]~22_combout\ : std_logic;
SIGNAL \U5|tick[3]~23_combout\ : std_logic;
SIGNAL \U5|LessThan2~117_cout0\ : std_logic;
SIGNAL \U5|LessThan2~117COUT1_162\ : std_logic;
SIGNAL \U5|LessThan2~112_cout0\ : std_logic;
SIGNAL \U5|LessThan2~112COUT1_164\ : std_logic;
SIGNAL \U5|LessThan2~107_cout0\ : std_logic;
SIGNAL \U5|LessThan2~107COUT1_166\ : std_logic;
SIGNAL \U5|LessThan2~102_cout0\ : std_logic;
SIGNAL \U5|LessThan2~102COUT1_168\ : std_logic;
SIGNAL \U5|LessThan2~97_cout\ : std_logic;
SIGNAL \U5|tick[11]~15_combout\ : std_logic;
SIGNAL \U5|tick[10]~16_combout\ : std_logic;
SIGNAL \U5|tick[9]~17_combout\ : std_logic;
SIGNAL \U5|tick[8]~18_combout\ : std_logic;
SIGNAL \U5|LessThan2~92_cout0\ : std_logic;
SIGNAL \U5|LessThan2~92COUT1_170\ : std_logic;
SIGNAL \U5|LessThan2~87_cout0\ : std_logic;
SIGNAL \U5|LessThan2~87COUT1_172\ : std_logic;
SIGNAL \U5|LessThan2~82_cout0\ : std_logic;
SIGNAL \U5|LessThan2~82COUT1_174\ : std_logic;
SIGNAL \U5|LessThan2~77_cout0\ : std_logic;
SIGNAL \U5|LessThan2~77COUT1_176\ : std_logic;
SIGNAL \U5|LessThan2~72_cout\ : std_logic;
SIGNAL \U5|tick[16]~10_combout\ : std_logic;
SIGNAL \U5|tick[15]~11_combout\ : std_logic;
SIGNAL \U5|tick[14]~12_combout\ : std_logic;
SIGNAL \U5|tick[13]~13_combout\ : std_logic;
SIGNAL \U5|LessThan2~67_cout0\ : std_logic;
SIGNAL \U5|LessThan2~67COUT1_178\ : std_logic;
SIGNAL \U5|LessThan2~62_cout0\ : std_logic;
SIGNAL \U5|LessThan2~62COUT1_180\ : std_logic;
SIGNAL \U5|LessThan2~57_cout0\ : std_logic;
SIGNAL \U5|LessThan2~57COUT1_182\ : std_logic;
SIGNAL \U5|LessThan2~52_cout0\ : std_logic;
SIGNAL \U5|LessThan2~52COUT1_184\ : std_logic;
SIGNAL \U5|LessThan2~47_cout\ : std_logic;
SIGNAL \U5|tick[21]~5_combout\ : std_logic;
SIGNAL \U5|tick[20]~6_combout\ : std_logic;
SIGNAL \U5|tick[19]~7_combout\ : std_logic;
SIGNAL \U5|tick[18]~8_combout\ : std_logic;
SIGNAL \U5|LessThan2~42_cout0\ : std_logic;
SIGNAL \U5|LessThan2~42COUT1_186\ : std_logic;
SIGNAL \U5|LessThan2~37_cout0\ : std_logic;
SIGNAL \U5|LessThan2~37COUT1_188\ : std_logic;
SIGNAL \U5|LessThan2~32_cout0\ : std_logic;
SIGNAL \U5|LessThan2~32COUT1_190\ : std_logic;
SIGNAL \U5|LessThan2~27_cout0\ : std_logic;
SIGNAL \U5|LessThan2~27COUT1_192\ : std_logic;
SIGNAL \U5|LessThan2~22_cout\ : std_logic;
SIGNAL \U5|tick[25]~1_combout\ : std_logic;
SIGNAL \U5|tick[24]~2_combout\ : std_logic;
SIGNAL \U5|tick[23]~3_combout\ : std_logic;
SIGNAL \U5|LessThan2~17_cout0\ : std_logic;
SIGNAL \U5|LessThan2~17COUT1_194\ : std_logic;
SIGNAL \U5|LessThan2~12_cout0\ : std_logic;
SIGNAL \U5|LessThan2~12COUT1_196\ : std_logic;
SIGNAL \U5|LessThan2~7_cout0\ : std_logic;
SIGNAL \U5|LessThan2~7COUT1_198\ : std_logic;
SIGNAL \U5|LessThan2~0_combout\ : std_logic;
SIGNAL \U5|trigger_r~3_combout\ : std_logic;
SIGNAL \U5|trigger_r~1_combout\ : std_logic;
SIGNAL \U5|trigger_r~2_combout\ : std_logic;
SIGNAL \U5|trigger_r~0_combout\ : std_logic;
SIGNAL \U5|trigger_r~4_combout\ : std_logic;
SIGNAL \U5|trigger_r~7_combout\ : std_logic;
SIGNAL \U5|trigger_r~5_combout\ : std_logic;
SIGNAL \U5|trigger_r~6_combout\ : std_logic;
SIGNAL \U5|trigger_r~8_combout\ : std_logic;
SIGNAL \U5|trigger_r~regout\ : std_logic;
SIGNAL \U6|cnt~36\ : std_logic;
SIGNAL \U6|cnt[2]~37\ : std_logic;
SIGNAL \U6|cnt[0]~39\ : std_logic;
SIGNAL \U6|cnt[1]~41\ : std_logic;
SIGNAL \U6|cnt[1]~41COUT1_96\ : std_logic;
SIGNAL \U6|cnt[2]~43\ : std_logic;
SIGNAL \U6|cnt[2]~43COUT1_98\ : std_logic;
SIGNAL \U6|cnt[3]~45\ : std_logic;
SIGNAL \U6|cnt[3]~45COUT1_100\ : std_logic;
SIGNAL \U6|cnt[4]~47\ : std_logic;
SIGNAL \U6|cnt[4]~47COUT1_102\ : std_logic;
SIGNAL \U6|cnt[5]~49\ : std_logic;
SIGNAL \U6|cnt[6]~51\ : std_logic;
SIGNAL \U6|cnt[6]~51COUT1_104\ : std_logic;
SIGNAL \U6|cnt[7]~53\ : std_logic;
SIGNAL \U6|cnt[7]~53COUT1_106\ : std_logic;
SIGNAL \U6|cnt[8]~55\ : std_logic;
SIGNAL \U6|cnt[8]~55COUT1_108\ : std_logic;
SIGNAL \U6|cnt[9]~57\ : std_logic;
SIGNAL \U6|cnt[9]~57COUT1_110\ : std_logic;
SIGNAL \U6|cnt[10]~59\ : std_logic;
SIGNAL \U6|cnt[11]~61\ : std_logic;
SIGNAL \U6|cnt[11]~61COUT1_112\ : std_logic;
SIGNAL \U6|cnt[12]~63\ : std_logic;
SIGNAL \U6|cnt[12]~63COUT1_114\ : std_logic;
SIGNAL \U6|cnt[13]~65\ : std_logic;
SIGNAL \U6|cnt[13]~65COUT1_116\ : std_logic;
SIGNAL \U6|cnt[14]~67\ : std_logic;
SIGNAL \U6|cnt[14]~67COUT1_118\ : std_logic;
SIGNAL \U6|cnt[15]~35\ : std_logic;
SIGNAL \U6|cnt[16]~1\ : std_logic;
SIGNAL \U6|cnt[16]~1COUT1_120\ : std_logic;
SIGNAL \U6|cnt[17]~3\ : std_logic;
SIGNAL \U6|cnt[17]~3COUT1_122\ : std_logic;
SIGNAL \U6|cnt[18]~5\ : std_logic;
SIGNAL \U6|cnt[18]~5COUT1_124\ : std_logic;
SIGNAL \U6|LessThan0~5_combout\ : std_logic;
SIGNAL \U6|cnt[19]~7\ : std_logic;
SIGNAL \U6|cnt[19]~7COUT1_126\ : std_logic;
SIGNAL \U6|cnt[20]~9\ : std_logic;
SIGNAL \U6|cnt[21]~11\ : std_logic;
SIGNAL \U6|cnt[21]~11COUT1_128\ : std_logic;
SIGNAL \U6|cnt[22]~13\ : std_logic;
SIGNAL \U6|cnt[22]~13COUT1_130\ : std_logic;
SIGNAL \U6|LessThan0~6_combout\ : std_logic;
SIGNAL \U6|cnt[23]~15\ : std_logic;
SIGNAL \U6|cnt[23]~15COUT1_132\ : std_logic;
SIGNAL \U6|cnt[24]~17\ : std_logic;
SIGNAL \U6|cnt[24]~17COUT1_134\ : std_logic;
SIGNAL \U6|cnt[25]~19\ : std_logic;
SIGNAL \U6|cnt[26]~21\ : std_logic;
SIGNAL \U6|cnt[26]~21COUT1_136\ : std_logic;
SIGNAL \U6|cnt[27]~23\ : std_logic;
SIGNAL \U6|cnt[27]~23COUT1_138\ : std_logic;
SIGNAL \U6|cnt[28]~25\ : std_logic;
SIGNAL \U6|cnt[28]~25COUT1_140\ : std_logic;
SIGNAL \U6|cnt[29]~27\ : std_logic;
SIGNAL \U6|cnt[29]~27COUT1_142\ : std_logic;
SIGNAL \U6|cnt[30]~29\ : std_logic;
SIGNAL \U6|LessThan0~8_combout\ : std_logic;
SIGNAL \U6|LessThan0~7_combout\ : std_logic;
SIGNAL \U6|LessThan0~9_combout\ : std_logic;
SIGNAL \U6|LessThan0~0_combout\ : std_logic;
SIGNAL \U6|LessThan0~1_combout\ : std_logic;
SIGNAL \U6|LessThan0~3_combout\ : std_logic;
SIGNAL \U6|LessThan0~2_combout\ : std_logic;
SIGNAL \U6|LessThan0~4_combout\ : std_logic;
SIGNAL \U6|cnt[2]~68_combout\ : std_logic;
SIGNAL \U6|cnt[31]~31\ : std_logic;
SIGNAL \U6|cnt[31]~31COUT1_144\ : std_logic;
SIGNAL \U6|Pulse_2~3_combout\ : std_logic;
SIGNAL \U6|Pulse_2~2_combout\ : std_logic;
SIGNAL \U6|Pulse_2~1_combout\ : std_logic;
SIGNAL \U6|Pulse_2~0_combout\ : std_logic;
SIGNAL \U6|Pulse_2~4_combout\ : std_logic;
SIGNAL \U3|Decoder0~4_combout\ : std_logic;
SIGNAL \U3|Decoder0~8_combout\ : std_logic;
SIGNAL \U3|Decoder0~5_combout\ : std_logic;
SIGNAL \U6|Add1~82\ : std_logic;
SIGNAL \U6|Add1~82COUT1_100\ : std_logic;
SIGNAL \U6|Add1~77\ : std_logic;
SIGNAL \U6|Add1~77COUT1_102\ : std_logic;
SIGNAL \U6|Add1~72\ : std_logic;
SIGNAL \U6|Add1~67\ : std_logic;
SIGNAL \U6|Add1~67COUT1_104\ : std_logic;
SIGNAL \U6|Add1~62\ : std_logic;
SIGNAL \U6|Add1~62COUT1_106\ : std_logic;
SIGNAL \U6|Add1~57\ : std_logic;
SIGNAL \U6|Add1~57COUT1_108\ : std_logic;
SIGNAL \U6|Add1~52\ : std_logic;
SIGNAL \U6|Add1~52COUT1_110\ : std_logic;
SIGNAL \U6|Add1~47\ : std_logic;
SIGNAL \U6|Add1~42\ : std_logic;
SIGNAL \U6|Add1~42COUT1_112\ : std_logic;
SIGNAL \U6|Add1~37\ : std_logic;
SIGNAL \U6|Add1~37COUT1_114\ : std_logic;
SIGNAL \U6|Add1~32\ : std_logic;
SIGNAL \U6|Add1~32COUT1_116\ : std_logic;
SIGNAL \U6|Add1~27\ : std_logic;
SIGNAL \U6|Add1~27COUT1_118\ : std_logic;
SIGNAL \U6|Add1~22\ : std_logic;
SIGNAL \U6|Add1~17\ : std_logic;
SIGNAL \U6|Add1~17COUT1_120\ : std_logic;
SIGNAL \U6|Add1~12\ : std_logic;
SIGNAL \U6|Add1~12COUT1_122\ : std_logic;
SIGNAL \U6|Add1~7\ : std_logic;
SIGNAL \U6|Add1~7COUT1_124\ : std_logic;
SIGNAL \U6|Add1~0_combout\ : std_logic;
SIGNAL \U6|Add1~20_combout\ : std_logic;
SIGNAL \U6|Add1~45_combout\ : std_logic;
SIGNAL \U6|Add1~70_combout\ : std_logic;
SIGNAL \U6|Add1~75_combout\ : std_logic;
SIGNAL \U6|Add1~80_combout\ : std_logic;
SIGNAL \U6|LessThan2~82_cout0\ : std_logic;
SIGNAL \U6|LessThan2~82COUT1_100\ : std_logic;
SIGNAL \U6|LessThan2~77_cout0\ : std_logic;
SIGNAL \U6|LessThan2~77COUT1_102\ : std_logic;
SIGNAL \U6|LessThan2~72_cout\ : std_logic;
SIGNAL \U6|Add1~50_combout\ : std_logic;
SIGNAL \U6|Add1~55_combout\ : std_logic;
SIGNAL \U6|Add1~60_combout\ : std_logic;
SIGNAL \U6|Add1~65_combout\ : std_logic;
SIGNAL \U6|LessThan2~67_cout0\ : std_logic;
SIGNAL \U6|LessThan2~67COUT1_104\ : std_logic;
SIGNAL \U6|LessThan2~62_cout0\ : std_logic;
SIGNAL \U6|LessThan2~62COUT1_106\ : std_logic;
SIGNAL \U6|LessThan2~57_cout0\ : std_logic;
SIGNAL \U6|LessThan2~57COUT1_108\ : std_logic;
SIGNAL \U6|LessThan2~52_cout0\ : std_logic;
SIGNAL \U6|LessThan2~52COUT1_110\ : std_logic;
SIGNAL \U6|LessThan2~47_cout\ : std_logic;
SIGNAL \U6|Add1~25_combout\ : std_logic;
SIGNAL \U6|Add1~30_combout\ : std_logic;
SIGNAL \U6|Add1~35_combout\ : std_logic;
SIGNAL \U6|Add1~40_combout\ : std_logic;
SIGNAL \U6|LessThan2~42_cout0\ : std_logic;
SIGNAL \U6|LessThan2~42COUT1_112\ : std_logic;
SIGNAL \U6|LessThan2~37_cout0\ : std_logic;
SIGNAL \U6|LessThan2~37COUT1_114\ : std_logic;
SIGNAL \U6|LessThan2~32_cout0\ : std_logic;
SIGNAL \U6|LessThan2~32COUT1_116\ : std_logic;
SIGNAL \U6|LessThan2~27_cout0\ : std_logic;
SIGNAL \U6|LessThan2~27COUT1_118\ : std_logic;
SIGNAL \U6|LessThan2~22_cout\ : std_logic;
SIGNAL \U6|Add1~5_combout\ : std_logic;
SIGNAL \U6|Add1~10_combout\ : std_logic;
SIGNAL \U6|Add1~15_combout\ : std_logic;
SIGNAL \U6|LessThan2~17_cout0\ : std_logic;
SIGNAL \U6|LessThan2~17COUT1_120\ : std_logic;
SIGNAL \U6|LessThan2~12_cout0\ : std_logic;
SIGNAL \U6|LessThan2~12COUT1_122\ : std_logic;
SIGNAL \U6|LessThan2~7_cout0\ : std_logic;
SIGNAL \U6|LessThan2~7COUT1_124\ : std_logic;
SIGNAL \U6|LessThan2~0_combout\ : std_logic;
SIGNAL \U6|LessThan1~77_cout0\ : std_logic;
SIGNAL \U6|LessThan1~77COUT1_94\ : std_logic;
SIGNAL \U6|LessThan1~72_cout0\ : std_logic;
SIGNAL \U6|LessThan1~72COUT1_96\ : std_logic;
SIGNAL \U6|LessThan1~67_cout\ : std_logic;
SIGNAL \U6|LessThan1~62_cout0\ : std_logic;
SIGNAL \U6|LessThan1~62COUT1_98\ : std_logic;
SIGNAL \U6|LessThan1~57_cout0\ : std_logic;
SIGNAL \U6|LessThan1~57COUT1_100\ : std_logic;
SIGNAL \U6|LessThan1~52_cout0\ : std_logic;
SIGNAL \U6|LessThan1~52COUT1_102\ : std_logic;
SIGNAL \U6|LessThan1~47_cout0\ : std_logic;
SIGNAL \U6|LessThan1~47COUT1_104\ : std_logic;
SIGNAL \U6|LessThan1~42_cout\ : std_logic;
SIGNAL \U6|LessThan1~37_cout0\ : std_logic;
SIGNAL \U6|LessThan1~37COUT1_106\ : std_logic;
SIGNAL \U6|LessThan1~32_cout0\ : std_logic;
SIGNAL \U6|LessThan1~32COUT1_108\ : std_logic;
SIGNAL \U6|LessThan1~27_cout0\ : std_logic;
SIGNAL \U6|LessThan1~27COUT1_110\ : std_logic;
SIGNAL \U6|LessThan1~22_cout0\ : std_logic;
SIGNAL \U6|LessThan1~22COUT1_112\ : std_logic;
SIGNAL \U6|LessThan1~17_cout\ : std_logic;
SIGNAL \U6|LessThan1~12_cout0\ : std_logic;
SIGNAL \U6|LessThan1~12COUT1_114\ : std_logic;
SIGNAL \U6|LessThan1~7_cout0\ : std_logic;
SIGNAL \U6|LessThan1~7COUT1_116\ : std_logic;
SIGNAL \U6|LessThan1~0_combout\ : std_logic;
SIGNAL \U6|always1~0_combout\ : std_logic;
SIGNAL \U6|Pulse_0~regout\ : std_logic;
SIGNAL \U3|Decoder0~7_combout\ : std_logic;
SIGNAL \U6|LessThan5~77_cout0\ : std_logic;
SIGNAL \U6|LessThan5~77COUT1_94\ : std_logic;
SIGNAL \U6|LessThan5~72_cout0\ : std_logic;
SIGNAL \U6|LessThan5~72COUT1_96\ : std_logic;
SIGNAL \U6|LessThan5~67_cout\ : std_logic;
SIGNAL \U6|LessThan5~62_cout0\ : std_logic;
SIGNAL \U6|LessThan5~62COUT1_98\ : std_logic;
SIGNAL \U6|LessThan5~57_cout0\ : std_logic;
SIGNAL \U6|LessThan5~57COUT1_100\ : std_logic;
SIGNAL \U6|LessThan5~52_cout0\ : std_logic;
SIGNAL \U6|LessThan5~52COUT1_102\ : std_logic;
SIGNAL \U6|LessThan5~47_cout0\ : std_logic;
SIGNAL \U6|LessThan5~47COUT1_104\ : std_logic;
SIGNAL \U6|LessThan5~42_cout\ : std_logic;
SIGNAL \U6|LessThan5~37_cout0\ : std_logic;
SIGNAL \U6|LessThan5~37COUT1_106\ : std_logic;
SIGNAL \U6|LessThan5~32_cout0\ : std_logic;
SIGNAL \U6|LessThan5~32COUT1_108\ : std_logic;
SIGNAL \U6|LessThan5~27_cout0\ : std_logic;
SIGNAL \U6|LessThan5~27COUT1_110\ : std_logic;
SIGNAL \U6|LessThan5~22_cout0\ : std_logic;
SIGNAL \U6|LessThan5~22COUT1_112\ : std_logic;
SIGNAL \U6|LessThan5~17_cout\ : std_logic;
SIGNAL \U6|LessThan5~12_cout0\ : std_logic;
SIGNAL \U6|LessThan5~12COUT1_114\ : std_logic;
SIGNAL \U6|LessThan5~7_cout0\ : std_logic;
SIGNAL \U6|LessThan5~7COUT1_116\ : std_logic;
SIGNAL \U6|LessThan5~0_combout\ : std_logic;
SIGNAL \U6|always3~0_combout\ : std_logic;
SIGNAL \U3|Decoder0~10_combout\ : std_logic;
SIGNAL \U6|Add5~82\ : std_logic;
SIGNAL \U6|Add5~82COUT1_100\ : std_logic;
SIGNAL \U6|Add5~77\ : std_logic;
SIGNAL \U6|Add5~77COUT1_102\ : std_logic;
SIGNAL \U6|Add5~72\ : std_logic;
SIGNAL \U6|Add5~67\ : std_logic;
SIGNAL \U6|Add5~67COUT1_104\ : std_logic;
SIGNAL \U6|Add5~62\ : std_logic;
SIGNAL \U6|Add5~62COUT1_106\ : std_logic;
SIGNAL \U6|Add5~57\ : std_logic;
SIGNAL \U6|Add5~57COUT1_108\ : std_logic;
SIGNAL \U6|Add5~52\ : std_logic;
SIGNAL \U6|Add5~52COUT1_110\ : std_logic;
SIGNAL \U6|Add5~47\ : std_logic;
SIGNAL \U6|Add5~42\ : std_logic;
SIGNAL \U6|Add5~42COUT1_112\ : std_logic;
SIGNAL \U6|Add5~37\ : std_logic;
SIGNAL \U6|Add5~37COUT1_114\ : std_logic;
SIGNAL \U6|Add5~32\ : std_logic;
SIGNAL \U6|Add5~32COUT1_116\ : std_logic;
SIGNAL \U6|Add5~27\ : std_logic;
SIGNAL \U6|Add5~27COUT1_118\ : std_logic;
SIGNAL \U6|Add5~22\ : std_logic;
SIGNAL \U6|Add5~17\ : std_logic;
SIGNAL \U6|Add5~17COUT1_120\ : std_logic;
SIGNAL \U6|Add5~12\ : std_logic;
SIGNAL \U6|Add5~12COUT1_122\ : std_logic;
SIGNAL \U6|Add5~7\ : std_logic;
SIGNAL \U6|Add5~7COUT1_124\ : std_logic;
SIGNAL \U6|Add5~0_combout\ : std_logic;
SIGNAL \U6|Add5~20_combout\ : std_logic;
SIGNAL \U6|Add5~45_combout\ : std_logic;
SIGNAL \U6|Add5~70_combout\ : std_logic;
SIGNAL \U6|Add5~75_combout\ : std_logic;
SIGNAL \U6|Add5~80_combout\ : std_logic;
SIGNAL \U6|LessThan6~82_cout0\ : std_logic;
SIGNAL \U6|LessThan6~82COUT1_100\ : std_logic;
SIGNAL \U6|LessThan6~77_cout0\ : std_logic;
SIGNAL \U6|LessThan6~77COUT1_102\ : std_logic;
SIGNAL \U6|LessThan6~72_cout\ : std_logic;
SIGNAL \U6|Add5~50_combout\ : std_logic;
SIGNAL \U6|Add5~55_combout\ : std_logic;
SIGNAL \U6|Add5~60_combout\ : std_logic;
SIGNAL \U6|Add5~65_combout\ : std_logic;
SIGNAL \U6|LessThan6~67_cout0\ : std_logic;
SIGNAL \U6|LessThan6~67COUT1_104\ : std_logic;
SIGNAL \U6|LessThan6~62_cout0\ : std_logic;
SIGNAL \U6|LessThan6~62COUT1_106\ : std_logic;
SIGNAL \U6|LessThan6~57_cout0\ : std_logic;
SIGNAL \U6|LessThan6~57COUT1_108\ : std_logic;
SIGNAL \U6|LessThan6~52_cout0\ : std_logic;
SIGNAL \U6|LessThan6~52COUT1_110\ : std_logic;
SIGNAL \U6|LessThan6~47_cout\ : std_logic;
SIGNAL \U6|Add5~25_combout\ : std_logic;
SIGNAL \U6|Add5~30_combout\ : std_logic;
SIGNAL \U6|Add5~35_combout\ : std_logic;
SIGNAL \U6|Add5~40_combout\ : std_logic;
SIGNAL \U6|LessThan6~42_cout0\ : std_logic;
SIGNAL \U6|LessThan6~42COUT1_112\ : std_logic;
SIGNAL \U6|LessThan6~37_cout0\ : std_logic;
SIGNAL \U6|LessThan6~37COUT1_114\ : std_logic;
SIGNAL \U6|LessThan6~32_cout0\ : std_logic;
SIGNAL \U6|LessThan6~32COUT1_116\ : std_logic;
SIGNAL \U6|LessThan6~27_cout0\ : std_logic;
SIGNAL \U6|LessThan6~27COUT1_118\ : std_logic;
SIGNAL \U6|LessThan6~22_cout\ : std_logic;
SIGNAL \U6|Add5~5_combout\ : std_logic;
SIGNAL \U6|Add5~10_combout\ : std_logic;
SIGNAL \U6|Add5~15_combout\ : std_logic;
SIGNAL \U6|LessThan6~17_cout0\ : std_logic;
SIGNAL \U6|LessThan6~17COUT1_120\ : std_logic;
SIGNAL \U6|LessThan6~12_cout0\ : std_logic;
SIGNAL \U6|LessThan6~12COUT1_122\ : std_logic;
SIGNAL \U6|LessThan6~7_cout0\ : std_logic;
SIGNAL \U6|LessThan6~7COUT1_124\ : std_logic;
SIGNAL \U6|LessThan6~0_combout\ : std_logic;
SIGNAL \U6|Pulse_2~regout\ : std_logic;
SIGNAL \U3|Decoder0~9_combout\ : std_logic;
SIGNAL \U3|Decoder0~6_combout\ : std_logic;
SIGNAL \U6|Add3~82\ : std_logic;
SIGNAL \U6|Add3~82COUT1_100\ : std_logic;
SIGNAL \U6|Add3~77\ : std_logic;
SIGNAL \U6|Add3~77COUT1_102\ : std_logic;
SIGNAL \U6|Add3~72\ : std_logic;
SIGNAL \U6|Add3~67\ : std_logic;
SIGNAL \U6|Add3~67COUT1_104\ : std_logic;
SIGNAL \U6|Add3~62\ : std_logic;
SIGNAL \U6|Add3~62COUT1_106\ : std_logic;
SIGNAL \U6|Add3~57\ : std_logic;
SIGNAL \U6|Add3~57COUT1_108\ : std_logic;
SIGNAL \U6|Add3~52\ : std_logic;
SIGNAL \U6|Add3~52COUT1_110\ : std_logic;
SIGNAL \U6|Add3~47\ : std_logic;
SIGNAL \U6|Add3~42\ : std_logic;
SIGNAL \U6|Add3~42COUT1_112\ : std_logic;
SIGNAL \U6|Add3~37\ : std_logic;
SIGNAL \U6|Add3~37COUT1_114\ : std_logic;
SIGNAL \U6|Add3~32\ : std_logic;
SIGNAL \U6|Add3~32COUT1_116\ : std_logic;
SIGNAL \U6|Add3~27\ : std_logic;
SIGNAL \U6|Add3~27COUT1_118\ : std_logic;
SIGNAL \U6|Add3~22\ : std_logic;
SIGNAL \U6|Add3~17\ : std_logic;
SIGNAL \U6|Add3~17COUT1_120\ : std_logic;
SIGNAL \U6|Add3~12\ : std_logic;
SIGNAL \U6|Add3~12COUT1_122\ : std_logic;
SIGNAL \U6|Add3~7\ : std_logic;
SIGNAL \U6|Add3~7COUT1_124\ : std_logic;
SIGNAL \U6|Add3~0_combout\ : std_logic;
SIGNAL \U6|Add3~20_combout\ : std_logic;
SIGNAL \U6|Add3~45_combout\ : std_logic;
SIGNAL \U6|Add3~70_combout\ : std_logic;
SIGNAL \U6|Add3~75_combout\ : std_logic;
SIGNAL \U6|Add3~80_combout\ : std_logic;
SIGNAL \U6|LessThan4~82_cout0\ : std_logic;
SIGNAL \U6|LessThan4~82COUT1_100\ : std_logic;
SIGNAL \U6|LessThan4~77_cout0\ : std_logic;
SIGNAL \U6|LessThan4~77COUT1_102\ : std_logic;
SIGNAL \U6|LessThan4~72_cout\ : std_logic;
SIGNAL \U6|Add3~50_combout\ : std_logic;
SIGNAL \U6|Add3~55_combout\ : std_logic;
SIGNAL \U6|Add3~60_combout\ : std_logic;
SIGNAL \U6|Add3~65_combout\ : std_logic;
SIGNAL \U6|LessThan4~67_cout0\ : std_logic;
SIGNAL \U6|LessThan4~67COUT1_104\ : std_logic;
SIGNAL \U6|LessThan4~62_cout0\ : std_logic;
SIGNAL \U6|LessThan4~62COUT1_106\ : std_logic;
SIGNAL \U6|LessThan4~57_cout0\ : std_logic;
SIGNAL \U6|LessThan4~57COUT1_108\ : std_logic;
SIGNAL \U6|LessThan4~52_cout0\ : std_logic;
SIGNAL \U6|LessThan4~52COUT1_110\ : std_logic;
SIGNAL \U6|LessThan4~47_cout\ : std_logic;
SIGNAL \U6|Add3~25_combout\ : std_logic;
SIGNAL \U6|Add3~30_combout\ : std_logic;
SIGNAL \U6|Add3~35_combout\ : std_logic;
SIGNAL \U6|Add3~40_combout\ : std_logic;
SIGNAL \U6|LessThan4~42_cout0\ : std_logic;
SIGNAL \U6|LessThan4~42COUT1_112\ : std_logic;
SIGNAL \U6|LessThan4~37_cout0\ : std_logic;
SIGNAL \U6|LessThan4~37COUT1_114\ : std_logic;
SIGNAL \U6|LessThan4~32_cout0\ : std_logic;
SIGNAL \U6|LessThan4~32COUT1_116\ : std_logic;
SIGNAL \U6|LessThan4~27_cout0\ : std_logic;
SIGNAL \U6|LessThan4~27COUT1_118\ : std_logic;
SIGNAL \U6|LessThan4~22_cout\ : std_logic;
SIGNAL \U6|Add3~5_combout\ : std_logic;
SIGNAL \U6|Add3~10_combout\ : std_logic;
SIGNAL \U6|Add3~15_combout\ : std_logic;
SIGNAL \U6|LessThan4~17_cout0\ : std_logic;
SIGNAL \U6|LessThan4~17COUT1_120\ : std_logic;
SIGNAL \U6|LessThan4~12_cout0\ : std_logic;
SIGNAL \U6|LessThan4~12COUT1_122\ : std_logic;
SIGNAL \U6|LessThan4~7_cout0\ : std_logic;
SIGNAL \U6|LessThan4~7COUT1_124\ : std_logic;
SIGNAL \U6|LessThan4~0_combout\ : std_logic;
SIGNAL \U6|LessThan3~77_cout0\ : std_logic;
SIGNAL \U6|LessThan3~77COUT1_94\ : std_logic;
SIGNAL \U6|LessThan3~72_cout0\ : std_logic;
SIGNAL \U6|LessThan3~72COUT1_96\ : std_logic;
SIGNAL \U6|LessThan3~67_cout\ : std_logic;
SIGNAL \U6|LessThan3~62_cout0\ : std_logic;
SIGNAL \U6|LessThan3~62COUT1_98\ : std_logic;
SIGNAL \U6|LessThan3~57_cout0\ : std_logic;
SIGNAL \U6|LessThan3~57COUT1_100\ : std_logic;
SIGNAL \U6|LessThan3~52_cout0\ : std_logic;
SIGNAL \U6|LessThan3~52COUT1_102\ : std_logic;
SIGNAL \U6|LessThan3~47_cout0\ : std_logic;
SIGNAL \U6|LessThan3~47COUT1_104\ : std_logic;
SIGNAL \U6|LessThan3~42_cout\ : std_logic;
SIGNAL \U6|LessThan3~37_cout0\ : std_logic;
SIGNAL \U6|LessThan3~37COUT1_106\ : std_logic;
SIGNAL \U6|LessThan3~32_cout0\ : std_logic;
SIGNAL \U6|LessThan3~32COUT1_108\ : std_logic;
SIGNAL \U6|LessThan3~27_cout0\ : std_logic;
SIGNAL \U6|LessThan3~27COUT1_110\ : std_logic;
SIGNAL \U6|LessThan3~22_cout0\ : std_logic;
SIGNAL \U6|LessThan3~22COUT1_112\ : std_logic;
SIGNAL \U6|LessThan3~17_cout\ : std_logic;
SIGNAL \U6|LessThan3~12_cout0\ : std_logic;
SIGNAL \U6|LessThan3~12COUT1_114\ : std_logic;
SIGNAL \U6|LessThan3~7_cout0\ : std_logic;
SIGNAL \U6|LessThan3~7COUT1_116\ : std_logic;
SIGNAL \U6|LessThan3~0_combout\ : std_logic;
SIGNAL \U6|always2~0_combout\ : std_logic;
SIGNAL \U6|Pulse_1~regout\ : std_logic;
SIGNAL \WideOr0~combout\ : std_logic;
SIGNAL \U5|counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U5|dcnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U6|Pulse\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U6|cnt\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \U5|en_trigger_before\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U5|tock\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \U5|Div1|auto_generated|divider|divider|selnose\ : std_logic_vector(755 DOWNTO 0);
SIGNAL \U5|Div1|auto_generated|divider|divider|sel\ : std_logic_vector(419 DOWNTO 0);
SIGNAL \U5|Div1|auto_generated|divider|divider|StageOut\ : std_logic_vector(431 DOWNTO 0);
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U5|Div0|auto_generated|divider|divider|selnose\ : std_logic_vector(305 DOWNTO 0);
SIGNAL \U5|Div0|auto_generated|divider|divider|StageOut\ : std_logic_vector(271 DOWNTO 0);
SIGNAL \U1|cnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \time_1MHz|counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U2|order\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U2|mem_3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U2|mem_2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U2|mem_1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U2|bitcnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U3|pulse_width_2_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U3|pulse_width_1_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U3|pulse_width_0_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U3|pulse_delay_2_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U3|pulse_delay_1_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U3|pulse_delay_0_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U3|frequency_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U3|enable_trigger_r\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U4|counter\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \U5|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \ALT_INV_SCL~combout\ : std_logic;
SIGNAL \U2|ALT_INV_incycle~regout\ : std_logic;
SIGNAL \U1|ALT_INV_r~regout\ : std_logic;
SIGNAL \ALT_INV_WideOr0~combout\ : std_logic;
SIGNAL \U6|ALT_INV_Pulse_0~regout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_Switch_singal <= Switch_singal;
ww_SCL <= SCL;
Pulse <= ww_Pulse;
EN_trigger <= ww_EN_trigger;
latch <= ww_latch;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\U5|ALT_INV_LessThan2~0_combout\ <= NOT \U5|LessThan2~0_combout\;
\ALT_INV_SCL~combout\ <= NOT \SCL~combout\;
\U2|ALT_INV_incycle~regout\ <= NOT \U2|incycle~regout\;
\U1|ALT_INV_r~regout\ <= NOT \U1|r~regout\;
\ALT_INV_WideOr0~combout\ <= NOT \WideOr0~combout\;
\U6|ALT_INV_Pulse_0~regout\ <= NOT \U6|Pulse_0~regout\;

-- Location: LC_X10_Y5_N1
\time_1MHz|counter[0]\ : cyclone_lcell
-- Equation(s):
-- \time_1MHz|counter\(0) = DFFEAS((!\time_1MHz|counter\(0)), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , \time_1MHz|counter~13_combout\, )
-- \time_1MHz|counter[0]~1\ = CARRY((\time_1MHz|counter\(0)))
-- \time_1MHz|counter[0]~1COUT1_20\ = CARRY((\time_1MHz|counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \time_1MHz|counter\(0),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \time_1MHz|counter~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \time_1MHz|counter\(0),
	cout0 => \time_1MHz|counter[0]~1\,
	cout1 => \time_1MHz|counter[0]~1COUT1_20\);

-- Location: LC_X10_Y5_N2
\time_1MHz|counter[1]\ : cyclone_lcell
-- Equation(s):
-- \time_1MHz|counter\(1) = DFFEAS(\time_1MHz|counter\(1) $ ((((\time_1MHz|counter[0]~1\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , \time_1MHz|counter~13_combout\, )
-- \time_1MHz|counter[1]~3\ = CARRY(((!\time_1MHz|counter[0]~1\)) # (!\time_1MHz|counter\(1)))
-- \time_1MHz|counter[1]~3COUT1_22\ = CARRY(((!\time_1MHz|counter[0]~1COUT1_20\)) # (!\time_1MHz|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \time_1MHz|counter\(1),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \time_1MHz|counter~13_combout\,
	cin0 => \time_1MHz|counter[0]~1\,
	cin1 => \time_1MHz|counter[0]~1COUT1_20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \time_1MHz|counter\(1),
	cout0 => \time_1MHz|counter[1]~3\,
	cout1 => \time_1MHz|counter[1]~3COUT1_22\);

-- Location: LC_X10_Y5_N3
\time_1MHz|counter[2]\ : cyclone_lcell
-- Equation(s):
-- \time_1MHz|counter\(2) = DFFEAS((\time_1MHz|counter\(2) $ ((!\time_1MHz|counter[1]~3\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , \time_1MHz|counter~13_combout\, )
-- \time_1MHz|counter[2]~5\ = CARRY(((\time_1MHz|counter\(2) & !\time_1MHz|counter[1]~3\)))
-- \time_1MHz|counter[2]~5COUT1_24\ = CARRY(((\time_1MHz|counter\(2) & !\time_1MHz|counter[1]~3COUT1_22\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \time_1MHz|counter\(2),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \time_1MHz|counter~13_combout\,
	cin0 => \time_1MHz|counter[1]~3\,
	cin1 => \time_1MHz|counter[1]~3COUT1_22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \time_1MHz|counter\(2),
	cout0 => \time_1MHz|counter[2]~5\,
	cout1 => \time_1MHz|counter[2]~5COUT1_24\);

-- Location: LC_X10_Y5_N4
\time_1MHz|counter[3]\ : cyclone_lcell
-- Equation(s):
-- \time_1MHz|counter\(3) = DFFEAS((\time_1MHz|counter\(3) $ ((\time_1MHz|counter[2]~5\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , \time_1MHz|counter~13_combout\, )
-- \time_1MHz|counter[3]~7\ = CARRY(((!\time_1MHz|counter[2]~5COUT1_24\) # (!\time_1MHz|counter\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \time_1MHz|counter\(3),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \time_1MHz|counter~13_combout\,
	cin0 => \time_1MHz|counter[2]~5\,
	cin1 => \time_1MHz|counter[2]~5COUT1_24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \time_1MHz|counter\(3),
	cout => \time_1MHz|counter[3]~7\);

-- Location: LC_X10_Y5_N5
\time_1MHz|counter[4]\ : cyclone_lcell
-- Equation(s):
-- \time_1MHz|counter\(4) = DFFEAS((\time_1MHz|counter\(4) $ ((!\time_1MHz|counter[3]~7\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , \time_1MHz|counter~13_combout\, )
-- \time_1MHz|counter[4]~9\ = CARRY(((\time_1MHz|counter\(4) & !\time_1MHz|counter[3]~7\)))
-- \time_1MHz|counter[4]~9COUT1_26\ = CARRY(((\time_1MHz|counter\(4) & !\time_1MHz|counter[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \time_1MHz|counter\(4),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \time_1MHz|counter~13_combout\,
	cin => \time_1MHz|counter[3]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \time_1MHz|counter\(4),
	cout0 => \time_1MHz|counter[4]~9\,
	cout1 => \time_1MHz|counter[4]~9COUT1_26\);

-- Location: LC_X10_Y5_N6
\time_1MHz|counter[5]\ : cyclone_lcell
-- Equation(s):
-- \time_1MHz|counter\(5) = DFFEAS((((!\time_1MHz|counter[3]~7\ & \time_1MHz|counter[4]~9\) # (\time_1MHz|counter[3]~7\ & \time_1MHz|counter[4]~9COUT1_26\) $ (\time_1MHz|counter\(5)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , 
-- \time_1MHz|counter~13_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \time_1MHz|counter\(5),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \time_1MHz|counter~13_combout\,
	cin => \time_1MHz|counter[3]~7\,
	cin0 => \time_1MHz|counter[4]~9\,
	cin1 => \time_1MHz|counter[4]~9COUT1_26\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \time_1MHz|counter\(5));

-- Location: LC_X10_Y6_N8
\time_1MHz|stime_r\ : cyclone_lcell
-- Equation(s):
-- \time_1MHz|stime_r~regout\ = DFFEAS((\time_1MHz|counter\(5) & ((\time_1MHz|LessThan0~1_combout\ & (\time_1MHz|stime_r~regout\)) # (!\time_1MHz|LessThan0~1_combout\ & ((!\time_1MHz|counter~12_combout\))))) # (!\time_1MHz|counter\(5) & 
-- (\time_1MHz|stime_r~regout\)), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc4e",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \time_1MHz|counter\(5),
	datab => \time_1MHz|stime_r~regout\,
	datac => \time_1MHz|counter~12_combout\,
	datad => \time_1MHz|LessThan0~1_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \time_1MHz|stime_r~regout\);

-- Location: LC_X10_Y5_N9
\time_1MHz|LessThan0~0\ : cyclone_lcell
-- Equation(s):
-- \time_1MHz|LessThan0~0_combout\ = (((!\time_1MHz|counter\(1) & !\time_1MHz|counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \time_1MHz|counter\(1),
	datad => \time_1MHz|counter\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \time_1MHz|LessThan0~0_combout\);

-- Location: LC_X10_Y6_N7
\time_1MHz|LessThan0~1\ : cyclone_lcell
-- Equation(s):
-- \time_1MHz|LessThan0~1_combout\ = (!\time_1MHz|counter\(4) & (((\time_1MHz|LessThan0~0_combout\) # (!\time_1MHz|counter\(3))) # (!\time_1MHz|counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f07",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \time_1MHz|counter\(2),
	datab => \time_1MHz|counter\(3),
	datac => \time_1MHz|counter\(4),
	datad => \time_1MHz|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \time_1MHz|LessThan0~1_combout\);

-- Location: LC_X10_Y5_N7
\time_1MHz|counter~12\ : cyclone_lcell
-- Equation(s):
-- \time_1MHz|counter~12_combout\ = (\time_1MHz|counter\(4) & ((\time_1MHz|counter\(1)) # ((\time_1MHz|counter\(3)) # (\time_1MHz|counter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccc8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \time_1MHz|counter\(1),
	datab => \time_1MHz|counter\(4),
	datac => \time_1MHz|counter\(3),
	datad => \time_1MHz|counter\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \time_1MHz|counter~12_combout\);

-- Location: LC_X10_Y5_N8
\time_1MHz|counter~13\ : cyclone_lcell
-- Equation(s):
-- \time_1MHz|counter~13_combout\ = (\time_1MHz|counter\(5) & (((\time_1MHz|counter~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \time_1MHz|counter\(5),
	datad => \time_1MHz|counter~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \time_1MHz|counter~13_combout\);

-- Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SDA~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U2|SDA_low~1_combout\,
	oe => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	padio => SDA,
	combout => \SDA~0\);

-- Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SCL~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SCL,
	combout => \SCL~combout\);

-- Location: LC_X1_Y13_N6
\U2|SDA_shadow~0\ : cyclone_lcell
-- Equation(s):
-- \U2|SDA_shadow~0_combout\ = ((\SDA~0\ $ (\U2|SDA_shadow~combout\)) # (!\SCL~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3cff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \SDA~0\,
	datac => \U2|SDA_shadow~combout\,
	datad => \SCL~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|SDA_shadow~0_combout\);

-- Location: LC_X1_Y13_N7
\U2|SDA_shadow\ : cyclone_lcell
-- Equation(s):
-- \U2|SDA_shadow~combout\ = ((\U2|SDA_shadow~0_combout\ & (\SDA~0\)) # (!\U2|SDA_shadow~0_combout\ & ((\U2|SDA_shadow~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \SDA~0\,
	datac => \U2|SDA_shadow~combout\,
	datad => \U2|SDA_shadow~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|SDA_shadow~combout\);

-- Location: LC_X1_Y13_N4
\U2|start_or_stop~0\ : cyclone_lcell
-- Equation(s):
-- \U2|start_or_stop~0_combout\ = (\SCL~combout\ & ((\U2|SDA_shadow~combout\ $ (\SDA~0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0aa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SCL~combout\,
	datac => \U2|SDA_shadow~combout\,
	datad => \SDA~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|start_or_stop~0_combout\);

-- Location: LC_X8_Y6_N1
\U2|incycle\ : cyclone_lcell
-- Equation(s):
-- \U2|incycle~regout\ = DFFEAS((((\U2|incycle~regout\))) # (!\SDA~0\), !GLOBAL(\SCL~combout\), !\U2|start_or_stop~0_combout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff55",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \SDA~0\,
	datad => \U2|incycle~regout\,
	aclr => \U2|start_or_stop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|incycle~regout\);

-- Location: LC_X3_Y9_N2
\U2|bitcnt[0]\ : cyclone_lcell
-- Equation(s):
-- \U2|bitcnt\(0) = DFFEAS((((!\U2|bitcnt\(0) & !\U2|bitcnt\(3)))), !GLOBAL(\SCL~combout\), GLOBAL(\U2|incycle~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	datac => \U2|bitcnt\(0),
	datad => \U2|bitcnt\(3),
	aclr => \U2|ALT_INV_incycle~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|bitcnt\(0));

-- Location: LC_X3_Y10_N6
\U2|bitcnt[1]\ : cyclone_lcell
-- Equation(s):
-- \U2|bitcnt\(1) = DFFEAS((!\U2|bitcnt\(3) & (\U2|bitcnt\(0) $ (((\U2|bitcnt\(1)))))), !GLOBAL(\SCL~combout\), GLOBAL(\U2|incycle~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1122",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|bitcnt\(0),
	datab => \U2|bitcnt\(3),
	datad => \U2|bitcnt\(1),
	aclr => \U2|ALT_INV_incycle~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|bitcnt\(1));

-- Location: LC_X6_Y10_N7
\U2|bitcnt[2]\ : cyclone_lcell
-- Equation(s):
-- \U2|bitcnt\(2) = DFFEAS((!\U2|bitcnt\(3) & (\U2|bitcnt\(2) $ (((\U2|bitcnt\(0) & \U2|bitcnt\(1)))))), !GLOBAL(\SCL~combout\), GLOBAL(\U2|incycle~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|bitcnt\(2),
	datab => \U2|bitcnt\(3),
	datac => \U2|bitcnt\(0),
	datad => \U2|bitcnt\(1),
	aclr => \U2|ALT_INV_incycle~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|bitcnt\(2));

-- Location: LC_X6_Y9_N3
\U2|always3~3\ : cyclone_lcell
-- Equation(s):
-- \U2|always3~3_combout\ = (\U2|bitcnt\(2) & (\U2|bitcnt\(0) & (\U2|bitcnt\(1) & !\U2|bitcnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|bitcnt\(2),
	datab => \U2|bitcnt\(0),
	datac => \U2|bitcnt\(1),
	datad => \U2|bitcnt\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|always3~3_combout\);

-- Location: LC_X5_Y9_N6
\U2|order[0]\ : cyclone_lcell
-- Equation(s):
-- \U2|order\(0) = DFFEAS((((!\U2|order\(0)))), !GLOBAL(\SCL~combout\), GLOBAL(\U2|incycle~regout\), , \U2|bitcnt\(3), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	datad => \U2|order\(0),
	aclr => \U2|ALT_INV_incycle~regout\,
	ena => \U2|bitcnt\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|order\(0));

-- Location: LC_X5_Y9_N2
\U2|bitcnt[3]\ : cyclone_lcell
-- Equation(s):
-- \U2|order[1]~0\ = (((C1_bitcnt[3] & \U2|order\(0))))
-- \U2|bitcnt\(3) = DFFEAS(\U2|order[1]~0\, !GLOBAL(\SCL~combout\), GLOBAL(\U2|incycle~regout\), , , \U2|always3~3_combout\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	datac => \U2|always3~3_combout\,
	datad => \U2|order\(0),
	aclr => \U2|ALT_INV_incycle~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|order[1]~0\,
	regout => \U2|bitcnt\(3));

-- Location: LC_X4_Y9_N9
\U2|data_phase\ : cyclone_lcell
-- Equation(s):
-- \U2|data_phase~regout\ = DFFEAS(VCC, !GLOBAL(\SCL~combout\), GLOBAL(\U2|incycle~regout\), , \U2|bitcnt\(3), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	aclr => \U2|ALT_INV_incycle~regout\,
	ena => \U2|bitcnt\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|data_phase~regout\);

-- Location: LC_X6_Y9_N5
\U2|op_read\ : cyclone_lcell
-- Equation(s):
-- \U2|op_read~regout\ = DFFEAS((\U2|data_phase~regout\ & (\U2|op_read~regout\)) # (!\U2|data_phase~regout\ & ((\U2|always3~3_combout\ & ((\U2|SDAr~regout\))) # (!\U2|always3~3_combout\ & (\U2|op_read~regout\)))), !GLOBAL(\SCL~combout\), 
-- GLOBAL(\U2|incycle~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|data_phase~regout\,
	datab => \U2|op_read~regout\,
	datac => \U2|SDAr~regout\,
	datad => \U2|always3~3_combout\,
	aclr => \U2|ALT_INV_incycle~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|op_read~regout\);

-- Location: LC_X5_Y9_N1
\U2|order[1]\ : cyclone_lcell
-- Equation(s):
-- \U2|order\(1) = DFFEAS(\U2|order\(1) $ (((\U2|bitcnt\(3) & ((\U2|order\(0)))))), !GLOBAL(\SCL~combout\), GLOBAL(\U2|incycle~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|order\(1),
	datab => \U2|bitcnt\(3),
	datad => \U2|order\(0),
	aclr => \U2|ALT_INV_incycle~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|order\(1));

-- Location: LC_X4_Y9_N2
\U2|order[2]\ : cyclone_lcell
-- Equation(s):
-- \U2|order\(2) = DFFEAS(\U2|order\(2) $ (((\U2|order\(1) & (\U2|order\(0) & \U2|bitcnt\(3))))), !GLOBAL(\SCL~combout\), GLOBAL(\U2|incycle~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6aaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|order\(2),
	datab => \U2|order\(1),
	datac => \U2|order\(0),
	datad => \U2|bitcnt\(3),
	aclr => \U2|ALT_INV_incycle~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|order\(2));

-- Location: LC_X4_Y9_N6
\U2|always3~0\ : cyclone_lcell
-- Equation(s):
-- \U2|always3~0_combout\ = (!\U2|order\(2) & (\U2|data_phase~regout\ & (!\U2|bitcnt\(3) & !\U2|adr_match~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|order\(2),
	datab => \U2|data_phase~regout\,
	datac => \U2|bitcnt\(3),
	datad => \U2|adr_match~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|always3~0_combout\);

-- Location: LC_X5_Y10_N1
\U2|always3~2\ : cyclone_lcell
-- Equation(s):
-- \U2|always3~2_combout\ = (!\U2|op_read~regout\ & (!\U2|order\(1) & (\U2|order\(0) & \U2|always3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|op_read~regout\,
	datab => \U2|order\(1),
	datac => \U2|order\(0),
	datad => \U2|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|always3~2_combout\);

-- Location: LC_X5_Y10_N4
\U2|SDAr\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_1[7]~0\ = (\U2|incycle~regout\ & (((C1_SDAr & \U2|always3~2_combout\))))
-- \U2|SDAr~regout\ = DFFEAS(\U2|mem_1[7]~0\, GLOBAL(\SCL~combout\), VCC, , , \SDA~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \SCL~combout\,
	dataa => \U2|incycle~regout\,
	datac => \SDA~0\,
	datad => \U2|always3~2_combout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|mem_1[7]~0\,
	regout => \U2|SDAr~regout\);

-- Location: LC_X6_Y9_N6
\U2|adr_match~0\ : cyclone_lcell
-- Equation(s):
-- \U2|adr_match~0_combout\ = (\U2|bitcnt\(2) & ((\U2|SDAr~regout\) # ((\U2|bitcnt\(1) & \U2|bitcnt\(0))))) # (!\U2|bitcnt\(2) & (\U2|SDAr~regout\ $ (((\U2|bitcnt\(1)) # (!\U2|bitcnt\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bca5",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|bitcnt\(2),
	datab => \U2|bitcnt\(1),
	datac => \U2|SDAr~regout\,
	datad => \U2|bitcnt\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|adr_match~0_combout\);

-- Location: LC_X6_Y9_N7
\U2|adr_match\ : cyclone_lcell
-- Equation(s):
-- \U2|adr_match~regout\ = DFFEAS((\U2|adr_match~regout\) # ((!\U2|bitcnt\(3) & (!\U2|data_phase~regout\ & !\U2|adr_match~0_combout\))), !GLOBAL(\SCL~combout\), GLOBAL(\U2|incycle~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaab",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|adr_match~regout\,
	datab => \U2|bitcnt\(3),
	datac => \U2|data_phase~regout\,
	datad => \U2|adr_match~0_combout\,
	aclr => \U2|ALT_INV_incycle~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|adr_match~regout\);

-- Location: LC_X6_Y9_N9
\U2|got_ACK\ : cyclone_lcell
-- Equation(s):
-- \U2|got_ACK~regout\ = DFFEAS((((!\U2|SDAr~regout\))), !GLOBAL(\SCL~combout\), GLOBAL(\U2|incycle~regout\), , \U2|bitcnt\(3), , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	datac => \U2|SDAr~regout\,
	aclr => \U2|ALT_INV_incycle~regout\,
	ena => \U2|bitcnt\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|got_ACK~regout\);

-- Location: LC_X6_Y9_N0
\U2|SDA_low~0\ : cyclone_lcell
-- Equation(s):
-- \U2|SDA_low~0_combout\ = (((\U2|data_phase~regout\ & \U2|op_read~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U2|data_phase~regout\,
	datad => \U2|op_read~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|SDA_low~0_combout\);

-- Location: LC_X6_Y9_N1
\U2|SDA_low~1\ : cyclone_lcell
-- Equation(s):
-- \U2|SDA_low~1_combout\ = (\U2|adr_match~regout\) # ((\U2|bitcnt\(3) & ((\U2|SDA_low~0_combout\))) # (!\U2|bitcnt\(3) & ((!\U2|SDA_low~0_combout\) # (!\U2|got_ACK~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "efbb",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|adr_match~regout\,
	datab => \U2|bitcnt\(3),
	datac => \U2|got_ACK~regout\,
	datad => \U2|SDA_low~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|SDA_low~1_combout\);

-- Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: LC_X9_Y6_N0
\U1|Add0~0\ : cyclone_lcell
-- Equation(s):
-- \U1|Add0~0_combout\ = ((!\U1|cnt\(0)))
-- \U1|Add0~2\ = CARRY(((\U1|cnt\(0))))
-- \U1|Add0~2COUT1_60\ = CARRY(((\U1|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|cnt\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U1|Add0~0_combout\,
	cout0 => \U1|Add0~2\,
	cout1 => \U1|Add0~2COUT1_60\);

-- Location: LC_X10_Y6_N0
\U1|cnt[0]\ : cyclone_lcell
-- Equation(s):
-- \U1|cnt\(0) = DFFEAS(((\U1|Add0~0_combout\) # ((\U1|cnt\(1) & \U1|Equal2~2_combout\))), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faf0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U1|cnt\(1),
	datac => \U1|Add0~0_combout\,
	datad => \U1|Equal2~2_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|cnt\(0));

-- Location: LC_X9_Y6_N1
\U1|Add0~5\ : cyclone_lcell
-- Equation(s):
-- \U1|Add0~5_combout\ = (\U1|cnt\(1) $ ((\U1|Add0~2\)))
-- \U1|Add0~7\ = CARRY(((!\U1|Add0~2\) # (!\U1|cnt\(1))))
-- \U1|Add0~7COUT1_62\ = CARRY(((!\U1|Add0~2COUT1_60\) # (!\U1|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|cnt\(1),
	cin0 => \U1|Add0~2\,
	cin1 => \U1|Add0~2COUT1_60\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U1|Add0~5_combout\,
	cout0 => \U1|Add0~7\,
	cout1 => \U1|Add0~7COUT1_62\);

-- Location: LC_X9_Y6_N2
\U1|Add0~45\ : cyclone_lcell
-- Equation(s):
-- \U1|Add0~45_combout\ = (\U1|cnt\(2) $ ((!\U1|Add0~7\)))
-- \U1|Add0~47\ = CARRY(((\U1|cnt\(2) & !\U1|Add0~7\)))
-- \U1|Add0~47COUT1_64\ = CARRY(((\U1|cnt\(2) & !\U1|Add0~7COUT1_62\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|cnt\(2),
	cin0 => \U1|Add0~7\,
	cin1 => \U1|Add0~7COUT1_62\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U1|Add0~45_combout\,
	cout0 => \U1|Add0~47\,
	cout1 => \U1|Add0~47COUT1_64\);

-- Location: LC_X8_Y6_N2
\U1|cnt[2]\ : cyclone_lcell
-- Equation(s):
-- \U1|cnt\(2) = DFFEAS((\U1|Add0~45_combout\) # ((\U1|Equal2~2_combout\ & ((\U1|cnt\(1)) # (\U1|cnt\(0))))), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fef0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U1|cnt\(1),
	datab => \U1|cnt\(0),
	datac => \U1|Add0~45_combout\,
	datad => \U1|Equal2~2_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|cnt\(2));

-- Location: LC_X9_Y6_N3
\U1|Add0~40\ : cyclone_lcell
-- Equation(s):
-- \U1|Add0~40_combout\ = (\U1|cnt\(3) $ ((\U1|Add0~47\)))
-- \U1|Add0~42\ = CARRY(((!\U1|Add0~47\) # (!\U1|cnt\(3))))
-- \U1|Add0~42COUT1_66\ = CARRY(((!\U1|Add0~47COUT1_64\) # (!\U1|cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|cnt\(3),
	cin0 => \U1|Add0~47\,
	cin1 => \U1|Add0~47COUT1_64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U1|Add0~40_combout\,
	cout0 => \U1|Add0~42\,
	cout1 => \U1|Add0~42COUT1_66\);

-- Location: LC_X8_Y6_N4
\U1|cnt[3]\ : cyclone_lcell
-- Equation(s):
-- \U1|cnt\(3) = DFFEAS((\U1|Add0~40_combout\) # ((\U1|Equal2~2_combout\ & ((\U1|cnt\(1)) # (\U1|cnt\(0))))), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U1|cnt\(1),
	datab => \U1|Equal2~2_combout\,
	datac => \U1|cnt\(0),
	datad => \U1|Add0~40_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|cnt\(3));

-- Location: LC_X9_Y6_N4
\U1|Add0~35\ : cyclone_lcell
-- Equation(s):
-- \U1|Add0~35_combout\ = (\U1|cnt\(4) $ ((!\U1|Add0~42\)))
-- \U1|Add0~37\ = CARRY(((\U1|cnt\(4) & !\U1|Add0~42COUT1_66\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|cnt\(4),
	cin0 => \U1|Add0~42\,
	cin1 => \U1|Add0~42COUT1_66\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U1|Add0~35_combout\,
	cout => \U1|Add0~37\);

-- Location: LC_X8_Y6_N9
\U1|cnt[4]\ : cyclone_lcell
-- Equation(s):
-- \U1|cnt\(4) = DFFEAS((\U1|Add0~35_combout\) # ((\U1|Equal2~2_combout\ & ((\U1|cnt\(1)) # (\U1|cnt\(0))))), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U1|cnt\(1),
	datab => \U1|Equal2~2_combout\,
	datac => \U1|cnt\(0),
	datad => \U1|Add0~35_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|cnt\(4));

-- Location: LC_X9_Y6_N5
\U1|Add0~30\ : cyclone_lcell
-- Equation(s):
-- \U1|Add0~30_combout\ = (\U1|cnt\(5) $ ((\U1|Add0~37\)))
-- \U1|Add0~32\ = CARRY(((!\U1|Add0~37\) # (!\U1|cnt\(5))))
-- \U1|Add0~32COUT1_68\ = CARRY(((!\U1|Add0~37\) # (!\U1|cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|cnt\(5),
	cin => \U1|Add0~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U1|Add0~30_combout\,
	cout0 => \U1|Add0~32\,
	cout1 => \U1|Add0~32COUT1_68\);

-- Location: LC_X8_Y6_N5
\U1|cnt[5]\ : cyclone_lcell
-- Equation(s):
-- \U1|cnt\(5) = DFFEAS((\U1|Add0~30_combout\) # ((\U1|Equal2~2_combout\ & ((\U1|cnt\(1)) # (\U1|cnt\(0))))), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fef0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U1|cnt\(1),
	datab => \U1|cnt\(0),
	datac => \U1|Add0~30_combout\,
	datad => \U1|Equal2~2_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|cnt\(5));

-- Location: LC_X9_Y6_N6
\U1|Add0~25\ : cyclone_lcell
-- Equation(s):
-- \U1|Add0~25_combout\ = (\U1|cnt\(6) $ ((!(!\U1|Add0~37\ & \U1|Add0~32\) # (\U1|Add0~37\ & \U1|Add0~32COUT1_68\))))
-- \U1|Add0~27\ = CARRY(((\U1|cnt\(6) & !\U1|Add0~32\)))
-- \U1|Add0~27COUT1_70\ = CARRY(((\U1|cnt\(6) & !\U1|Add0~32COUT1_68\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|cnt\(6),
	cin => \U1|Add0~37\,
	cin0 => \U1|Add0~32\,
	cin1 => \U1|Add0~32COUT1_68\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U1|Add0~25_combout\,
	cout0 => \U1|Add0~27\,
	cout1 => \U1|Add0~27COUT1_70\);

-- Location: LC_X8_Y6_N7
\U1|cnt[6]\ : cyclone_lcell
-- Equation(s):
-- \U1|cnt\(6) = DFFEAS((\U1|Add0~25_combout\) # ((\U1|Equal2~2_combout\ & ((\U1|cnt\(1)) # (\U1|cnt\(0))))), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U1|cnt\(1),
	datab => \U1|Equal2~2_combout\,
	datac => \U1|cnt\(0),
	datad => \U1|Add0~25_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|cnt\(6));

-- Location: LC_X8_Y6_N8
\U1|Equal2~1\ : cyclone_lcell
-- Equation(s):
-- \U1|Equal2~1_combout\ = (\U1|cnt\(2) & (\U1|cnt\(3) & (\U1|cnt\(4) & \U1|cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|cnt\(2),
	datab => \U1|cnt\(3),
	datac => \U1|cnt\(4),
	datad => \U1|cnt\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U1|Equal2~1_combout\);

-- Location: LC_X9_Y6_N7
\U1|Add0~20\ : cyclone_lcell
-- Equation(s):
-- \U1|Add0~20_combout\ = (\U1|cnt\(7) $ (((!\U1|Add0~37\ & \U1|Add0~27\) # (\U1|Add0~37\ & \U1|Add0~27COUT1_70\))))
-- \U1|Add0~22\ = CARRY(((!\U1|Add0~27\) # (!\U1|cnt\(7))))
-- \U1|Add0~22COUT1_72\ = CARRY(((!\U1|Add0~27COUT1_70\) # (!\U1|cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|cnt\(7),
	cin => \U1|Add0~37\,
	cin0 => \U1|Add0~27\,
	cin1 => \U1|Add0~27COUT1_70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U1|Add0~20_combout\,
	cout0 => \U1|Add0~22\,
	cout1 => \U1|Add0~22COUT1_72\);

-- Location: LC_X10_Y6_N9
\U1|cnt[7]\ : cyclone_lcell
-- Equation(s):
-- \U1|cnt\(7) = DFFEAS((\U1|Add0~20_combout\) # ((\U1|Equal2~2_combout\ & ((\U1|cnt\(1)) # (\U1|cnt\(0))))), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffe0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U1|cnt\(1),
	datab => \U1|cnt\(0),
	datac => \U1|Equal2~2_combout\,
	datad => \U1|Add0~20_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|cnt\(7));

-- Location: LC_X9_Y6_N8
\U1|Add0~15\ : cyclone_lcell
-- Equation(s):
-- \U1|Add0~15_combout\ = (\U1|cnt\(8) $ ((!(!\U1|Add0~37\ & \U1|Add0~22\) # (\U1|Add0~37\ & \U1|Add0~22COUT1_72\))))
-- \U1|Add0~17\ = CARRY(((\U1|cnt\(8) & !\U1|Add0~22\)))
-- \U1|Add0~17COUT1_74\ = CARRY(((\U1|cnt\(8) & !\U1|Add0~22COUT1_72\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U1|cnt\(8),
	cin => \U1|Add0~37\,
	cin0 => \U1|Add0~22\,
	cin1 => \U1|Add0~22COUT1_72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U1|Add0~15_combout\,
	cout0 => \U1|Add0~17\,
	cout1 => \U1|Add0~17COUT1_74\);

-- Location: LC_X10_Y6_N5
\U1|cnt[8]\ : cyclone_lcell
-- Equation(s):
-- \U1|cnt\(8) = DFFEAS((\U1|Add0~15_combout\) # ((\U1|Equal2~2_combout\ & ((\U1|cnt\(1)) # (\U1|cnt\(0))))), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fef0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U1|cnt\(1),
	datab => \U1|cnt\(0),
	datac => \U1|Add0~15_combout\,
	datad => \U1|Equal2~2_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|cnt\(8));

-- Location: LC_X9_Y6_N9
\U1|Add0~10\ : cyclone_lcell
-- Equation(s):
-- \U1|Add0~10_combout\ = \U1|cnt\(9) $ (((((!\U1|Add0~37\ & \U1|Add0~17\) # (\U1|Add0~37\ & \U1|Add0~17COUT1_74\)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|cnt\(9),
	cin => \U1|Add0~37\,
	cin0 => \U1|Add0~17\,
	cin1 => \U1|Add0~17COUT1_74\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U1|Add0~10_combout\);

-- Location: LC_X10_Y6_N2
\U1|cnt[9]\ : cyclone_lcell
-- Equation(s):
-- \U1|cnt\(9) = DFFEAS((\U1|Add0~10_combout\) # ((\U1|Equal2~2_combout\ & ((\U1|cnt\(1)) # (\U1|cnt\(0))))), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffe0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U1|cnt\(1),
	datab => \U1|cnt\(0),
	datac => \U1|Equal2~2_combout\,
	datad => \U1|Add0~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|cnt\(9));

-- Location: LC_X10_Y6_N4
\U1|Equal2~0\ : cyclone_lcell
-- Equation(s):
-- \U1|Equal2~0_combout\ = (((\U1|cnt\(9) & \U1|cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U1|cnt\(9),
	datad => \U1|cnt\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U1|Equal2~0_combout\);

-- Location: LC_X8_Y6_N3
\U1|Equal2~2\ : cyclone_lcell
-- Equation(s):
-- \U1|Equal2~2_combout\ = (\U1|cnt\(6) & (\U1|Equal2~1_combout\ & (\U1|cnt\(7) & \U1|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U1|cnt\(6),
	datab => \U1|Equal2~1_combout\,
	datac => \U1|cnt\(7),
	datad => \U1|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U1|Equal2~2_combout\);

-- Location: LC_X8_Y6_N0
\U1|cnt[1]\ : cyclone_lcell
-- Equation(s):
-- \U1|cnt\(1) = DFFEAS((\U1|Add0~5_combout\) # ((\U1|Equal2~2_combout\ & ((\U1|cnt\(1)) # (\U1|cnt\(0))))), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U1|cnt\(1),
	datab => \U1|Equal2~2_combout\,
	datac => \U1|cnt\(0),
	datad => \U1|Add0~5_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|cnt\(1));

-- Location: LC_X8_Y6_N6
\U1|r\ : cyclone_lcell
-- Equation(s):
-- \U1|r~regout\ = DFFEAS(((\U1|cnt\(1) & (\U1|cnt\(0) & \U1|Equal2~2_combout\))), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U1|cnt\(1),
	datac => \U1|cnt\(0),
	datad => \U1|Equal2~2_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U1|r~regout\);

-- Location: LC_X6_Y10_N4
\U2|Decoder0~2\ : cyclone_lcell
-- Equation(s):
-- \U2|Decoder0~2_combout\ = (\U2|bitcnt\(2) & (!\U2|bitcnt\(3) & (!\U2|bitcnt\(0) & !\U2|bitcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|bitcnt\(2),
	datab => \U2|bitcnt\(3),
	datac => \U2|bitcnt\(0),
	datad => \U2|bitcnt\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|Decoder0~2_combout\);

-- Location: LC_X4_Y9_N7
\U2|always3~1\ : cyclone_lcell
-- Equation(s):
-- \U2|always3~1_combout\ = (\U2|order\(1) & (((!\U2|op_read~regout\ & \U2|always3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|order\(1),
	datac => \U2|op_read~regout\,
	datad => \U2|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|always3~1_combout\);

-- Location: LC_X4_Y9_N8
\U2|mem_2[5]~1\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_2[5]~1_combout\ = ((\U2|incycle~regout\ & (!\U2|order\(0) & \U2|always3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U2|incycle~regout\,
	datac => \U2|order\(0),
	datad => \U2|always3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|mem_2[5]~1_combout\);

-- Location: LC_X5_Y10_N9
\U2|mem_2[5]~0\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_2[5]~0_combout\ = (\U2|always3~1_combout\ & (!\U2|order\(0) & (\U2|SDAr~regout\ & \U2|incycle~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|always3~1_combout\,
	datab => \U2|order\(0),
	datac => \U2|SDAr~regout\,
	datad => \U2|incycle~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|mem_2[5]~0_combout\);

-- Location: LC_X6_Y10_N6
\U2|mem_2[3]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_2\(3) = DFFEAS((\U2|Decoder0~2_combout\ & ((\U2|mem_2[5]~0_combout\) # ((\U2|mem_2\(3) & !\U2|mem_2[5]~1_combout\)))) # (!\U2|Decoder0~2_combout\ & (\U2|mem_2\(3))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee2a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_2\(3),
	datab => \U2|Decoder0~2_combout\,
	datac => \U2|mem_2[5]~1_combout\,
	datad => \U2|mem_2[5]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_2\(3));

-- Location: LC_X5_Y10_N2
\U2|mem_1[7]~1\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_1[7]~1_combout\ = (((\U2|incycle~regout\ & \U2|always3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U2|incycle~regout\,
	datad => \U2|always3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|mem_1[7]~1_combout\);

-- Location: LC_X6_Y10_N0
\U2|Decoder0~6\ : cyclone_lcell
-- Equation(s):
-- \U2|Decoder0~6_combout\ = (\U2|bitcnt\(2) & (!\U2|bitcnt\(3) & (!\U2|bitcnt\(0) & \U2|bitcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|bitcnt\(2),
	datab => \U2|bitcnt\(3),
	datac => \U2|bitcnt\(0),
	datad => \U2|bitcnt\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|Decoder0~6_combout\);

-- Location: LC_X5_Y10_N3
\U2|mem_1[1]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_1\(1) = DFFEAS((\U2|Decoder0~6_combout\ & ((\U2|mem_1[7]~0\) # ((!\U2|mem_1[7]~1_combout\ & \U2|mem_1\(1))))) # (!\U2|Decoder0~6_combout\ & (((\U2|mem_1\(1))))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc4c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_1[7]~1_combout\,
	datab => \U2|mem_1\(1),
	datac => \U2|Decoder0~6_combout\,
	datad => \U2|mem_1[7]~0\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_1\(1));

-- Location: LC_X3_Y10_N8
\U2|Decoder0~5\ : cyclone_lcell
-- Equation(s):
-- \U2|Decoder0~5_combout\ = (\U2|bitcnt\(1) & (!\U2|bitcnt\(3) & (\U2|bitcnt\(0) & !\U2|bitcnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|bitcnt\(1),
	datab => \U2|bitcnt\(3),
	datac => \U2|bitcnt\(0),
	datad => \U2|bitcnt\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|Decoder0~5_combout\);

-- Location: LC_X4_Y10_N4
\U2|mem_1[4]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_1\(4) = DFFEAS((\U2|Decoder0~5_combout\ & ((\U2|mem_1[7]~0\) # ((\U2|mem_1\(4) & !\U2|mem_1[7]~1_combout\)))) # (!\U2|Decoder0~5_combout\ & (\U2|mem_1\(4))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee4c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|Decoder0~5_combout\,
	datab => \U2|mem_1\(4),
	datac => \U2|mem_1[7]~1_combout\,
	datad => \U2|mem_1[7]~0\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_1\(4));

-- Location: LC_X5_Y10_N6
\U2|mem_1[0]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_1\(0) = DFFEAS((\U2|always3~3_combout\ & ((\U2|mem_1[7]~0\) # ((!\U2|mem_1[7]~1_combout\ & \U2|mem_1\(0))))) # (!\U2|always3~3_combout\ & (((\U2|mem_1\(0))))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc70",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_1[7]~1_combout\,
	datab => \U2|always3~3_combout\,
	datac => \U2|mem_1\(0),
	datad => \U2|mem_1[7]~0\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_1\(0));

-- Location: LC_X6_Y10_N8
\U2|Decoder0~4\ : cyclone_lcell
-- Equation(s):
-- \U2|Decoder0~4_combout\ = (!\U2|bitcnt\(2) & (!\U2|bitcnt\(3) & (\U2|bitcnt\(0) & !\U2|bitcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|bitcnt\(2),
	datab => \U2|bitcnt\(3),
	datac => \U2|bitcnt\(0),
	datad => \U2|bitcnt\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|Decoder0~4_combout\);

-- Location: LC_X4_Y9_N4
\U2|mem_1[6]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_1\(6) = DFFEAS((\U2|Decoder0~4_combout\ & ((\U2|mem_1[7]~0\) # ((\U2|mem_1\(6) & !\U2|mem_1[7]~1_combout\)))) # (!\U2|Decoder0~4_combout\ & (\U2|mem_1\(6))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2ea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_1\(6),
	datab => \U2|Decoder0~4_combout\,
	datac => \U2|mem_1[7]~0\,
	datad => \U2|mem_1[7]~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_1\(6));

-- Location: LC_X3_Y10_N7
\U2|Decoder0~0\ : cyclone_lcell
-- Equation(s):
-- \U2|Decoder0~0_combout\ = (\U2|bitcnt\(1) & (!\U2|bitcnt\(3) & (!\U2|bitcnt\(0) & !\U2|bitcnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|bitcnt\(1),
	datab => \U2|bitcnt\(3),
	datac => \U2|bitcnt\(0),
	datad => \U2|bitcnt\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|Decoder0~0_combout\);

-- Location: LC_X4_Y9_N5
\U2|mem_1[5]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_1\(5) = DFFEAS((\U2|Decoder0~0_combout\ & ((\U2|mem_1[7]~0\) # ((\U2|mem_1\(5) & !\U2|mem_1[7]~1_combout\)))) # (!\U2|Decoder0~0_combout\ & (\U2|mem_1\(5))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4ec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|Decoder0~0_combout\,
	datab => \U2|mem_1\(5),
	datac => \U2|mem_1[7]~0\,
	datad => \U2|mem_1[7]~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_1\(5));

-- Location: LC_X6_Y10_N5
\U2|Decoder0~1\ : cyclone_lcell
-- Equation(s):
-- \U2|Decoder0~1_combout\ = (!\U2|bitcnt\(2) & (!\U2|bitcnt\(3) & (!\U2|bitcnt\(0) & !\U2|bitcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|bitcnt\(2),
	datab => \U2|bitcnt\(3),
	datac => \U2|bitcnt\(0),
	datad => \U2|bitcnt\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|Decoder0~1_combout\);

-- Location: LC_X5_Y9_N0
\U2|mem_1[7]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_1\(7) = DFFEAS((\U2|Decoder0~1_combout\ & ((\U2|mem_1[7]~0\) # ((\U2|mem_1\(7) & !\U2|mem_1[7]~1_combout\)))) # (!\U2|Decoder0~1_combout\ & (\U2|mem_1\(7))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4ec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|Decoder0~1_combout\,
	datab => \U2|mem_1\(7),
	datac => \U2|mem_1[7]~0\,
	datad => \U2|mem_1[7]~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_1\(7));

-- Location: LC_X4_Y9_N3
\U2|mem_1[3]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_1\(3) = DFFEAS((\U2|Decoder0~2_combout\ & ((\U2|mem_1[7]~0\) # ((\U2|mem_1\(3) & !\U2|mem_1[7]~1_combout\)))) # (!\U2|Decoder0~2_combout\ & (\U2|mem_1\(3))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4ec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|Decoder0~2_combout\,
	datab => \U2|mem_1\(3),
	datac => \U2|mem_1[7]~0\,
	datad => \U2|mem_1[7]~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_1\(3));

-- Location: LC_X6_Y9_N4
\U2|Decoder0~3\ : cyclone_lcell
-- Equation(s):
-- \U2|Decoder0~3_combout\ = (\U2|bitcnt\(2) & (\U2|bitcnt\(0) & (!\U2|bitcnt\(1) & !\U2|bitcnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|bitcnt\(2),
	datab => \U2|bitcnt\(0),
	datac => \U2|bitcnt\(1),
	datad => \U2|bitcnt\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|Decoder0~3_combout\);

-- Location: LC_X4_Y9_N0
\U2|mem_1[2]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_1\(2) = DFFEAS((\U2|Decoder0~3_combout\ & ((\U2|mem_1[7]~0\) # ((\U2|mem_1\(2) & !\U2|mem_1[7]~1_combout\)))) # (!\U2|Decoder0~3_combout\ & (\U2|mem_1\(2))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2ea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_1\(2),
	datab => \U2|Decoder0~3_combout\,
	datac => \U2|mem_1[7]~0\,
	datad => \U2|mem_1[7]~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_1\(2));

-- Location: LC_X4_Y9_N1
\U3|Decoder0~0\ : cyclone_lcell
-- Equation(s):
-- \U3|Decoder0~0_combout\ = (!\U2|order\(2) & (!\U2|mem_1\(3) & (\U2|data_phase~regout\ & !\U2|mem_1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|order\(2),
	datab => \U2|mem_1\(3),
	datac => \U2|data_phase~regout\,
	datad => \U2|mem_1\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|Decoder0~0_combout\);

-- Location: LC_X5_Y9_N3
\U3|Decoder0~1\ : cyclone_lcell
-- Equation(s):
-- \U3|Decoder0~1_combout\ = (\U2|order\(1) & (\U2|mem_1\(7) & (\U2|order[1]~0\ & \U3|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|order\(1),
	datab => \U2|mem_1\(7),
	datac => \U2|order[1]~0\,
	datad => \U3|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|Decoder0~1_combout\);

-- Location: LC_X5_Y9_N7
\U3|Decoder0~2\ : cyclone_lcell
-- Equation(s):
-- \U3|Decoder0~2_combout\ = (!\U2|mem_1\(0) & (!\U2|mem_1\(6) & (\U2|mem_1\(5) & \U3|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|mem_1\(0),
	datab => \U2|mem_1\(6),
	datac => \U2|mem_1\(5),
	datad => \U3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|Decoder0~2_combout\);

-- Location: LC_X6_Y13_N2
\U3|Decoder0~3\ : cyclone_lcell
-- Equation(s):
-- \U3|Decoder0~3_combout\ = (!\U2|mem_1\(1) & (((!\U2|mem_1\(4) & \U3|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|mem_1\(1),
	datac => \U2|mem_1\(4),
	datad => \U3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|Decoder0~3_combout\);

-- Location: LC_X11_Y13_N6
\U3|enable_trigger_r[3]\ : cyclone_lcell
-- Equation(s):
-- \U3|enable_trigger_r\(3) = DFFEAS((((\U2|mem_2\(3)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~3_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(3),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|enable_trigger_r\(3));

-- Location: LC_X4_Y10_N3
\U2|mem_2[4]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_2\(4) = DFFEAS((\U2|Decoder0~5_combout\ & ((\U2|mem_2[5]~0_combout\) # ((!\U2|mem_2[5]~1_combout\ & \U2|mem_2\(4))))) # (!\U2|Decoder0~5_combout\ & (((\U2|mem_2\(4))))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa70",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|Decoder0~5_combout\,
	datab => \U2|mem_2[5]~1_combout\,
	datac => \U2|mem_2\(4),
	datad => \U2|mem_2[5]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_2\(4));

-- Location: LC_X11_Y13_N8
\U3|enable_trigger_r[4]\ : cyclone_lcell
-- Equation(s):
-- \U3|enable_trigger_r\(4) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~3_combout\, \U2|mem_2\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(4),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|enable_trigger_r\(4));

-- Location: LC_X4_Y10_N6
\U2|mem_2[5]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_2\(5) = DFFEAS((\U2|Decoder0~0_combout\ & ((\U2|mem_2[5]~0_combout\) # ((\U2|mem_2\(5) & !\U2|mem_2[5]~1_combout\)))) # (!\U2|Decoder0~0_combout\ & (\U2|mem_2\(5))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa2a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_2\(5),
	datab => \U2|mem_2[5]~1_combout\,
	datac => \U2|Decoder0~0_combout\,
	datad => \U2|mem_2[5]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_2\(5));

-- Location: LC_X6_Y10_N9
\U2|mem_2[2]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_2\(2) = DFFEAS((\U2|Decoder0~3_combout\ & ((\U2|mem_2[5]~0_combout\) # ((\U2|mem_2\(2) & !\U2|mem_2[5]~1_combout\)))) # (!\U2|Decoder0~3_combout\ & (\U2|mem_2\(2))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee4c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|Decoder0~3_combout\,
	datab => \U2|mem_2\(2),
	datac => \U2|mem_2[5]~1_combout\,
	datad => \U2|mem_2[5]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_2\(2));

-- Location: LC_X11_Y13_N5
\U3|enable_trigger_r[2]\ : cyclone_lcell
-- Equation(s):
-- \U3|enable_trigger_r\(2) = DFFEAS((((\U2|mem_2\(2)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~3_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(2),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|enable_trigger_r\(2));

-- Location: LC_X11_Y13_N3
\U3|enable_trigger_r[5]\ : cyclone_lcell
-- Equation(s):
-- \WideOr0~0\ = (\U3|enable_trigger_r\(3)) # ((\U3|enable_trigger_r\(4)) # ((D1_enable_trigger_r[5]) # (\U3|enable_trigger_r\(2))))
-- \U3|enable_trigger_r\(5) = DFFEAS(\WideOr0~0\, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~3_combout\, \U2|mem_2\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|enable_trigger_r\(3),
	datab => \U3|enable_trigger_r\(4),
	datac => \U2|mem_2\(5),
	datad => \U3|enable_trigger_r\(2),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WideOr0~0\,
	regout => \U3|enable_trigger_r\(5));

-- Location: LC_X6_Y10_N2
\U2|mem_2[0]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_2\(0) = DFFEAS((\U2|always3~3_combout\ & ((\U2|mem_2[5]~0_combout\) # ((\U2|mem_2\(0) & !\U2|mem_2[5]~1_combout\)))) # (!\U2|always3~3_combout\ & (\U2|mem_2\(0))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee2a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_2\(0),
	datab => \U2|always3~3_combout\,
	datac => \U2|mem_2[5]~1_combout\,
	datad => \U2|mem_2[5]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_2\(0));

-- Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\Switch_singal~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_Switch_singal,
	combout => \Switch_singal~combout\);

-- Location: LC_X5_Y3_N3
\U4|counter[0]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(0) = DFFEAS(((!\U4|counter\(0))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, )
-- \U4|counter[0]~58\ = CARRY(((\U4|counter\(0))))
-- \U4|counter[0]~58COUT1_80\ = CARRY(((\U4|counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U4|counter\(0),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(0),
	cout0 => \U4|counter[0]~58\,
	cout1 => \U4|counter[0]~58COUT1_80\);

-- Location: LC_X5_Y3_N4
\U4|counter[1]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(1) = DFFEAS((\U4|counter\(1) $ ((\U4|counter[0]~58\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, )
-- \U4|counter[1]~56\ = CARRY(((!\U4|counter[0]~58COUT1_80\) # (!\U4|counter\(1))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U4|counter\(1),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin0 => \U4|counter[0]~58\,
	cin1 => \U4|counter[0]~58COUT1_80\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(1),
	cout => \U4|counter[1]~56\);

-- Location: LC_X5_Y3_N5
\U4|counter[2]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(2) = DFFEAS((\U4|counter\(2) $ ((!\U4|counter[1]~56\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, )
-- \U4|counter[2]~21\ = CARRY(((\U4|counter\(2) & !\U4|counter[1]~56\)))
-- \U4|counter[2]~21COUT1_82\ = CARRY(((\U4|counter\(2) & !\U4|counter[1]~56\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U4|counter\(2),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[1]~56\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(2),
	cout0 => \U4|counter[2]~21\,
	cout1 => \U4|counter[2]~21COUT1_82\);

-- Location: LC_X5_Y3_N6
\U4|counter[3]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(3) = DFFEAS(\U4|counter\(3) $ (((((!\U4|counter[1]~56\ & \U4|counter[2]~21\) # (\U4|counter[1]~56\ & \U4|counter[2]~21COUT1_82\))))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, )
-- \U4|counter[3]~23\ = CARRY(((!\U4|counter[2]~21\)) # (!\U4|counter\(3)))
-- \U4|counter[3]~23COUT1_84\ = CARRY(((!\U4|counter[2]~21COUT1_82\)) # (!\U4|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|counter\(3),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[1]~56\,
	cin0 => \U4|counter[2]~21\,
	cin1 => \U4|counter[2]~21COUT1_82\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(3),
	cout0 => \U4|counter[3]~23\,
	cout1 => \U4|counter[3]~23COUT1_84\);

-- Location: LC_X5_Y3_N7
\U4|counter[4]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(4) = DFFEAS(\U4|counter\(4) $ ((((!(!\U4|counter[1]~56\ & \U4|counter[3]~23\) # (\U4|counter[1]~56\ & \U4|counter[3]~23COUT1_84\))))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, )
-- \U4|counter[4]~17\ = CARRY((\U4|counter\(4) & ((!\U4|counter[3]~23\))))
-- \U4|counter[4]~17COUT1_86\ = CARRY((\U4|counter\(4) & ((!\U4|counter[3]~23COUT1_84\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|counter\(4),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[1]~56\,
	cin0 => \U4|counter[3]~23\,
	cin1 => \U4|counter[3]~23COUT1_84\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(4),
	cout0 => \U4|counter[4]~17\,
	cout1 => \U4|counter[4]~17COUT1_86\);

-- Location: LC_X5_Y3_N8
\U4|counter[5]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(5) = DFFEAS((\U4|counter\(5) $ (((!\U4|counter[1]~56\ & \U4|counter[4]~17\) # (\U4|counter[1]~56\ & \U4|counter[4]~17COUT1_86\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, )
-- \U4|counter[5]~19\ = CARRY(((!\U4|counter[4]~17\) # (!\U4|counter\(5))))
-- \U4|counter[5]~19COUT1_88\ = CARRY(((!\U4|counter[4]~17COUT1_86\) # (!\U4|counter\(5))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U4|counter\(5),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[1]~56\,
	cin0 => \U4|counter[4]~17\,
	cin1 => \U4|counter[4]~17COUT1_86\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(5),
	cout0 => \U4|counter[5]~19\,
	cout1 => \U4|counter[5]~19COUT1_88\);

-- Location: LC_X5_Y3_N9
\U4|counter[6]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(6) = DFFEAS(\U4|counter\(6) $ ((((!(!\U4|counter[1]~56\ & \U4|counter[5]~19\) # (\U4|counter[1]~56\ & \U4|counter[5]~19COUT1_88\))))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, )
-- \U4|counter[6]~25\ = CARRY((\U4|counter\(6) & ((!\U4|counter[5]~19COUT1_88\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|counter\(6),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[1]~56\,
	cin0 => \U4|counter[5]~19\,
	cin1 => \U4|counter[5]~19COUT1_88\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(6),
	cout => \U4|counter[6]~25\);

-- Location: LC_X5_Y2_N0
\U4|counter[7]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(7) = DFFEAS((\U4|counter\(7) $ ((\U4|counter[6]~25\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, )
-- \U4|counter[7]~27\ = CARRY(((!\U4|counter[6]~25\) # (!\U4|counter\(7))))
-- \U4|counter[7]~27COUT1_90\ = CARRY(((!\U4|counter[6]~25\) # (!\U4|counter\(7))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U4|counter\(7),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[6]~25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(7),
	cout0 => \U4|counter[7]~27\,
	cout1 => \U4|counter[7]~27COUT1_90\);

-- Location: LC_X5_Y2_N1
\U4|counter[8]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(8) = DFFEAS(\U4|counter\(8) $ ((((!(!\U4|counter[6]~25\ & \U4|counter[7]~27\) # (\U4|counter[6]~25\ & \U4|counter[7]~27COUT1_90\))))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, )
-- \U4|counter[8]~29\ = CARRY((\U4|counter\(8) & ((!\U4|counter[7]~27\))))
-- \U4|counter[8]~29COUT1_92\ = CARRY((\U4|counter\(8) & ((!\U4|counter[7]~27COUT1_90\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|counter\(8),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[6]~25\,
	cin0 => \U4|counter[7]~27\,
	cin1 => \U4|counter[7]~27COUT1_90\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(8),
	cout0 => \U4|counter[8]~29\,
	cout1 => \U4|counter[8]~29COUT1_92\);

-- Location: LC_X5_Y2_N2
\U4|counter[9]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(9) = DFFEAS(\U4|counter\(9) $ (((((!\U4|counter[6]~25\ & \U4|counter[8]~29\) # (\U4|counter[6]~25\ & \U4|counter[8]~29COUT1_92\))))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, )
-- \U4|counter[9]~1\ = CARRY(((!\U4|counter[8]~29\)) # (!\U4|counter\(9)))
-- \U4|counter[9]~1COUT1_94\ = CARRY(((!\U4|counter[8]~29COUT1_92\)) # (!\U4|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|counter\(9),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[6]~25\,
	cin0 => \U4|counter[8]~29\,
	cin1 => \U4|counter[8]~29COUT1_92\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(9),
	cout0 => \U4|counter[9]~1\,
	cout1 => \U4|counter[9]~1COUT1_94\);

-- Location: LC_X5_Y2_N3
\U4|counter[10]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(10) = DFFEAS((\U4|counter\(10) $ ((!(!\U4|counter[6]~25\ & \U4|counter[9]~1\) # (\U4|counter[6]~25\ & \U4|counter[9]~1COUT1_94\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, )
-- \U4|counter[10]~3\ = CARRY(((\U4|counter\(10) & !\U4|counter[9]~1\)))
-- \U4|counter[10]~3COUT1_96\ = CARRY(((\U4|counter\(10) & !\U4|counter[9]~1COUT1_94\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U4|counter\(10),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[6]~25\,
	cin0 => \U4|counter[9]~1\,
	cin1 => \U4|counter[9]~1COUT1_94\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(10),
	cout0 => \U4|counter[10]~3\,
	cout1 => \U4|counter[10]~3COUT1_96\);

-- Location: LC_X5_Y2_N4
\U4|counter[11]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(11) = DFFEAS((\U4|counter\(11) $ (((!\U4|counter[6]~25\ & \U4|counter[10]~3\) # (\U4|counter[6]~25\ & \U4|counter[10]~3COUT1_96\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, )
-- \U4|counter[11]~5\ = CARRY(((!\U4|counter[10]~3COUT1_96\) # (!\U4|counter\(11))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U4|counter\(11),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[6]~25\,
	cin0 => \U4|counter[10]~3\,
	cin1 => \U4|counter[10]~3COUT1_96\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(11),
	cout => \U4|counter[11]~5\);

-- Location: LC_X5_Y2_N5
\U4|counter[12]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(12) = DFFEAS((\U4|counter\(12) $ ((!\U4|counter[11]~5\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, )
-- \U4|counter[12]~7\ = CARRY(((\U4|counter\(12) & !\U4|counter[11]~5\)))
-- \U4|counter[12]~7COUT1_98\ = CARRY(((\U4|counter\(12) & !\U4|counter[11]~5\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U4|counter\(12),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[11]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(12),
	cout0 => \U4|counter[12]~7\,
	cout1 => \U4|counter[12]~7COUT1_98\);

-- Location: LC_X5_Y2_N6
\U4|counter[13]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(13) = DFFEAS(\U4|counter\(13) $ (((((!\U4|counter[11]~5\ & \U4|counter[12]~7\) # (\U4|counter[11]~5\ & \U4|counter[12]~7COUT1_98\))))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, )
-- \U4|counter[13]~9\ = CARRY(((!\U4|counter[12]~7\)) # (!\U4|counter\(13)))
-- \U4|counter[13]~9COUT1_100\ = CARRY(((!\U4|counter[12]~7COUT1_98\)) # (!\U4|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|counter\(13),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[11]~5\,
	cin0 => \U4|counter[12]~7\,
	cin1 => \U4|counter[12]~7COUT1_98\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(13),
	cout0 => \U4|counter[13]~9\,
	cout1 => \U4|counter[13]~9COUT1_100\);

-- Location: LC_X5_Y2_N7
\U4|counter[14]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(14) = DFFEAS(\U4|counter\(14) $ ((((!(!\U4|counter[11]~5\ & \U4|counter[13]~9\) # (\U4|counter[11]~5\ & \U4|counter[13]~9COUT1_100\))))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, 
-- )
-- \U4|counter[14]~11\ = CARRY((\U4|counter\(14) & ((!\U4|counter[13]~9\))))
-- \U4|counter[14]~11COUT1_102\ = CARRY((\U4|counter\(14) & ((!\U4|counter[13]~9COUT1_100\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|counter\(14),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[11]~5\,
	cin0 => \U4|counter[13]~9\,
	cin1 => \U4|counter[13]~9COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(14),
	cout0 => \U4|counter[14]~11\,
	cout1 => \U4|counter[14]~11COUT1_102\);

-- Location: LC_X5_Y2_N8
\U4|counter[15]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(15) = DFFEAS((\U4|counter\(15) $ (((!\U4|counter[11]~5\ & \U4|counter[14]~11\) # (\U4|counter[11]~5\ & \U4|counter[14]~11COUT1_102\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, 
-- )
-- \U4|counter[15]~13\ = CARRY(((!\U4|counter[14]~11\) # (!\U4|counter\(15))))
-- \U4|counter[15]~13COUT1_104\ = CARRY(((!\U4|counter[14]~11COUT1_102\) # (!\U4|counter\(15))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U4|counter\(15),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[11]~5\,
	cin0 => \U4|counter[14]~11\,
	cin1 => \U4|counter[14]~11COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(15),
	cout0 => \U4|counter[15]~13\,
	cout1 => \U4|counter[15]~13COUT1_104\);

-- Location: LC_X5_Y2_N9
\U4|counter[16]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(16) = DFFEAS(\U4|counter\(16) $ ((((!(!\U4|counter[11]~5\ & \U4|counter[15]~13\) # (\U4|counter[11]~5\ & \U4|counter[15]~13COUT1_104\))))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , 
-- \U4|state.DONE~regout\, )
-- \U4|counter[16]~15\ = CARRY((\U4|counter\(16) & ((!\U4|counter[15]~13COUT1_104\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|counter\(16),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[11]~5\,
	cin0 => \U4|counter[15]~13\,
	cin1 => \U4|counter[15]~13COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(16),
	cout => \U4|counter[16]~15\);

-- Location: LC_X5_Y1_N0
\U4|counter[17]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(17) = DFFEAS((\U4|counter\(17) $ ((\U4|counter[16]~15\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, )
-- \U4|counter[17]~31\ = CARRY(((!\U4|counter[16]~15\) # (!\U4|counter\(17))))
-- \U4|counter[17]~31COUT1_106\ = CARRY(((!\U4|counter[16]~15\) # (!\U4|counter\(17))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U4|counter\(17),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[16]~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(17),
	cout0 => \U4|counter[17]~31\,
	cout1 => \U4|counter[17]~31COUT1_106\);

-- Location: LC_X5_Y1_N1
\U4|counter[18]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(18) = DFFEAS(\U4|counter\(18) $ ((((!(!\U4|counter[16]~15\ & \U4|counter[17]~31\) # (\U4|counter[16]~15\ & \U4|counter[17]~31COUT1_106\))))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , 
-- \U4|state.DONE~regout\, )
-- \U4|counter[18]~33\ = CARRY((\U4|counter\(18) & ((!\U4|counter[17]~31\))))
-- \U4|counter[18]~33COUT1_108\ = CARRY((\U4|counter\(18) & ((!\U4|counter[17]~31COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|counter\(18),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[16]~15\,
	cin0 => \U4|counter[17]~31\,
	cin1 => \U4|counter[17]~31COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(18),
	cout0 => \U4|counter[18]~33\,
	cout1 => \U4|counter[18]~33COUT1_108\);

-- Location: LC_X5_Y1_N2
\U4|counter[19]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(19) = DFFEAS(\U4|counter\(19) $ (((((!\U4|counter[16]~15\ & \U4|counter[18]~33\) # (\U4|counter[16]~15\ & \U4|counter[18]~33COUT1_108\))))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , 
-- \U4|state.DONE~regout\, )
-- \U4|counter[19]~35\ = CARRY(((!\U4|counter[18]~33\)) # (!\U4|counter\(19)))
-- \U4|counter[19]~35COUT1_110\ = CARRY(((!\U4|counter[18]~33COUT1_108\)) # (!\U4|counter\(19)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|counter\(19),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[16]~15\,
	cin0 => \U4|counter[18]~33\,
	cin1 => \U4|counter[18]~33COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(19),
	cout0 => \U4|counter[19]~35\,
	cout1 => \U4|counter[19]~35COUT1_110\);

-- Location: LC_X5_Y1_N3
\U4|counter[20]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(20) = DFFEAS((\U4|counter\(20) $ ((!(!\U4|counter[16]~15\ & \U4|counter[19]~35\) # (\U4|counter[16]~15\ & \U4|counter[19]~35COUT1_110\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , 
-- \U4|state.DONE~regout\, )
-- \U4|counter[20]~37\ = CARRY(((\U4|counter\(20) & !\U4|counter[19]~35\)))
-- \U4|counter[20]~37COUT1_112\ = CARRY(((\U4|counter\(20) & !\U4|counter[19]~35COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U4|counter\(20),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[16]~15\,
	cin0 => \U4|counter[19]~35\,
	cin1 => \U4|counter[19]~35COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(20),
	cout0 => \U4|counter[20]~37\,
	cout1 => \U4|counter[20]~37COUT1_112\);

-- Location: LC_X5_Y1_N4
\U4|counter[21]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(21) = DFFEAS((\U4|counter\(21) $ (((!\U4|counter[16]~15\ & \U4|counter[20]~37\) # (\U4|counter[16]~15\ & \U4|counter[20]~37COUT1_112\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , 
-- \U4|state.DONE~regout\, )
-- \U4|counter[21]~39\ = CARRY(((!\U4|counter[20]~37COUT1_112\) # (!\U4|counter\(21))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U4|counter\(21),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[16]~15\,
	cin0 => \U4|counter[20]~37\,
	cin1 => \U4|counter[20]~37COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(21),
	cout => \U4|counter[21]~39\);

-- Location: LC_X5_Y1_N5
\U4|counter[22]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(22) = DFFEAS((\U4|counter\(22) $ ((!\U4|counter[21]~39\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , \U4|state.DONE~regout\, )
-- \U4|counter[22]~41\ = CARRY(((\U4|counter\(22) & !\U4|counter[21]~39\)))
-- \U4|counter[22]~41COUT1_114\ = CARRY(((\U4|counter\(22) & !\U4|counter[21]~39\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U4|counter\(22),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[21]~39\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(22),
	cout0 => \U4|counter[22]~41\,
	cout1 => \U4|counter[22]~41COUT1_114\);

-- Location: LC_X5_Y1_N6
\U4|counter[23]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(23) = DFFEAS(\U4|counter\(23) $ (((((!\U4|counter[21]~39\ & \U4|counter[22]~41\) # (\U4|counter[21]~39\ & \U4|counter[22]~41COUT1_114\))))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , 
-- \U4|state.DONE~regout\, )
-- \U4|counter[23]~43\ = CARRY(((!\U4|counter[22]~41\)) # (!\U4|counter\(23)))
-- \U4|counter[23]~43COUT1_116\ = CARRY(((!\U4|counter[22]~41COUT1_114\)) # (!\U4|counter\(23)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|counter\(23),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[21]~39\,
	cin0 => \U4|counter[22]~41\,
	cin1 => \U4|counter[22]~41COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(23),
	cout0 => \U4|counter[23]~43\,
	cout1 => \U4|counter[23]~43COUT1_116\);

-- Location: LC_X5_Y1_N7
\U4|counter[24]\ : cyclone_lcell
-- Equation(s):
-- \U4|counter\(24) = DFFEAS(\U4|counter\(24) $ ((((!(!\U4|counter[21]~39\ & \U4|counter[23]~43\) # (\U4|counter[21]~39\ & \U4|counter[23]~43COUT1_116\))))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U4|counter[24]~54_combout\, , , 
-- \U4|state.DONE~regout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a5a5",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|counter\(24),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U4|state.DONE~regout\,
	ena => \U4|counter[24]~54_combout\,
	cin => \U4|counter[21]~39\,
	cin0 => \U4|counter[23]~43\,
	cin1 => \U4|counter[23]~43COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|counter\(24));

-- Location: LC_X6_Y2_N1
\U4|counter[24]~53\ : cyclone_lcell
-- Equation(s):
-- \U4|counter[24]~53_combout\ = (!\U4|counter[24]~52_combout\ & (((!\U4|counter[24]~51_combout\) # (!\U4|state.WAIT~regout\)) # (!\U4|counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "070f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|counter\(24),
	datab => \U4|state.WAIT~regout\,
	datac => \U4|counter[24]~52_combout\,
	datad => \U4|counter[24]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|counter[24]~53_combout\);

-- Location: LC_X7_Y2_N9
\U4|state.IDEL\ : cyclone_lcell
-- Equation(s):
-- \U4|state.IDEL~regout\ = DFFEAS((!\U4|state.DONE~regout\ & ((\U4|state.IDEL~regout\) # ((!\U4|counter[24]~53_combout\) # (!\Switch_singal~combout\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0b0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|state.IDEL~regout\,
	datab => \Switch_singal~combout\,
	datac => \U4|state.DONE~regout\,
	datad => \U4|counter[24]~53_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|state.IDEL~regout\);

-- Location: LC_X6_Y2_N2
\U4|counter[24]~54\ : cyclone_lcell
-- Equation(s):
-- \U4|counter[24]~54_combout\ = (((\U4|state.IDEL~regout\ & \U4|counter[24]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U4|state.IDEL~regout\,
	datad => \U4|counter[24]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|counter[24]~54_combout\);

-- Location: LC_X5_Y1_N9
\U4|counter[24]~50\ : cyclone_lcell
-- Equation(s):
-- \U4|counter[24]~50_combout\ = (\U4|counter\(18) & (\U4|counter\(21) & (\U4|counter\(19) & \U4|counter\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|counter\(18),
	datab => \U4|counter\(21),
	datac => \U4|counter\(19),
	datad => \U4|counter\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|counter[24]~50_combout\);

-- Location: LC_X6_Y2_N7
\U4|counter[24]~46\ : cyclone_lcell
-- Equation(s):
-- \U4|counter[24]~46_combout\ = (\U4|counter\(13) & (\U4|counter\(14) & (\U4|counter\(12) & \U4|counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|counter\(13),
	datab => \U4|counter\(14),
	datac => \U4|counter\(12),
	datad => \U4|counter\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|counter[24]~46_combout\);

-- Location: LC_X6_Y2_N4
\U4|counter[24]~47\ : cyclone_lcell
-- Equation(s):
-- \U4|counter[24]~47_combout\ = (\U4|counter\(10)) # ((\U4|counter\(7)) # ((\U4|counter\(6)) # (\U4|counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|counter\(10),
	datab => \U4|counter\(7),
	datac => \U4|counter\(6),
	datad => \U4|counter\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|counter[24]~47_combout\);

-- Location: LC_X6_Y2_N5
\U4|counter[24]~48\ : cyclone_lcell
-- Equation(s):
-- \U4|counter[24]~48_combout\ = ((\U4|counter[24]~46_combout\ & ((\U4|counter\(8)) # (\U4|counter[24]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|counter\(8),
	datac => \U4|counter[24]~46_combout\,
	datad => \U4|counter[24]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|counter[24]~48_combout\);

-- Location: LC_X6_Y2_N0
\U4|counter[24]~49\ : cyclone_lcell
-- Equation(s):
-- \U4|counter[24]~49_combout\ = (\U4|counter\(17)) # ((\U4|counter\(16) & ((\U4|counter\(15)) # (\U4|counter[24]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcf8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|counter\(15),
	datab => \U4|counter\(16),
	datac => \U4|counter\(17),
	datad => \U4|counter[24]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|counter[24]~49_combout\);

-- Location: LC_X6_Y2_N6
\U4|counter[24]~51\ : cyclone_lcell
-- Equation(s):
-- \U4|counter[24]~51_combout\ = (\U4|counter\(23)) # ((\U4|counter[24]~50_combout\ & (\U4|counter\(22) & \U4|counter[24]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eaaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|counter\(23),
	datab => \U4|counter[24]~50_combout\,
	datac => \U4|counter\(22),
	datad => \U4|counter[24]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|counter[24]~51_combout\);

-- Location: LC_X7_Y2_N4
\U4|state.DONE\ : cyclone_lcell
-- Equation(s):
-- \U4|state.DONE~regout\ = DFFEAS((\U4|counter[24]~51_combout\ & (\U4|counter\(24) & (!\U4|state.DONE~regout\ & \U4|state.WAIT~regout\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|counter[24]~51_combout\,
	datab => \U4|counter\(24),
	datac => \U4|state.DONE~regout\,
	datad => \U4|state.WAIT~regout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|state.DONE~regout\);

-- Location: LC_X7_Y2_N3
\U4|Selector3~0\ : cyclone_lcell
-- Equation(s):
-- \U4|Selector3~0_combout\ = (((!\U4|state.IDEL~regout\ & !\Switch_singal~combout\)) # (!\U4|counter[24]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "11ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|state.IDEL~regout\,
	datab => \Switch_singal~combout\,
	datad => \U4|counter[24]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|Selector3~0_combout\);

-- Location: LC_X7_Y2_N6
\U4|state.RUN\ : cyclone_lcell
-- Equation(s):
-- \U4|state.RUN~regout\ = DFFEAS((!\U4|state.DONE~regout\ & ((\U4|Selector3~0_combout\ & ((\U4|counter[24]~53_combout\))) # (!\U4|Selector3~0_combout\ & (\U4|state.RUN~regout\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|state.RUN~regout\,
	datab => \U4|state.DONE~regout\,
	datac => \U4|counter[24]~53_combout\,
	datad => \U4|Selector3~0_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|state.RUN~regout\);

-- Location: LC_X6_Y1_N2
\U4|LessThan0~6\ : cyclone_lcell
-- Equation(s):
-- \U4|LessThan0~6_combout\ = (\U4|counter\(23)) # ((\U4|counter\(24)) # ((\U4|counter\(22)) # (\U4|counter\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|counter\(23),
	datab => \U4|counter\(24),
	datac => \U4|counter\(22),
	datad => \U4|counter\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|LessThan0~6_combout\);

-- Location: LC_X6_Y1_N8
\U4|LessThan0~5\ : cyclone_lcell
-- Equation(s):
-- \U4|LessThan0~5_combout\ = (\U4|counter\(20)) # ((\U4|counter\(19)) # ((\U4|counter\(17)) # (\U4|counter\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|counter\(20),
	datab => \U4|counter\(19),
	datac => \U4|counter\(17),
	datad => \U4|counter\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|LessThan0~5_combout\);

-- Location: LC_X6_Y2_N3
\U4|LessThan0~1\ : cyclone_lcell
-- Equation(s):
-- \U4|LessThan0~1_combout\ = (\U4|counter\(13)) # ((\U4|counter\(14)) # ((\U4|counter\(15)) # (\U4|counter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|counter\(13),
	datab => \U4|counter\(14),
	datac => \U4|counter\(15),
	datad => \U4|counter\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|LessThan0~1_combout\);

-- Location: LC_X6_Y2_N9
\U4|LessThan0~0\ : cyclone_lcell
-- Equation(s):
-- \U4|LessThan0~0_combout\ = (\U4|counter\(10)) # ((\U4|counter\(11)) # ((\U4|counter\(12)) # (\U4|counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|counter\(10),
	datab => \U4|counter\(11),
	datac => \U4|counter\(12),
	datad => \U4|counter\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|LessThan0~0_combout\);

-- Location: LC_X6_Y2_N8
\U4|LessThan0~3\ : cyclone_lcell
-- Equation(s):
-- \U4|LessThan0~3_combout\ = ((\U4|counter\(7) & (\U4|counter\(6) & \U4|counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U4|counter\(7),
	datac => \U4|counter\(6),
	datad => \U4|counter\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|LessThan0~3_combout\);

-- Location: LC_X6_Y3_N1
\U4|LessThan0~2\ : cyclone_lcell
-- Equation(s):
-- \U4|LessThan0~2_combout\ = (\U4|counter\(5) & (\U4|counter\(4) & ((\U4|counter\(2)) # (\U4|counter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8880",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|counter\(5),
	datab => \U4|counter\(4),
	datac => \U4|counter\(2),
	datad => \U4|counter\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|LessThan0~2_combout\);

-- Location: LC_X7_Y2_N1
\U4|LessThan0~4\ : cyclone_lcell
-- Equation(s):
-- \U4|LessThan0~4_combout\ = (\U4|LessThan0~1_combout\) # ((\U4|LessThan0~0_combout\) # ((\U4|LessThan0~3_combout\ & \U4|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feee",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|LessThan0~1_combout\,
	datab => \U4|LessThan0~0_combout\,
	datac => \U4|LessThan0~3_combout\,
	datad => \U4|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|LessThan0~4_combout\);

-- Location: LC_X7_Y2_N2
\U4|counter[24]~52\ : cyclone_lcell
-- Equation(s):
-- \U4|counter[24]~52_combout\ = (\U4|state.RUN~regout\ & ((\U4|LessThan0~6_combout\) # ((\U4|LessThan0~5_combout\) # (\U4|LessThan0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaa8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|state.RUN~regout\,
	datab => \U4|LessThan0~6_combout\,
	datac => \U4|LessThan0~5_combout\,
	datad => \U4|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|counter[24]~52_combout\);

-- Location: LC_X7_Y2_N5
\U4|state.WAIT\ : cyclone_lcell
-- Equation(s):
-- \U4|state.WAIT~regout\ = DFFEAS((!\U4|state.DONE~regout\ & ((\U4|Selector3~0_combout\ & (\U4|counter[24]~52_combout\)) # (!\U4|Selector3~0_combout\ & ((\U4|state.WAIT~regout\))))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|counter[24]~52_combout\,
	datab => \U4|state.WAIT~regout\,
	datac => \U4|state.DONE~regout\,
	datad => \U4|Selector3~0_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|state.WAIT~regout\);

-- Location: LC_X7_Y2_N7
\U4|Selector4~0\ : cyclone_lcell
-- Equation(s):
-- \U4|Selector4~0_combout\ = (\U4|state.RUN~regout\ & (!\U4|LessThan0~6_combout\ & (!\U4|LessThan0~5_combout\ & !\U4|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|state.RUN~regout\,
	datab => \U4|LessThan0~6_combout\,
	datac => \U4|LessThan0~5_combout\,
	datad => \U4|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U4|Selector4~0_combout\);

-- Location: LC_X7_Y2_N8
\U4|switch_trigger_r\ : cyclone_lcell
-- Equation(s):
-- \U4|switch_trigger_r~regout\ = DFFEAS((\U4|Selector4~0_combout\) # ((\U4|switch_trigger_r~regout\ & ((\U4|state.WAIT~regout\) # (!\U4|state.IDEL~regout\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff8a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U4|switch_trigger_r~regout\,
	datab => \U4|state.WAIT~regout\,
	datac => \U4|state.IDEL~regout\,
	datad => \U4|Selector4~0_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U4|switch_trigger_r~regout\);

-- Location: LC_X5_Y4_N0
\U5|Add0~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Add0~40_combout\ = ((!\U5|counter\(0)))
-- \U5|Add0~42\ = CARRY(((\U5|counter\(0))))
-- \U5|Add0~42COUT1_54\ = CARRY(((\U5|counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|counter\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Add0~40_combout\,
	cout0 => \U5|Add0~42\,
	cout1 => \U5|Add0~42COUT1_54\);

-- Location: LC_X7_Y4_N8
\U5|counter[4]~3\ : cyclone_lcell
-- Equation(s):
-- \U5|counter[4]~3_combout\ = ((\U5|state.RTN~regout\) # ((\U5|state.CHG~regout\ & \U5|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|state.CHG~regout\,
	datac => \U5|LessThan0~1_combout\,
	datad => \U5|state.RTN~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|counter[4]~3_combout\);

-- Location: LC_X5_Y4_N5
\U5|Add0~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Add0~5_combout\ = \U5|counter\(5) $ ((((\U5|Add0~18\))))
-- \U5|Add0~7\ = CARRY(((!\U5|Add0~18\)) # (!\U5|counter\(5)))
-- \U5|Add0~7COUT1_62\ = CARRY(((!\U5|Add0~18\)) # (!\U5|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter\(5),
	cin => \U5|Add0~18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Add0~5_combout\,
	cout0 => \U5|Add0~7\,
	cout1 => \U5|Add0~7COUT1_62\);

-- Location: LC_X6_Y4_N3
\U5|counter[5]\ : cyclone_lcell
-- Equation(s):
-- \U5|counter\(5) = DFFEAS((\U5|Add0~5_combout\ & (!\U5|state.RTN~regout\ & ((!\U5|LessThan0~1_combout\) # (!\U5|state.CHG~regout\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U5|counter[4]~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0070",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|state.CHG~regout\,
	datab => \U5|LessThan0~1_combout\,
	datac => \U5|Add0~5_combout\,
	datad => \U5|state.RTN~regout\,
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U5|counter[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|counter\(5));

-- Location: LC_X5_Y4_N6
\U5|Add0~11\ : cyclone_lcell
-- Equation(s):
-- \U5|Add0~11_combout\ = (\U5|counter\(6) $ ((!(!\U5|Add0~18\ & \U5|Add0~7\) # (\U5|Add0~18\ & \U5|Add0~7COUT1_62\))))
-- \U5|Add0~13\ = CARRY(((\U5|counter\(6) & !\U5|Add0~7\)))
-- \U5|Add0~13COUT1_64\ = CARRY(((\U5|counter\(6) & !\U5|Add0~7COUT1_62\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|counter\(6),
	cin => \U5|Add0~18\,
	cin0 => \U5|Add0~7\,
	cin1 => \U5|Add0~7COUT1_62\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Add0~11_combout\,
	cout0 => \U5|Add0~13\,
	cout1 => \U5|Add0~13COUT1_64\);

-- Location: LC_X5_Y4_N7
\U5|Add0~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Add0~0_combout\ = \U5|counter\(7) $ (((((!\U5|Add0~18\ & \U5|Add0~13\) # (\U5|Add0~18\ & \U5|Add0~13COUT1_64\)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter\(7),
	cin => \U5|Add0~18\,
	cin0 => \U5|Add0~13\,
	cin1 => \U5|Add0~13COUT1_64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Add0~0_combout\);

-- Location: LC_X5_Y4_N9
\U5|counter[7]\ : cyclone_lcell
-- Equation(s):
-- \U5|counter\(7) = DFFEAS((\U5|counter[4]~2_combout\ & (((!\U5|counter[4]~3_combout\ & \U5|Add0~0_combout\)))) # (!\U5|counter[4]~2_combout\ & (\U5|counter\(7))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "30aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|counter\(7),
	datab => \U5|counter[4]~3_combout\,
	datac => \U5|Add0~0_combout\,
	datad => \U5|counter[4]~2_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|counter\(7));

-- Location: LC_X7_Y4_N3
\U5|counter[4]~1\ : cyclone_lcell
-- Equation(s):
-- \U5|counter[4]~1_combout\ = (\U5|counter[4]~0_combout\ & (((\U5|counter\(7)) # (\U5|LessThan1~1_combout\)) # (!\U5|state.WAIT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaa2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter[4]~0_combout\,
	datab => \U5|state.WAIT~regout\,
	datac => \U5|counter\(7),
	datad => \U5|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|counter[4]~1_combout\);

-- Location: LC_X7_Y4_N5
\U5|counter[4]~2\ : cyclone_lcell
-- Equation(s):
-- \U5|counter[4]~2_combout\ = ((\U5|state.CHG~regout\ & ((!\U5|LessThan0~1_combout\) # (!\U4|switch_trigger_r~regout\)))) # (!\U5|counter[4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7f33",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U4|switch_trigger_r~regout\,
	datab => \U5|counter[4]~1_combout\,
	datac => \U5|LessThan0~1_combout\,
	datad => \U5|state.CHG~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|counter[4]~2_combout\);

-- Location: LC_X6_Y4_N5
\U5|counter[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|counter\(0) = DFFEAS((\U5|Add0~40_combout\ & (!\U5|state.RTN~regout\ & ((!\U5|LessThan0~1_combout\) # (!\U5|state.CHG~regout\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U5|counter[4]~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0070",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|state.CHG~regout\,
	datab => \U5|LessThan0~1_combout\,
	datac => \U5|Add0~40_combout\,
	datad => \U5|state.RTN~regout\,
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U5|counter[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|counter\(0));

-- Location: LC_X5_Y4_N1
\U5|Add0~34\ : cyclone_lcell
-- Equation(s):
-- \U5|Add0~34_combout\ = \U5|counter\(1) $ ((((\U5|Add0~42\))))
-- \U5|Add0~36\ = CARRY(((!\U5|Add0~42\)) # (!\U5|counter\(1)))
-- \U5|Add0~36COUT1_56\ = CARRY(((!\U5|Add0~42COUT1_54\)) # (!\U5|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter\(1),
	cin0 => \U5|Add0~42\,
	cin1 => \U5|Add0~42COUT1_54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Add0~34_combout\,
	cout0 => \U5|Add0~36\,
	cout1 => \U5|Add0~36COUT1_56\);

-- Location: LC_X6_Y4_N2
\U5|counter[1]\ : cyclone_lcell
-- Equation(s):
-- \U5|counter\(1) = DFFEAS((\U5|Add0~34_combout\ & (!\U5|state.RTN~regout\ & ((!\U5|LessThan0~1_combout\) # (!\U5|state.CHG~regout\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U5|counter[4]~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "004c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|state.CHG~regout\,
	datab => \U5|Add0~34_combout\,
	datac => \U5|LessThan0~1_combout\,
	datad => \U5|state.RTN~regout\,
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U5|counter[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|counter\(1));

-- Location: LC_X5_Y4_N2
\U5|Add0~28\ : cyclone_lcell
-- Equation(s):
-- \U5|Add0~28_combout\ = (\U5|counter\(2) $ ((!\U5|Add0~36\)))
-- \U5|Add0~30\ = CARRY(((\U5|counter\(2) & !\U5|Add0~36\)))
-- \U5|Add0~30COUT1_58\ = CARRY(((\U5|counter\(2) & !\U5|Add0~36COUT1_56\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|counter\(2),
	cin0 => \U5|Add0~36\,
	cin1 => \U5|Add0~36COUT1_56\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Add0~28_combout\,
	cout0 => \U5|Add0~30\,
	cout1 => \U5|Add0~30COUT1_58\);

-- Location: LC_X6_Y4_N4
\U5|counter[2]\ : cyclone_lcell
-- Equation(s):
-- \U5|counter\(2) = DFFEAS((\U5|Add0~28_combout\ & (!\U5|state.RTN~regout\ & ((!\U5|LessThan0~1_combout\) # (!\U5|state.CHG~regout\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U5|counter[4]~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "004c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|state.CHG~regout\,
	datab => \U5|Add0~28_combout\,
	datac => \U5|LessThan0~1_combout\,
	datad => \U5|state.RTN~regout\,
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U5|counter[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|counter\(2));

-- Location: LC_X5_Y4_N3
\U5|Add0~22\ : cyclone_lcell
-- Equation(s):
-- \U5|Add0~22_combout\ = \U5|counter\(3) $ ((((\U5|Add0~30\))))
-- \U5|Add0~24\ = CARRY(((!\U5|Add0~30\)) # (!\U5|counter\(3)))
-- \U5|Add0~24COUT1_60\ = CARRY(((!\U5|Add0~30COUT1_58\)) # (!\U5|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter\(3),
	cin0 => \U5|Add0~30\,
	cin1 => \U5|Add0~30COUT1_58\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Add0~22_combout\,
	cout0 => \U5|Add0~24\,
	cout1 => \U5|Add0~24COUT1_60\);

-- Location: LC_X6_Y4_N1
\U5|counter[3]\ : cyclone_lcell
-- Equation(s):
-- \U5|counter\(3) = DFFEAS((\U5|Add0~22_combout\ & (!\U5|state.RTN~regout\ & ((!\U5|LessThan0~1_combout\) # (!\U5|state.CHG~regout\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U5|counter[4]~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0070",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|state.CHG~regout\,
	datab => \U5|LessThan0~1_combout\,
	datac => \U5|Add0~22_combout\,
	datad => \U5|state.RTN~regout\,
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U5|counter[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|counter\(3));

-- Location: LC_X5_Y4_N4
\U5|Add0~16\ : cyclone_lcell
-- Equation(s):
-- \U5|Add0~16_combout\ = (\U5|counter\(4) $ ((!\U5|Add0~24\)))
-- \U5|Add0~18\ = CARRY(((\U5|counter\(4) & !\U5|Add0~24COUT1_60\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|counter\(4),
	cin0 => \U5|Add0~24\,
	cin1 => \U5|Add0~24COUT1_60\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Add0~16_combout\,
	cout => \U5|Add0~18\);

-- Location: LC_X5_Y4_N8
\U5|counter[6]\ : cyclone_lcell
-- Equation(s):
-- \U5|counter\(6) = DFFEAS((\U5|counter[4]~2_combout\ & (\U5|Add0~11_combout\ & ((!\U5|counter[4]~3_combout\)))) # (!\U5|counter[4]~2_combout\ & (((\U5|counter\(6))))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "30b8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|Add0~11_combout\,
	datab => \U5|counter[4]~2_combout\,
	datac => \U5|counter\(6),
	datad => \U5|counter[4]~3_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|counter\(6));

-- Location: LC_X6_Y4_N9
\U5|LessThan0~0\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan0~0_combout\ = (\U5|counter\(5) & ((\U5|counter\(3)) # ((\U5|counter\(2)) # (\U5|counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter\(3),
	datab => \U5|counter\(2),
	datac => \U5|counter\(1),
	datad => \U5|counter\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan0~0_combout\);

-- Location: LC_X6_Y4_N8
\U5|LessThan0~1\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan0~1_combout\ = (\U5|counter\(6)) # ((\U5|counter\(7)) # ((\U5|LessThan0~0_combout\ & \U5|counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feee",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter\(6),
	datab => \U5|counter\(7),
	datac => \U5|LessThan0~0_combout\,
	datad => \U5|counter\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan0~1_combout\);

-- Location: LC_X8_Y4_N0
\U5|Selector2~2\ : cyclone_lcell
-- Equation(s):
-- \U5|Selector2~2_combout\ = (\U5|state.CHG~regout\ & ((\U5|LessThan0~1_combout\ & ((\U4|switch_trigger_r~regout\))) # (!\U5|LessThan0~1_combout\ & (\U5|state.WAIT~regout\)))) # (!\U5|state.CHG~regout\ & (\U5|state.WAIT~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea2a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|state.WAIT~regout\,
	datab => \U5|state.CHG~regout\,
	datac => \U5|LessThan0~1_combout\,
	datad => \U4|switch_trigger_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Selector2~2_combout\);

-- Location: LC_X8_Y4_N9
\U5|state.WAIT\ : cyclone_lcell
-- Equation(s):
-- \U5|state.WAIT~regout\ = DFFEAS((!\U5|Selector4~0_combout\ & (\U5|Selector2~2_combout\ & ((\U4|switch_trigger_r~regout\) # (!\U5|state.RTN~regout\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3010",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|state.RTN~regout\,
	datab => \U5|Selector4~0_combout\,
	datac => \U5|Selector2~2_combout\,
	datad => \U4|switch_trigger_r~regout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|state.WAIT~regout\);

-- Location: LC_X7_Y4_N9
\U5|Selector4~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Selector4~0_combout\ = ((\U5|state.WAIT~regout\ & ((\U5|counter\(7)) # (\U5|LessThan1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|state.WAIT~regout\,
	datac => \U5|counter\(7),
	datad => \U5|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Selector4~0_combout\);

-- Location: LC_X8_Y4_N4
\U5|Selector0~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Selector0~0_combout\ = ((\U5|LessThan0~1_combout\ & (\U5|state.CHG~regout\))) # (!\U5|state.00~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b3b3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|LessThan0~1_combout\,
	datab => \U5|state.00~regout\,
	datac => \U5|state.CHG~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Selector0~0_combout\);

-- Location: LC_X8_Y4_N5
\U5|state.00\ : cyclone_lcell
-- Equation(s):
-- \U5|state.00~regout\ = DFFEAS((\U4|switch_trigger_r~regout\) # ((!\U5|state.RTN~regout\ & ((\U5|Selector4~0_combout\) # (!\U5|Selector0~0_combout\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff45",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|state.RTN~regout\,
	datab => \U5|Selector4~0_combout\,
	datac => \U5|Selector0~0_combout\,
	datad => \U4|switch_trigger_r~regout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|state.00~regout\);

-- Location: LC_X8_Y4_N3
\U5|Selector1~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Selector1~0_combout\ = ((!\U5|Selector4~0_combout\ & ((!\U5|LessThan0~1_combout\) # (!\U5|state.CHG~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "003f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|state.CHG~regout\,
	datac => \U5|LessThan0~1_combout\,
	datad => \U5|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Selector1~0_combout\);

-- Location: LC_X8_Y4_N7
\U5|Selector3~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Selector3~0_combout\ = ((\U5|Selector1~0_combout\ & ((\U5|state.00~regout\) # (!\U4|switch_trigger_r~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|state.00~regout\,
	datac => \U4|switch_trigger_r~regout\,
	datad => \U5|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Selector3~0_combout\);

-- Location: LC_X8_Y4_N6
\U5|state.RTN\ : cyclone_lcell
-- Equation(s):
-- \U5|state.RTN~regout\ = DFFEAS((\U5|state.RTN~regout\ & (\U4|switch_trigger_r~regout\ & ((\U5|Selector3~0_combout\) # (\U5|Selector4~0_combout\)))) # (!\U5|state.RTN~regout\ & (((!\U5|Selector3~0_combout\ & \U5|Selector4~0_combout\)))), 
-- GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8d80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|state.RTN~regout\,
	datab => \U4|switch_trigger_r~regout\,
	datac => \U5|Selector3~0_combout\,
	datad => \U5|Selector4~0_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|state.RTN~regout\);

-- Location: LC_X7_Y4_N2
\U5|counter[4]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|counter[4]~0_combout\ = (((\U4|switch_trigger_r~regout\) # (!\U5|state.RTN~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U4|switch_trigger_r~regout\,
	datad => \U5|state.RTN~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|counter[4]~0_combout\);

-- Location: LC_X8_Y4_N8
\U5|state.CHG\ : cyclone_lcell
-- Equation(s):
-- \U5|state.CHG~regout\ = DFFEAS((\U5|counter[4]~0_combout\ & ((\U5|Selector3~0_combout\ & ((\U5|state.CHG~regout\))) # (!\U5|Selector3~0_combout\ & (\U5|Selector1~0_combout\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a088",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|counter[4]~0_combout\,
	datab => \U5|Selector1~0_combout\,
	datac => \U5|state.CHG~regout\,
	datad => \U5|Selector3~0_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|state.CHG~regout\);

-- Location: LC_X6_Y4_N0
\U5|counter[4]\ : cyclone_lcell
-- Equation(s):
-- \U5|counter\(4) = DFFEAS((\U5|Add0~16_combout\ & (!\U5|state.RTN~regout\ & ((!\U5|LessThan0~1_combout\) # (!\U5|state.CHG~regout\)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U5|counter[4]~2_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "004c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|state.CHG~regout\,
	datab => \U5|Add0~16_combout\,
	datac => \U5|LessThan0~1_combout\,
	datad => \U5|state.RTN~regout\,
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U5|counter[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|counter\(4));

-- Location: LC_X6_Y4_N6
\U5|LessThan1~0\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan1~0_combout\ = (((!\U5|counter\(2) & !\U5|counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|counter\(2),
	datad => \U5|counter\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan1~0_combout\);

-- Location: LC_X6_Y4_N7
\U5|LessThan1~1\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan1~1_combout\ = (\U5|counter\(5) & (\U5|counter\(6) & ((\U5|counter\(4)) # (!\U5|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "80c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|counter\(4),
	datab => \U5|counter\(5),
	datac => \U5|counter\(6),
	datad => \U5|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan1~1_combout\);

-- Location: LC_X7_Y4_N6
\U5|internal_singal\ : cyclone_lcell
-- Equation(s):
-- \U5|internal_singal~regout\ = DFFEAS((\U5|state.WAIT~regout\ & (((!\U5|LessThan1~1_combout\ & !\U5|counter\(7))))) # (!\U5|state.WAIT~regout\ & (\U5|internal_singal~regout\)), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "03aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|internal_singal~regout\,
	datab => \U5|LessThan1~1_combout\,
	datac => \U5|counter\(7),
	datad => \U5|state.WAIT~regout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|internal_singal~regout\);

-- Location: LC_X3_Y10_N2
\U2|mem_3[7]~1\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_3[7]~1_combout\ = ((\U2|order\(0) & (\U2|incycle~regout\ & \U2|always3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U2|order\(0),
	datac => \U2|incycle~regout\,
	datad => \U2|always3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|mem_3[7]~1_combout\);

-- Location: LC_X5_Y10_N0
\U2|mem_3[7]~0\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_3[7]~0_combout\ = (\U2|always3~1_combout\ & (\U2|order\(0) & (\U2|SDAr~regout\ & \U2|incycle~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|always3~1_combout\,
	datab => \U2|order\(0),
	datac => \U2|SDAr~regout\,
	datad => \U2|incycle~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U2|mem_3[7]~0_combout\);

-- Location: LC_X4_Y10_N7
\U2|mem_3[6]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_3\(6) = DFFEAS((\U2|Decoder0~4_combout\ & ((\U2|mem_3[7]~0_combout\) # ((\U2|mem_3\(6) & !\U2|mem_3[7]~1_combout\)))) # (!\U2|Decoder0~4_combout\ & (\U2|mem_3\(6))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_3\(6),
	datab => \U2|mem_3[7]~1_combout\,
	datac => \U2|mem_3[7]~0_combout\,
	datad => \U2|Decoder0~4_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_3\(6));

-- Location: LC_X5_Y10_N5
\U2|mem_3[0]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_3\(0) = DFFEAS((\U2|always3~3_combout\ & ((\U2|mem_3[7]~0_combout\) # ((\U2|mem_3\(0) & !\U2|mem_3[7]~1_combout\)))) # (!\U2|always3~3_combout\ & (\U2|mem_3\(0))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_3\(0),
	datab => \U2|mem_3[7]~0_combout\,
	datac => \U2|always3~3_combout\,
	datad => \U2|mem_3[7]~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_3\(0));

-- Location: LC_X4_Y10_N9
\U2|mem_3[2]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_3\(2) = DFFEAS((\U2|Decoder0~3_combout\ & ((\U2|mem_3[7]~0_combout\) # ((\U2|mem_3\(2) & !\U2|mem_3[7]~1_combout\)))) # (!\U2|Decoder0~3_combout\ & (\U2|mem_3\(2))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_3\(2),
	datab => \U2|mem_3[7]~1_combout\,
	datac => \U2|mem_3[7]~0_combout\,
	datad => \U2|Decoder0~3_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_3\(2));

-- Location: LC_X4_Y10_N0
\U2|mem_2[1]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_2\(1) = DFFEAS((\U2|Decoder0~6_combout\ & ((\U2|mem_2[5]~0_combout\) # ((\U2|mem_2\(1) & !\U2|mem_2[5]~1_combout\)))) # (!\U2|Decoder0~6_combout\ & (\U2|mem_2\(1))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa2a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_2\(1),
	datab => \U2|mem_2[5]~1_combout\,
	datac => \U2|Decoder0~6_combout\,
	datad => \U2|mem_2[5]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_2\(1));

-- Location: LC_X4_Y10_N1
\U3|multi_pulse_r~5\ : cyclone_lcell
-- Equation(s):
-- \U3|multi_pulse_r~5_combout\ = (\U2|mem_3\(6) & (\U2|mem_3\(0) & (!\U2|mem_3\(2) & \U2|mem_2\(1)))) # (!\U2|mem_3\(6) & (!\U2|mem_3\(0) & (\U2|mem_3\(2) & !\U2|mem_2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0810",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|mem_3\(6),
	datab => \U2|mem_3\(0),
	datac => \U2|mem_3\(2),
	datad => \U2|mem_2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|multi_pulse_r~5_combout\);

-- Location: LC_X4_Y10_N8
\U2|mem_3[5]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_3\(5) = DFFEAS((\U2|Decoder0~0_combout\ & ((\U2|mem_3[7]~0_combout\) # ((\U2|mem_3\(5) & !\U2|mem_3[7]~1_combout\)))) # (!\U2|Decoder0~0_combout\ & (\U2|mem_3\(5))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_3\(5),
	datab => \U2|mem_3[7]~1_combout\,
	datac => \U2|mem_3[7]~0_combout\,
	datad => \U2|Decoder0~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_3\(5));

-- Location: LC_X7_Y9_N7
\U3|multi_pulse_r~4\ : cyclone_lcell
-- Equation(s):
-- \U3|multi_pulse_r~4_combout\ = (\U2|mem_2\(3) & ((\U2|mem_3\(5)) # ((!\U3|multi_pulse_r~regout\)))) # (!\U2|mem_2\(3) & (\U2|mem_3\(5) & ((!\U3|multi_pulse_r~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88ee",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|mem_2\(3),
	datab => \U2|mem_3\(5),
	datad => \U3|multi_pulse_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|multi_pulse_r~4_combout\);

-- Location: LC_X3_Y10_N9
\U3|multi_pulse_r~6\ : cyclone_lcell
-- Equation(s):
-- \U3|multi_pulse_r~6_combout\ = (\U3|multi_pulse_r~5_combout\ & ((\U3|multi_pulse_r~regout\ & (\U3|multi_pulse_r~4_combout\ & !\U2|mem_2\(2))) # (!\U3|multi_pulse_r~regout\ & (!\U3|multi_pulse_r~4_combout\ & \U2|mem_2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0280",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|multi_pulse_r~5_combout\,
	datab => \U3|multi_pulse_r~regout\,
	datac => \U3|multi_pulse_r~4_combout\,
	datad => \U2|mem_2\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|multi_pulse_r~6_combout\);

-- Location: LC_X4_Y10_N2
\U2|mem_2[7]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_2\(7) = DFFEAS((\U2|Decoder0~1_combout\ & ((\U2|mem_2[5]~0_combout\) # ((\U2|mem_2\(7) & !\U2|mem_2[5]~1_combout\)))) # (!\U2|Decoder0~1_combout\ & (\U2|mem_2\(7))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa2a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_2\(7),
	datab => \U2|mem_2[5]~1_combout\,
	datac => \U2|Decoder0~1_combout\,
	datad => \U2|mem_2[5]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_2\(7));

-- Location: LC_X6_Y10_N1
\U2|mem_2[6]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_2\(6) = DFFEAS((\U2|Decoder0~4_combout\ & ((\U2|mem_2[5]~0_combout\) # ((\U2|mem_2\(6) & !\U2|mem_2[5]~1_combout\)))) # (!\U2|Decoder0~4_combout\ & (\U2|mem_2\(6))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee2a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_2\(6),
	datab => \U2|Decoder0~4_combout\,
	datac => \U2|mem_2[5]~1_combout\,
	datad => \U2|mem_2[5]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_2\(6));

-- Location: LC_X7_Y9_N9
\U3|multi_pulse_r~0\ : cyclone_lcell
-- Equation(s):
-- \U3|multi_pulse_r~0_combout\ = (!\U2|mem_1\(4) & (!\U2|mem_2\(5) & (!\U2|mem_2\(7) & !\U2|mem_2\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|mem_1\(4),
	datab => \U2|mem_2\(5),
	datac => \U2|mem_2\(7),
	datad => \U2|mem_2\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|multi_pulse_r~0_combout\);

-- Location: LC_X4_Y10_N5
\U2|mem_3[3]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_3\(3) = DFFEAS((\U2|Decoder0~2_combout\ & ((\U2|mem_3[7]~0_combout\) # ((\U2|mem_3\(3) & !\U2|mem_3[7]~1_combout\)))) # (!\U2|Decoder0~2_combout\ & (\U2|mem_3\(3))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_3\(3),
	datab => \U2|mem_3[7]~1_combout\,
	datac => \U2|mem_3[7]~0_combout\,
	datad => \U2|Decoder0~2_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_3\(3));

-- Location: LC_X5_Y10_N8
\U2|mem_3[1]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_3\(1) = DFFEAS((\U2|Decoder0~6_combout\ & ((\U2|mem_3[7]~0_combout\) # ((\U2|mem_3\(1) & !\U2|mem_3[7]~1_combout\)))) # (!\U2|Decoder0~6_combout\ & (\U2|mem_3\(1))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_3\(1),
	datab => \U2|mem_3[7]~0_combout\,
	datac => \U2|Decoder0~6_combout\,
	datad => \U2|mem_3[7]~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_3\(1));

-- Location: LC_X5_Y10_N7
\U2|mem_3[4]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_3\(4) = DFFEAS((\U2|Decoder0~5_combout\ & ((\U2|mem_3[7]~0_combout\) # ((\U2|mem_3\(4) & !\U2|mem_3[7]~1_combout\)))) # (!\U2|Decoder0~5_combout\ & (\U2|mem_3\(4))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_3\(4),
	datab => \U2|mem_3[7]~0_combout\,
	datac => \U2|Decoder0~5_combout\,
	datad => \U2|mem_3[7]~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_3\(4));

-- Location: LC_X6_Y10_N3
\U2|mem_3[7]\ : cyclone_lcell
-- Equation(s):
-- \U2|mem_3\(7) = DFFEAS((\U2|Decoder0~1_combout\ & ((\U2|mem_3[7]~0_combout\) # ((\U2|mem_3\(7) & !\U2|mem_3[7]~1_combout\)))) # (!\U2|Decoder0~1_combout\ & (\U2|mem_3\(7))), !GLOBAL(\SCL~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2ea",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_SCL~combout\,
	dataa => \U2|mem_3\(7),
	datab => \U2|Decoder0~1_combout\,
	datac => \U2|mem_3[7]~0_combout\,
	datad => \U2|mem_3[7]~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U2|mem_3\(7));

-- Location: LC_X7_Y10_N1
\U3|multi_pulse_r~1\ : cyclone_lcell
-- Equation(s):
-- \U3|multi_pulse_r~1_combout\ = (!\U2|mem_2\(4) & (!\U2|mem_3\(4) & (!\U2|mem_3\(7) & \U2|mem_2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|mem_2\(4),
	datab => \U2|mem_3\(4),
	datac => \U2|mem_3\(7),
	datad => \U2|mem_2\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|multi_pulse_r~1_combout\);

-- Location: LC_X7_Y10_N2
\U3|multi_pulse_r~2\ : cyclone_lcell
-- Equation(s):
-- \U3|multi_pulse_r~2_combout\ = (\U2|mem_3\(3) & (((!\U2|mem_3\(1) & \U3|multi_pulse_r~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|mem_3\(3),
	datac => \U2|mem_3\(1),
	datad => \U3|multi_pulse_r~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|multi_pulse_r~2_combout\);

-- Location: LC_X3_Y10_N4
\U3|multi_pulse_r~3\ : cyclone_lcell
-- Equation(s):
-- \U3|multi_pulse_r~3_combout\ = (\U3|Decoder0~2_combout\ & (\U2|mem_1\(1) & (\U3|multi_pulse_r~0_combout\ & \U3|multi_pulse_r~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|Decoder0~2_combout\,
	datab => \U2|mem_1\(1),
	datac => \U3|multi_pulse_r~0_combout\,
	datad => \U3|multi_pulse_r~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|multi_pulse_r~3_combout\);

-- Location: LC_X3_Y10_N5
\U3|multi_pulse_r\ : cyclone_lcell
-- Equation(s):
-- \U3|multi_pulse_r~regout\ = DFFEAS((\U3|multi_pulse_r~6_combout\ & ((\U3|multi_pulse_r~3_combout\ & ((!\U2|mem_2\(1)))) # (!\U3|multi_pulse_r~3_combout\ & (\U3|multi_pulse_r~regout\)))) # (!\U3|multi_pulse_r~6_combout\ & (\U3|multi_pulse_r~regout\)), 
-- GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4ecc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|multi_pulse_r~6_combout\,
	datab => \U3|multi_pulse_r~regout\,
	datac => \U2|mem_2\(1),
	datad => \U3|multi_pulse_r~3_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|multi_pulse_r~regout\);

-- Location: LC_X9_Y13_N8
\U5|en_trigger_before[1]\ : cyclone_lcell
-- Equation(s):
-- \U5|en_trigger_before\(1) = DFFEAS((((\U3|enable_trigger_r\(1)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U5|Rload~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U3|enable_trigger_r\(1),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U5|Rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|en_trigger_before\(1));

-- Location: LC_X9_Y13_N9
\U5|en_trigger_before[2]\ : cyclone_lcell
-- Equation(s):
-- \U5|Rload~1\ = (\U3|enable_trigger_r\(2) & ((\U5|en_trigger_before\(1) $ (\U3|enable_trigger_r\(1))) # (!F1_en_trigger_before[2]))) # (!\U3|enable_trigger_r\(2) & ((F1_en_trigger_before[2]) # (\U5|en_trigger_before\(1) $ (\U3|enable_trigger_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7bde",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|enable_trigger_r\(2),
	datab => \U5|en_trigger_before\(1),
	datac => \U3|enable_trigger_r\(2),
	datad => \U3|enable_trigger_r\(1),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U5|Rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Rload~1\,
	regout => \U5|en_trigger_before\(2));

-- Location: LC_X9_Y13_N7
\U5|dcnt[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|dcnt\(0) = DFFEAS((((!\U5|dcnt\(0) & !\U5|Rload~4_combout\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U5|dcnt\(0),
	datad => \U5|Rload~4_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|dcnt\(0));

-- Location: LC_X9_Y13_N4
\U5|dcnt[1]\ : cyclone_lcell
-- Equation(s):
-- \U5|dcnt\(1) = DFFEAS(((!\U5|Rload~4_combout\ & (\U5|dcnt\(1) $ (\U5|dcnt\(0))))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "003c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U5|dcnt\(1),
	datac => \U5|dcnt\(0),
	datad => \U5|Rload~4_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|dcnt\(1));

-- Location: LC_X9_Y13_N1
\U5|dcnt[2]\ : cyclone_lcell
-- Equation(s):
-- \U5|dcnt\(2) = DFFEAS((!\U5|Rload~4_combout\ & (\U5|dcnt\(2) $ (((\U5|dcnt\(1) & \U5|dcnt\(0)))))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "006a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|dcnt\(2),
	datab => \U5|dcnt\(1),
	datac => \U5|dcnt\(0),
	datad => \U5|Rload~4_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|dcnt\(2));

-- Location: LC_X9_Y13_N3
\U5|LessThan5~0\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan5~0_combout\ = ((!\U5|dcnt\(1) & (!\U5|dcnt\(0)))) # (!\U5|dcnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5757",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|dcnt\(2),
	datab => \U5|dcnt\(1),
	datac => \U5|dcnt\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan5~0_combout\);

-- Location: LC_X10_Y13_N4
\U5|en_trigger_before[3]\ : cyclone_lcell
-- Equation(s):
-- \U5|en_trigger_before\(3) = DFFEAS((((\U3|enable_trigger_r\(3)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U5|Rload~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U3|enable_trigger_r\(3),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U5|Rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|en_trigger_before\(3));

-- Location: LC_X10_Y13_N1
\U5|en_trigger_before[4]\ : cyclone_lcell
-- Equation(s):
-- \U5|Rload~2\ = (\U3|enable_trigger_r\(3) & ((F1_en_trigger_before[4] $ (\U3|enable_trigger_r\(4))) # (!\U5|en_trigger_before\(3)))) # (!\U3|enable_trigger_r\(3) & ((\U5|en_trigger_before\(3)) # (F1_en_trigger_before[4] $ (\U3|enable_trigger_r\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6ff6",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|enable_trigger_r\(3),
	datab => \U5|en_trigger_before\(3),
	datac => \U3|enable_trigger_r\(4),
	datad => \U3|enable_trigger_r\(4),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U5|Rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Rload~2\,
	regout => \U5|en_trigger_before\(4));

-- Location: LC_X10_Y13_N2
\U5|en_trigger_before[5]\ : cyclone_lcell
-- Equation(s):
-- \U5|Rload~3\ = ((\U5|Rload~2\) # (\U3|enable_trigger_r\(5) $ (F1_en_trigger_before[5])))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff5a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|enable_trigger_r\(5),
	datac => \U3|enable_trigger_r\(5),
	datad => \U5|Rload~2\,
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U5|Rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Rload~3\,
	regout => \U5|en_trigger_before\(5));

-- Location: LC_X9_Y13_N2
\U5|befor\ : cyclone_lcell
-- Equation(s):
-- \U5|befor~regout\ = DFFEAS((((\U3|multi_pulse_r~regout\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U5|Rload~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U3|multi_pulse_r~regout\,
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U5|Rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|befor~regout\);

-- Location: LC_X9_Y13_N5
\U5|en_trigger_before[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Rload~0\ = (\U5|befor~regout\ & ((\U3|enable_trigger_r\(0) $ (F1_en_trigger_before[0])) # (!\U3|multi_pulse_r~regout\))) # (!\U5|befor~regout\ & ((\U3|multi_pulse_r~regout\) # (\U3|enable_trigger_r\(0) $ (F1_en_trigger_before[0]))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7dbe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|befor~regout\,
	datab => \U3|enable_trigger_r\(0),
	datac => \U3|enable_trigger_r\(0),
	datad => \U3|multi_pulse_r~regout\,
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U5|Rload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Rload~0\,
	regout => \U5|en_trigger_before\(0));

-- Location: LC_X9_Y13_N6
\U5|Rload~4\ : cyclone_lcell
-- Equation(s):
-- \U5|Rload~4_combout\ = ((!\U5|Rload~1\ & (!\U5|Rload~3\ & !\U5|Rload~0\))) # (!\U5|LessThan5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3337",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Rload~1\,
	datab => \U5|LessThan5~0_combout\,
	datac => \U5|Rload~3\,
	datad => \U5|Rload~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Rload~4_combout\);

-- Location: LC_X9_Y4_N2
\U5|Rload\ : cyclone_lcell
-- Equation(s):
-- \U5|Rload~regout\ = DFFEAS((((!\U5|Rload~4_combout\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U5|Rload~4_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|Rload~regout\);

-- Location: LC_X8_Y4_N1
\U5|Selector4~1\ : cyclone_lcell
-- Equation(s):
-- \U5|Selector4~1_combout\ = (\U5|state.00~regout\ & (((\U5|Selector4~0_combout\)))) # (!\U5|state.00~regout\ & (\U5|Rload~regout\ & ((!\U4|switch_trigger_r~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Rload~regout\,
	datab => \U5|Selector4~0_combout\,
	datac => \U4|switch_trigger_r~regout\,
	datad => \U5|state.00~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Selector4~1_combout\);

-- Location: LC_X8_Y4_N2
\U5|latch_r\ : cyclone_lcell
-- Equation(s):
-- \U5|latch_r~regout\ = DFFEAS((\U5|latch_r~regout\ & (((!\U5|Selector4~1_combout\)))) # (!\U5|latch_r~regout\ & (\U5|state.00~regout\ & (\U3|multi_pulse_r~regout\ & \U5|Selector4~1_combout\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "40aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|latch_r~regout\,
	datab => \U5|state.00~regout\,
	datac => \U3|multi_pulse_r~regout\,
	datad => \U5|Selector4~1_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|latch_r~regout\);

-- Location: LC_X17_Y10_N2
\U5|tock[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(0) = DFFEAS((!\U5|tock\(0)), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[0]~1\ = CARRY((\U5|tock\(0)))
-- \U5|tock[0]~1COUT1_77\ = CARRY((\U5|tock\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	dataa => \U5|tock\(0),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(0),
	cout0 => \U5|tock[0]~1\,
	cout1 => \U5|tock[0]~1COUT1_77\);

-- Location: LC_X17_Y10_N3
\U5|tock[1]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(1) = DFFEAS((\U5|tock\(1) $ ((\U5|tock[0]~1\))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[1]~3\ = CARRY(((!\U5|tock[0]~1\) # (!\U5|tock\(1))))
-- \U5|tock[1]~3COUT1_79\ = CARRY(((!\U5|tock[0]~1COUT1_77\) # (!\U5|tock\(1))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	datab => \U5|tock\(1),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin0 => \U5|tock[0]~1\,
	cin1 => \U5|tock[0]~1COUT1_77\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(1),
	cout0 => \U5|tock[1]~3\,
	cout1 => \U5|tock[1]~3COUT1_79\);

-- Location: LC_X17_Y10_N4
\U5|tock[2]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(2) = DFFEAS((\U5|tock\(2) $ ((!\U5|tock[1]~3\))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[2]~5\ = CARRY(((\U5|tock\(2) & !\U5|tock[1]~3COUT1_79\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	datab => \U5|tock\(2),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin0 => \U5|tock[1]~3\,
	cin1 => \U5|tock[1]~3COUT1_79\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(2),
	cout => \U5|tock[2]~5\);

-- Location: LC_X17_Y10_N5
\U5|tock[3]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(3) = DFFEAS((\U5|tock\(3) $ ((\U5|tock[2]~5\))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[3]~7\ = CARRY(((!\U5|tock[2]~5\) # (!\U5|tock\(3))))
-- \U5|tock[3]~7COUT1_81\ = CARRY(((!\U5|tock[2]~5\) # (!\U5|tock\(3))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	datab => \U5|tock\(3),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[2]~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(3),
	cout0 => \U5|tock[3]~7\,
	cout1 => \U5|tock[3]~7COUT1_81\);

-- Location: LC_X17_Y10_N6
\U5|tock[4]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(4) = DFFEAS(\U5|tock\(4) $ ((((!(!\U5|tock[2]~5\ & \U5|tock[3]~7\) # (\U5|tock[2]~5\ & \U5|tock[3]~7COUT1_81\))))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[4]~9\ = CARRY((\U5|tock\(4) & ((!\U5|tock[3]~7\))))
-- \U5|tock[4]~9COUT1_83\ = CARRY((\U5|tock\(4) & ((!\U5|tock[3]~7COUT1_81\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	dataa => \U5|tock\(4),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[2]~5\,
	cin0 => \U5|tock[3]~7\,
	cin1 => \U5|tock[3]~7COUT1_81\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(4),
	cout0 => \U5|tock[4]~9\,
	cout1 => \U5|tock[4]~9COUT1_83\);

-- Location: LC_X17_Y10_N7
\U5|tock[5]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(5) = DFFEAS(\U5|tock\(5) $ (((((!\U5|tock[2]~5\ & \U5|tock[4]~9\) # (\U5|tock[2]~5\ & \U5|tock[4]~9COUT1_83\))))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[5]~11\ = CARRY(((!\U5|tock[4]~9\)) # (!\U5|tock\(5)))
-- \U5|tock[5]~11COUT1_85\ = CARRY(((!\U5|tock[4]~9COUT1_83\)) # (!\U5|tock\(5)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	dataa => \U5|tock\(5),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[2]~5\,
	cin0 => \U5|tock[4]~9\,
	cin1 => \U5|tock[4]~9COUT1_83\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(5),
	cout0 => \U5|tock[5]~11\,
	cout1 => \U5|tock[5]~11COUT1_85\);

-- Location: LC_X17_Y10_N8
\U5|tock[6]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(6) = DFFEAS((\U5|tock\(6) $ ((!(!\U5|tock[2]~5\ & \U5|tock[5]~11\) # (\U5|tock[2]~5\ & \U5|tock[5]~11COUT1_85\)))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[6]~13\ = CARRY(((\U5|tock\(6) & !\U5|tock[5]~11\)))
-- \U5|tock[6]~13COUT1_87\ = CARRY(((\U5|tock\(6) & !\U5|tock[5]~11COUT1_85\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	datab => \U5|tock\(6),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[2]~5\,
	cin0 => \U5|tock[5]~11\,
	cin1 => \U5|tock[5]~11COUT1_85\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(6),
	cout0 => \U5|tock[6]~13\,
	cout1 => \U5|tock[6]~13COUT1_87\);

-- Location: LC_X17_Y10_N9
\U5|tock[7]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(7) = DFFEAS(\U5|tock\(7) $ (((((!\U5|tock[2]~5\ & \U5|tock[6]~13\) # (\U5|tock[2]~5\ & \U5|tock[6]~13COUT1_87\))))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[7]~15\ = CARRY(((!\U5|tock[6]~13COUT1_87\)) # (!\U5|tock\(7)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	dataa => \U5|tock\(7),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[2]~5\,
	cin0 => \U5|tock[6]~13\,
	cin1 => \U5|tock[6]~13COUT1_87\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(7),
	cout => \U5|tock[7]~15\);

-- Location: LC_X17_Y9_N0
\U5|tock[8]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(8) = DFFEAS((\U5|tock\(8) $ ((!\U5|tock[7]~15\))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[8]~17\ = CARRY(((\U5|tock\(8) & !\U5|tock[7]~15\)))
-- \U5|tock[8]~17COUT1_89\ = CARRY(((\U5|tock\(8) & !\U5|tock[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	datab => \U5|tock\(8),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[7]~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(8),
	cout0 => \U5|tock[8]~17\,
	cout1 => \U5|tock[8]~17COUT1_89\);

-- Location: LC_X17_Y9_N1
\U5|tock[9]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(9) = DFFEAS(\U5|tock\(9) $ (((((!\U5|tock[7]~15\ & \U5|tock[8]~17\) # (\U5|tock[7]~15\ & \U5|tock[8]~17COUT1_89\))))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[9]~19\ = CARRY(((!\U5|tock[8]~17\)) # (!\U5|tock\(9)))
-- \U5|tock[9]~19COUT1_91\ = CARRY(((!\U5|tock[8]~17COUT1_89\)) # (!\U5|tock\(9)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	dataa => \U5|tock\(9),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[7]~15\,
	cin0 => \U5|tock[8]~17\,
	cin1 => \U5|tock[8]~17COUT1_89\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(9),
	cout0 => \U5|tock[9]~19\,
	cout1 => \U5|tock[9]~19COUT1_91\);

-- Location: LC_X17_Y9_N2
\U5|tock[10]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(10) = DFFEAS(\U5|tock\(10) $ ((((!(!\U5|tock[7]~15\ & \U5|tock[9]~19\) # (\U5|tock[7]~15\ & \U5|tock[9]~19COUT1_91\))))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[10]~21\ = CARRY((\U5|tock\(10) & ((!\U5|tock[9]~19\))))
-- \U5|tock[10]~21COUT1_93\ = CARRY((\U5|tock\(10) & ((!\U5|tock[9]~19COUT1_91\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	dataa => \U5|tock\(10),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[7]~15\,
	cin0 => \U5|tock[9]~19\,
	cin1 => \U5|tock[9]~19COUT1_91\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(10),
	cout0 => \U5|tock[10]~21\,
	cout1 => \U5|tock[10]~21COUT1_93\);

-- Location: LC_X17_Y9_N3
\U5|tock[11]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(11) = DFFEAS((\U5|tock\(11) $ (((!\U5|tock[7]~15\ & \U5|tock[10]~21\) # (\U5|tock[7]~15\ & \U5|tock[10]~21COUT1_93\)))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[11]~23\ = CARRY(((!\U5|tock[10]~21\) # (!\U5|tock\(11))))
-- \U5|tock[11]~23COUT1_95\ = CARRY(((!\U5|tock[10]~21COUT1_93\) # (!\U5|tock\(11))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	datab => \U5|tock\(11),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[7]~15\,
	cin0 => \U5|tock[10]~21\,
	cin1 => \U5|tock[10]~21COUT1_93\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(11),
	cout0 => \U5|tock[11]~23\,
	cout1 => \U5|tock[11]~23COUT1_95\);

-- Location: LC_X17_Y9_N4
\U5|tock[12]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(12) = DFFEAS((\U5|tock\(12) $ ((!(!\U5|tock[7]~15\ & \U5|tock[11]~23\) # (\U5|tock[7]~15\ & \U5|tock[11]~23COUT1_95\)))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[12]~25\ = CARRY(((\U5|tock\(12) & !\U5|tock[11]~23COUT1_95\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	datab => \U5|tock\(12),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[7]~15\,
	cin0 => \U5|tock[11]~23\,
	cin1 => \U5|tock[11]~23COUT1_95\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(12),
	cout => \U5|tock[12]~25\);

-- Location: LC_X17_Y9_N5
\U5|tock[13]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(13) = DFFEAS((\U5|tock\(13) $ ((\U5|tock[12]~25\))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[13]~27\ = CARRY(((!\U5|tock[12]~25\) # (!\U5|tock\(13))))
-- \U5|tock[13]~27COUT1_97\ = CARRY(((!\U5|tock[12]~25\) # (!\U5|tock\(13))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	datab => \U5|tock\(13),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[12]~25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(13),
	cout0 => \U5|tock[13]~27\,
	cout1 => \U5|tock[13]~27COUT1_97\);

-- Location: LC_X17_Y9_N6
\U5|tock[14]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(14) = DFFEAS(\U5|tock\(14) $ ((((!(!\U5|tock[12]~25\ & \U5|tock[13]~27\) # (\U5|tock[12]~25\ & \U5|tock[13]~27COUT1_97\))))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[14]~29\ = CARRY((\U5|tock\(14) & ((!\U5|tock[13]~27\))))
-- \U5|tock[14]~29COUT1_99\ = CARRY((\U5|tock\(14) & ((!\U5|tock[13]~27COUT1_97\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	dataa => \U5|tock\(14),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[12]~25\,
	cin0 => \U5|tock[13]~27\,
	cin1 => \U5|tock[13]~27COUT1_97\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(14),
	cout0 => \U5|tock[14]~29\,
	cout1 => \U5|tock[14]~29COUT1_99\);

-- Location: LC_X17_Y9_N7
\U5|tock[15]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(15) = DFFEAS(\U5|tock\(15) $ (((((!\U5|tock[12]~25\ & \U5|tock[14]~29\) # (\U5|tock[12]~25\ & \U5|tock[14]~29COUT1_99\))))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[15]~31\ = CARRY(((!\U5|tock[14]~29\)) # (!\U5|tock\(15)))
-- \U5|tock[15]~31COUT1_101\ = CARRY(((!\U5|tock[14]~29COUT1_99\)) # (!\U5|tock\(15)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	dataa => \U5|tock\(15),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[12]~25\,
	cin0 => \U5|tock[14]~29\,
	cin1 => \U5|tock[14]~29COUT1_99\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(15),
	cout0 => \U5|tock[15]~31\,
	cout1 => \U5|tock[15]~31COUT1_101\);

-- Location: LC_X17_Y9_N8
\U5|tock[16]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(16) = DFFEAS((\U5|tock\(16) $ ((!(!\U5|tock[12]~25\ & \U5|tock[15]~31\) # (\U5|tock[12]~25\ & \U5|tock[15]~31COUT1_101\)))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[16]~33\ = CARRY(((\U5|tock\(16) & !\U5|tock[15]~31\)))
-- \U5|tock[16]~33COUT1_103\ = CARRY(((\U5|tock\(16) & !\U5|tock[15]~31COUT1_101\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	datab => \U5|tock\(16),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[12]~25\,
	cin0 => \U5|tock[15]~31\,
	cin1 => \U5|tock[15]~31COUT1_101\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(16),
	cout0 => \U5|tock[16]~33\,
	cout1 => \U5|tock[16]~33COUT1_103\);

-- Location: LC_X17_Y9_N9
\U5|tock[17]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(17) = DFFEAS(\U5|tock\(17) $ (((((!\U5|tock[12]~25\ & \U5|tock[16]~33\) # (\U5|tock[12]~25\ & \U5|tock[16]~33COUT1_103\))))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[17]~35\ = CARRY(((!\U5|tock[16]~33COUT1_103\)) # (!\U5|tock\(17)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	dataa => \U5|tock\(17),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[12]~25\,
	cin0 => \U5|tock[16]~33\,
	cin1 => \U5|tock[16]~33COUT1_103\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(17),
	cout => \U5|tock[17]~35\);

-- Location: LC_X17_Y8_N0
\U5|tock[18]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(18) = DFFEAS((\U5|tock\(18) $ ((!\U5|tock[17]~35\))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[18]~37\ = CARRY(((\U5|tock\(18) & !\U5|tock[17]~35\)))
-- \U5|tock[18]~37COUT1_105\ = CARRY(((\U5|tock\(18) & !\U5|tock[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	datab => \U5|tock\(18),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[17]~35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(18),
	cout0 => \U5|tock[18]~37\,
	cout1 => \U5|tock[18]~37COUT1_105\);

-- Location: LC_X17_Y8_N1
\U5|tock[19]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(19) = DFFEAS(\U5|tock\(19) $ (((((!\U5|tock[17]~35\ & \U5|tock[18]~37\) # (\U5|tock[17]~35\ & \U5|tock[18]~37COUT1_105\))))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[19]~39\ = CARRY(((!\U5|tock[18]~37\)) # (!\U5|tock\(19)))
-- \U5|tock[19]~39COUT1_107\ = CARRY(((!\U5|tock[18]~37COUT1_105\)) # (!\U5|tock\(19)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	dataa => \U5|tock\(19),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[17]~35\,
	cin0 => \U5|tock[18]~37\,
	cin1 => \U5|tock[18]~37COUT1_105\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(19),
	cout0 => \U5|tock[19]~39\,
	cout1 => \U5|tock[19]~39COUT1_107\);

-- Location: LC_X17_Y8_N2
\U5|tock[20]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(20) = DFFEAS(\U5|tock\(20) $ ((((!(!\U5|tock[17]~35\ & \U5|tock[19]~39\) # (\U5|tock[17]~35\ & \U5|tock[19]~39COUT1_107\))))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[20]~41\ = CARRY((\U5|tock\(20) & ((!\U5|tock[19]~39\))))
-- \U5|tock[20]~41COUT1_109\ = CARRY((\U5|tock\(20) & ((!\U5|tock[19]~39COUT1_107\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	dataa => \U5|tock\(20),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[17]~35\,
	cin0 => \U5|tock[19]~39\,
	cin1 => \U5|tock[19]~39COUT1_107\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(20),
	cout0 => \U5|tock[20]~41\,
	cout1 => \U5|tock[20]~41COUT1_109\);

-- Location: LC_X17_Y8_N3
\U5|tock[21]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(21) = DFFEAS((\U5|tock\(21) $ (((!\U5|tock[17]~35\ & \U5|tock[20]~41\) # (\U5|tock[17]~35\ & \U5|tock[20]~41COUT1_109\)))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[21]~43\ = CARRY(((!\U5|tock[20]~41\) # (!\U5|tock\(21))))
-- \U5|tock[21]~43COUT1_111\ = CARRY(((!\U5|tock[20]~41COUT1_109\) # (!\U5|tock\(21))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	datab => \U5|tock\(21),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[17]~35\,
	cin0 => \U5|tock[20]~41\,
	cin1 => \U5|tock[20]~41COUT1_109\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(21),
	cout0 => \U5|tock[21]~43\,
	cout1 => \U5|tock[21]~43COUT1_111\);

-- Location: LC_X17_Y8_N4
\U5|tock[22]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(22) = DFFEAS((\U5|tock\(22) $ ((!(!\U5|tock[17]~35\ & \U5|tock[21]~43\) # (\U5|tock[17]~35\ & \U5|tock[21]~43COUT1_111\)))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[22]~45\ = CARRY(((\U5|tock\(22) & !\U5|tock[21]~43COUT1_111\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	datab => \U5|tock\(22),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[17]~35\,
	cin0 => \U5|tock[21]~43\,
	cin1 => \U5|tock[21]~43COUT1_111\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(22),
	cout => \U5|tock[22]~45\);

-- Location: LC_X17_Y8_N5
\U5|tock[23]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(23) = DFFEAS((\U5|tock\(23) $ ((\U5|tock[22]~45\))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[23]~47\ = CARRY(((!\U5|tock[22]~45\) # (!\U5|tock\(23))))
-- \U5|tock[23]~47COUT1_113\ = CARRY(((!\U5|tock[22]~45\) # (!\U5|tock\(23))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	datab => \U5|tock\(23),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[22]~45\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(23),
	cout0 => \U5|tock[23]~47\,
	cout1 => \U5|tock[23]~47COUT1_113\);

-- Location: LC_X17_Y8_N6
\U5|tock[24]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(24) = DFFEAS(\U5|tock\(24) $ ((((!(!\U5|tock[22]~45\ & \U5|tock[23]~47\) # (\U5|tock[22]~45\ & \U5|tock[23]~47COUT1_113\))))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[24]~49\ = CARRY((\U5|tock\(24) & ((!\U5|tock[23]~47\))))
-- \U5|tock[24]~49COUT1_115\ = CARRY((\U5|tock\(24) & ((!\U5|tock[23]~47COUT1_113\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	dataa => \U5|tock\(24),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[22]~45\,
	cin0 => \U5|tock[23]~47\,
	cin1 => \U5|tock[23]~47COUT1_113\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(24),
	cout0 => \U5|tock[24]~49\,
	cout1 => \U5|tock[24]~49COUT1_115\);

-- Location: LC_X17_Y8_N7
\U5|tock[25]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(25) = DFFEAS(\U5|tock\(25) $ (((((!\U5|tock[22]~45\ & \U5|tock[24]~49\) # (\U5|tock[22]~45\ & \U5|tock[24]~49COUT1_115\))))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )
-- \U5|tock[25]~51\ = CARRY(((!\U5|tock[24]~49\)) # (!\U5|tock\(25)))
-- \U5|tock[25]~51COUT1_117\ = CARRY(((!\U5|tock[24]~49COUT1_115\)) # (!\U5|tock\(25)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	dataa => \U5|tock\(25),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[22]~45\,
	cin0 => \U5|tock[24]~49\,
	cin1 => \U5|tock[24]~49COUT1_115\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(25),
	cout0 => \U5|tock[25]~51\,
	cout1 => \U5|tock[25]~51COUT1_117\);

-- Location: LC_X17_Y8_N8
\U5|tock[26]\ : cyclone_lcell
-- Equation(s):
-- \U5|tock\(26) = DFFEAS((\U5|tock\(26) $ ((!(!\U5|tock[22]~45\ & \U5|tock[25]~51\) # (\U5|tock[22]~45\ & \U5|tock[25]~51COUT1_117\)))), GLOBAL(\time_1MHz|stime_r~regout\), GLOBAL(\U1|r~regout\), , \U5|latch_r~regout\, , , !\U5|LessThan2~0_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c3c3",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \time_1MHz|stime_r~regout\,
	datab => \U5|tock\(26),
	aclr => \U1|ALT_INV_r~regout\,
	sclr => \U5|ALT_INV_LessThan2~0_combout\,
	ena => \U5|latch_r~regout\,
	cin => \U5|tock[22]~45\,
	cin0 => \U5|tock[25]~51\,
	cin1 => \U5|tock[25]~51COUT1_117\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|tock\(26));

-- Location: LC_X5_Y9_N8
\U3|Decoder0~11\ : cyclone_lcell
-- Equation(s):
-- \U3|Decoder0~11_combout\ = (\U2|mem_1\(4) & (((\U2|mem_1\(1) & \U3|Decoder0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|mem_1\(4),
	datac => \U2|mem_1\(1),
	datad => \U3|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|Decoder0~11_combout\);

-- Location: LC_X26_Y7_N5
\U3|frequency_r[0]\ : cyclone_lcell
-- Equation(s):
-- \U3|frequency_r\(0) = DFFEAS((!\U2|mem_3\(0)), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~11_combout\, , , , )
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~COUT\ = CARRY(((\U3|frequency_r\(0))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~COUTCOUT1_71\ = CARRY(((\U3|frequency_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55cc",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U2|mem_3\(0),
	datab => \U3|frequency_r\(0),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|frequency_r\(0),
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~COUTCOUT1_71\);

-- Location: LC_X26_Y9_N6
\U3|frequency_r[11]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|sel[9]~0\ = (!\U3|frequency_r\(12) & (!\U3|frequency_r\(14) & (!D1_frequency_r[11] & !\U3|frequency_r\(13))))
-- \U3|frequency_r\(11) = DFFEAS(\U5|Div1|auto_generated|divider|divider|sel[9]~0\, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~11_combout\, \U2|mem_2\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|frequency_r\(12),
	datab => \U3|frequency_r\(14),
	datac => \U2|mem_2\(3),
	datad => \U3|frequency_r\(13),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	regout => \U3|frequency_r\(11));

-- Location: LC_X22_Y9_N3
\U3|frequency_r[12]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|selnose[198]~4\ = (!\U3|frequency_r\(14) & (((!D1_frequency_r[12] & !\U3|frequency_r\(13)))))
-- \U3|frequency_r\(12) = DFFEAS(\U5|Div0|auto_generated|divider|divider|selnose[198]~4\, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~11_combout\, \U2|mem_2\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0005",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|frequency_r\(14),
	datac => \U2|mem_2\(4),
	datad => \U3|frequency_r\(13),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	regout => \U3|frequency_r\(12));

-- Location: LC_X26_Y9_N7
\U3|frequency_r[10]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|sel\(9) = (((D1_frequency_r[10]) # (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\)))
-- \U3|frequency_r\(10) = DFFEAS(\U5|Div1|auto_generated|divider|divider|sel\(9), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~11_combout\, \U2|mem_2\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ff",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(2),
	datad => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|sel\(9),
	regout => \U3|frequency_r\(10));

-- Location: LC_X26_Y9_N5
\U3|frequency_r[9]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|selnose[144]~3\ = (!\U3|frequency_r\(10) & (((!D1_frequency_r[9] & \U5|Div1|auto_generated|divider|divider|sel[9]~0\))))
-- \U3|frequency_r\(9) = DFFEAS(\U5|Div0|auto_generated|divider|divider|selnose[144]~3\, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~11_combout\, \U2|mem_2\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|frequency_r\(10),
	datac => \U2|mem_2\(1),
	datad => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	regout => \U3|frequency_r\(9));

-- Location: LC_X26_Y9_N9
\U3|frequency_r[6]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|sel\(5) = ((\U3|frequency_r\(7)) # ((D1_frequency_r[6]) # (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\)))
-- \U3|frequency_r\(6) = DFFEAS(\U5|Div1|auto_generated|divider|divider|sel\(5), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~11_combout\, \U2|mem_3\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcff",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U3|frequency_r\(7),
	datac => \U2|mem_3\(6),
	datad => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|sel\(5),
	regout => \U3|frequency_r\(6));

-- Location: LC_X26_Y9_N1
\U3|frequency_r[5]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|selnose[72]~1\ = (!\U3|frequency_r\(6) & (!\U3|frequency_r\(7) & (!D1_frequency_r[5] & \U5|Div0|auto_generated|divider|divider|selnose[126]~0\)))
-- \U3|frequency_r\(5) = DFFEAS(\U5|Div0|auto_generated|divider|divider|selnose[72]~1\, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~11_combout\, \U2|mem_3\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|frequency_r\(6),
	datab => \U3|frequency_r\(7),
	datac => \U2|mem_3\(5),
	datad => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	regout => \U3|frequency_r\(5));

-- Location: LC_X26_Y9_N2
\U3|frequency_r[4]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|selnose[54]~2\ = (((!D1_frequency_r[4] & \U5|Div0|auto_generated|divider|divider|selnose[72]~1\)))
-- \U3|frequency_r\(4) = DFFEAS(\U5|Div0|auto_generated|divider|divider|selnose[54]~2\, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~11_combout\, \U2|mem_3\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(4),
	datad => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|selnose[54]~2\,
	regout => \U3|frequency_r\(4));

-- Location: LC_X26_Y7_N3
\U3|frequency_r[1]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[17]~36\ = ((\U5|Div1|auto_generated|divider|divider|sel\(1)) # (\U3|frequency_r\(0) $ (D1_frequency_r[1])))
-- \U3|frequency_r\(1) = DFFEAS(\U5|Div1|auto_generated|divider|divider|StageOut[17]~36\, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~11_combout\, \U2|mem_3\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff3c",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U3|frequency_r\(0),
	datac => \U2|mem_3\(1),
	datad => \U5|Div1|auto_generated|divider|divider|sel\(1),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[17]~36\,
	regout => \U3|frequency_r\(1));

-- Location: LC_X25_Y7_N7
\U3|frequency_r[3]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|sel[1]~1\ = (!\U3|frequency_r\(4) & (((!D1_frequency_r[3] & \U5|Div0|auto_generated|divider|divider|selnose[72]~1\))))
-- \U3|frequency_r\(3) = DFFEAS(\U5|Div1|auto_generated|divider|divider|sel[1]~1\, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~11_combout\, \U2|mem_3\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|frequency_r\(4),
	datac => \U2|mem_3\(3),
	datad => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|sel[1]~1\,
	regout => \U3|frequency_r\(3));

-- Location: LC_X26_Y7_N0
\U3|frequency_r[2]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|sel\(1) = (\U3|frequency_r\(4)) # ((\U3|frequency_r\(3)) # ((D1_frequency_r[2]) # (!\U5|Div0|auto_generated|divider|divider|selnose[72]~1\)))
-- \U3|frequency_r\(2) = DFFEAS(\U5|Div1|auto_generated|divider|divider|sel\(1), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~11_combout\, \U2|mem_3\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feff",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|frequency_r\(4),
	datab => \U3|frequency_r\(3),
	datac => \U2|mem_3\(2),
	datad => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|sel\(1),
	regout => \U3|frequency_r\(2));

-- Location: LC_X26_Y7_N7
\U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12_cout0\ = CARRY(((!\U3|frequency_r\(1))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12COUT1_19\ = CARRY(((!\U3|frequency_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff33",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~10\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12COUT1_19\);

-- Location: LC_X26_Y7_N8
\U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[17]~36\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12_cout0\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[17]~36\))) # 
-- (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[17]~36\ & !\U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7COUT1_21\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12COUT1_19\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[17]~36\))) 
-- # (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[17]~36\ & !\U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12COUT1_19\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[17]~36\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12COUT1_19\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7COUT1_21\);

-- Location: LC_X26_Y7_N9
\U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\ = (((!\U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7COUT1_21\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\);

-- Location: LC_X25_Y7_N5
\U5|Div1|auto_generated|divider|divider|StageOut[34]~37\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[34]~37_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|sel[1]~1\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~5_combout\))) # (!\U5|Div1|auto_generated|divider|divider|sel[1]~1\ & (\U5|Div1|auto_generated|divider|divider|StageOut[17]~36\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[17]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea2a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[17]~36\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|sel[1]~1\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[34]~37_combout\);

-- Location: LC_X25_Y7_N8
\U5|Div1|auto_generated|divider|divider|StageOut[33]~38\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[33]~38_combout\ = ((\U3|frequency_r\(1) & (\U5|Div1|auto_generated|divider|divider|sel[1]~1\ & \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(1),
	datac => \U5|Div1|auto_generated|divider|divider|sel[1]~1\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[33]~38_combout\);

-- Location: LC_X26_Y7_N4
\U5|Div1|auto_generated|divider|divider|StageOut[32]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut\(32) = (\U3|frequency_r\(0)) # ((\U3|frequency_r\(3)) # ((!\U5|Div0|auto_generated|divider|divider|selnose[54]~2\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "efff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	datab => \U3|frequency_r\(3),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|selnose[54]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut\(32));

-- Location: LC_X25_Y7_N1
\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(1) $ ((\U5|Div1|auto_generated|divider|divider|StageOut\(32)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17\ = CARRY(((\U5|Div1|auto_generated|divider|divider|StageOut\(32))) # (!\U3|frequency_r\(1)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17COUT1_25\ = CARRY(((\U5|Div1|auto_generated|divider|divider|StageOut\(32))) # (!\U3|frequency_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66dd",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17COUT1_25\);

-- Location: LC_X25_Y7_N2
\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[33]~38_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[33]~38_combout\))) # 
-- (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[33]~38_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12COUT1_27\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17COUT1_25\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[33]~38_combout\))) # (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[33]~38_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17COUT1_25\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[33]~38_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12COUT1_27\);

-- Location: LC_X25_Y7_N3
\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[34]~37_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(3) & (\U5|Div1|auto_generated|divider|divider|StageOut[34]~37_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12\)) # 
-- (!\U3|frequency_r\(3) & ((\U5|Div1|auto_generated|divider|divider|StageOut[34]~37_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7COUT1_29\ = CARRY((\U3|frequency_r\(3) & (\U5|Div1|auto_generated|divider|divider|StageOut[34]~37_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12COUT1_27\)) # (!\U3|frequency_r\(3) & ((\U5|Div1|auto_generated|divider|divider|StageOut[34]~37_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12COUT1_27\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[34]~37_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7COUT1_29\);

-- Location: LC_X25_Y7_N4
\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\);

-- Location: LC_X25_Y7_N6
\U5|Div1|auto_generated|divider|divider|StageOut[51]~39\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[54]~2\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~5_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[34]~37_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[54]~2\ & (\U5|Div1|auto_generated|divider|divider|StageOut[34]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[54]~2\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[34]~37_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\);

-- Location: LC_X25_Y7_N9
\U5|Div1|auto_generated|divider|divider|StageOut[50]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[54]~2\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~10_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[33]~38_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[54]~2\ & (((\U5|Div1|auto_generated|divider|divider|StageOut[33]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f780",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[54]~2\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~10_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[33]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\);

-- Location: LC_X25_Y7_N0
\U5|Div1|auto_generated|divider|divider|StageOut[49]~42\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[54]~2\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~15_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut\(32))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[54]~2\ & (\U5|Div1|auto_generated|divider|divider|StageOut\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[54]~2\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut\(32),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\);

-- Location: LC_X24_Y9_N3
\U5|Div1|auto_generated|divider|divider|StageOut[48]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut\(48) = ((\U3|frequency_r\(0)) # ((\U3|frequency_r\(4)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\))) # (!\U5|Div0|auto_generated|divider|divider|selnose[72]~1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fdff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	datab => \U3|frequency_r\(0),
	datac => \U3|frequency_r\(4),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut\(48));

-- Location: LC_X24_Y9_N5
\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(1) $ ((\U5|Div1|auto_generated|divider|divider|StageOut\(48)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22\ = CARRY(((\U5|Div1|auto_generated|divider|divider|StageOut\(48))) # (!\U3|frequency_r\(1)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22COUT1_31\ = CARRY(((\U5|Div1|auto_generated|divider|divider|StageOut\(48))) # (!\U3|frequency_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66dd",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut\(48),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22COUT1_31\);

-- Location: LC_X24_Y9_N6
\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\))) # 
-- (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17COUT1_33\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22COUT1_31\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\))) # (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17COUT1_33\);

-- Location: LC_X24_Y9_N7
\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(3) & (\U5|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17\)) # 
-- (!\U3|frequency_r\(3) & ((\U5|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12COUT1_35\ = CARRY((\U3|frequency_r\(3) & (\U5|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17COUT1_33\)) # (!\U3|frequency_r\(3) & ((\U5|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17COUT1_33\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12COUT1_35\);

-- Location: LC_X24_Y9_N8
\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\))) # 
-- (!\U3|frequency_r\(4) & (!\U5|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7COUT1_37\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12COUT1_35\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\))) # (!\U3|frequency_r\(4) & (!\U5|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12COUT1_35\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7COUT1_37\);

-- Location: LC_X24_Y9_N9
\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ = (((!\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7COUT1_37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\);

-- Location: LC_X25_Y9_N8
\U5|Div1|auto_generated|divider|divider|StageOut[68]~41\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[68]~41_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~5_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & (\U5|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[51]~39_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~5_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[68]~41_combout\);

-- Location: LC_X24_Y9_N2
\U5|Div1|auto_generated|divider|divider|StageOut[67]~43\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[67]~43_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~10_combout\)) # (!\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\))))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & (((\U5|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f780",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~10_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[50]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[67]~43_combout\);

-- Location: LC_X24_Y9_N0
\U5|Div1|auto_generated|divider|divider|StageOut[66]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[66]~45_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~15_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & (\U5|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[49]~42_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[66]~45_combout\);

-- Location: LC_X24_Y9_N4
\U5|Div1|auto_generated|divider|divider|StageOut[65]~48\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[65]~48_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~20_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut\(48))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & (\U5|Div1|auto_generated|divider|divider|StageOut\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut\(48),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[65]~48_combout\);

-- Location: LC_X24_Y9_N1
\U5|Div1|auto_generated|divider|divider|StageOut[64]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut\(64) = (\U3|frequency_r\(0)) # (((!\U5|Div0|auto_generated|divider|divider|selnose[72]~1\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut\(64));

-- Location: LC_X25_Y9_N1
\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~25_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut\(64) $ ((\U3|frequency_r\(1)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut\(64)) # ((!\U3|frequency_r\(1))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27COUT1_36\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut\(64)) # ((!\U3|frequency_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66bb",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut\(64),
	datab => \U3|frequency_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27COUT1_36\);

-- Location: LC_X25_Y9_N2
\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[65]~48_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[65]~48_combout\))) # 
-- (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[65]~48_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22COUT1_38\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27COUT1_36\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[65]~48_combout\))) # (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[65]~48_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27COUT1_36\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[65]~48_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27COUT1_36\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22COUT1_38\);

-- Location: LC_X25_Y9_N3
\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[66]~45_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(3) & (\U5|Div1|auto_generated|divider|divider|StageOut[66]~45_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22\)) # 
-- (!\U3|frequency_r\(3) & ((\U5|Div1|auto_generated|divider|divider|StageOut[66]~45_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17COUT1_40\ = CARRY((\U3|frequency_r\(3) & (\U5|Div1|auto_generated|divider|divider|StageOut[66]~45_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22COUT1_38\)) # (!\U3|frequency_r\(3) & ((\U5|Div1|auto_generated|divider|divider|StageOut[66]~45_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22COUT1_38\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[66]~45_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22COUT1_38\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17COUT1_40\);

-- Location: LC_X25_Y9_N4
\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[67]~43_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17COUT1_40\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[67]~43_combout\))) # (!\U3|frequency_r\(4) & (!\U5|Div1|auto_generated|divider|divider|StageOut[67]~43_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17COUT1_40\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[67]~43_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17COUT1_40\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~10_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\);

-- Location: LC_X25_Y9_N5
\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[68]~41_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(5) & (\U5|Div1|auto_generated|divider|divider|StageOut[68]~41_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\)) # 
-- (!\U3|frequency_r\(5) & ((\U5|Div1|auto_generated|divider|divider|StageOut[68]~41_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7COUT1_42\ = CARRY((\U3|frequency_r\(5) & (\U5|Div1|auto_generated|divider|divider|StageOut[68]~41_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\)) # 
-- (!\U3|frequency_r\(5) & ((\U5|Div1|auto_generated|divider|divider|StageOut[68]~41_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[68]~41_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7COUT1_42\);

-- Location: LC_X25_Y9_N6
\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ = ((((!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\ & \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\ & \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7COUT1_42\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7COUT1_42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\);

-- Location: LC_X25_Y9_N7
\U5|Div1|auto_generated|divider|divider|StageOut[85]~44\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[85]~44_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(5) & (((\U5|Div1|auto_generated|divider|divider|StageOut[68]~41_combout\)))) # (!\U5|Div1|auto_generated|divider|divider|sel\(5) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~5_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|StageOut[68]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(5),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~5_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[68]~41_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[85]~44_combout\);

-- Location: LC_X26_Y9_N4
\U3|frequency_r[7]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|sel[5]~2\ = (((!D1_frequency_r[7] & \U5|Div0|auto_generated|divider|divider|selnose[126]~0\)))
-- \U3|frequency_r\(7) = DFFEAS(\U5|Div1|auto_generated|divider|divider|sel[5]~2\, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~11_combout\, \U2|mem_3\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(7),
	datad => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|sel[5]~2\,
	regout => \U3|frequency_r\(7));

-- Location: LC_X25_Y9_N0
\U5|Div1|auto_generated|divider|divider|StageOut[83]~49\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[83]~49_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(5) & (((\U5|Div1|auto_generated|divider|divider|StageOut[66]~45_combout\)))) # (!\U5|Div1|auto_generated|divider|divider|sel\(5) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~15_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|StageOut[66]~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(5),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~15_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[66]~45_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[83]~49_combout\);

-- Location: LC_X26_Y9_N8
\U5|Div1|auto_generated|divider|divider|StageOut[82]~52\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[82]~52_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(5) & (((\U5|Div1|auto_generated|divider|divider|StageOut[65]~48_combout\)))) # (!\U5|Div1|auto_generated|divider|divider|sel\(5) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~20_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|StageOut[65]~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(5),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~20_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[65]~48_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[82]~52_combout\);

-- Location: LC_X26_Y11_N2
\U5|Div1|auto_generated|divider|divider|StageOut[81]~56\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[81]~56_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(5) & (\U5|Div1|auto_generated|divider|divider|StageOut\(64))) # (!\U5|Div1|auto_generated|divider|divider|sel\(5) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~25_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|StageOut\(64)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut\(64),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~25_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[81]~56_combout\);

-- Location: LC_X26_Y9_N3
\U5|Div1|auto_generated|divider|divider|StageOut[80]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut\(80) = (\U3|frequency_r\(0)) # ((\U3|frequency_r\(6)) # ((!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\) # (!\U5|Div1|auto_generated|divider|divider|sel[5]~2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "efff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	datab => \U3|frequency_r\(6),
	datac => \U5|Div1|auto_generated|divider|divider|sel[5]~2\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut\(80));

-- Location: LC_X25_Y8_N1
\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~30_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut\(80) $ ((\U3|frequency_r\(1)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut\(80)) # ((!\U3|frequency_r\(1))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32COUT1_42\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut\(80)) # ((!\U3|frequency_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66bb",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut\(80),
	datab => \U3|frequency_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32COUT1_42\);

-- Location: LC_X25_Y8_N2
\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[81]~56_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[81]~56_combout\))) # 
-- (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[81]~56_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27COUT1_44\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32COUT1_42\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[81]~56_combout\))) # (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[81]~56_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32COUT1_42\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[81]~56_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32COUT1_42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27COUT1_44\);

-- Location: LC_X25_Y8_N3
\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[82]~52_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(3) & (\U5|Div1|auto_generated|divider|divider|StageOut[82]~52_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27\)) # 
-- (!\U3|frequency_r\(3) & ((\U5|Div1|auto_generated|divider|divider|StageOut[82]~52_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22COUT1_46\ = CARRY((\U3|frequency_r\(3) & (\U5|Div1|auto_generated|divider|divider|StageOut[82]~52_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27COUT1_44\)) # (!\U3|frequency_r\(3) & ((\U5|Div1|auto_generated|divider|divider|StageOut[82]~52_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27COUT1_44\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[82]~52_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27COUT1_44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22COUT1_46\);

-- Location: LC_X25_Y8_N4
\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~15_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[83]~49_combout\ $ (\U3|frequency_r\(4) $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[83]~49_combout\ & (\U3|frequency_r\(4) & !\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22COUT1_46\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[83]~49_combout\ & ((\U3|frequency_r\(4)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22COUT1_46\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[83]~49_combout\,
	datab => \U3|frequency_r\(4),
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22COUT1_46\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~15_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\);

-- Location: LC_X25_Y9_N9
\U5|Div1|auto_generated|divider|divider|StageOut[84]~46\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[84]~46_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(5) & (\U5|Div1|auto_generated|divider|divider|StageOut[67]~43_combout\)) # (!\U5|Div1|auto_generated|divider|divider|sel\(5) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~10_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|StageOut[67]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[67]~43_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~10_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[84]~46_combout\);

-- Location: LC_X25_Y8_N5
\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[84]~46_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(5) & (\U5|Div1|auto_generated|divider|divider|StageOut[84]~46_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\)) # 
-- (!\U3|frequency_r\(5) & ((\U5|Div1|auto_generated|divider|divider|StageOut[84]~46_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12COUT1_48\ = CARRY((\U3|frequency_r\(5) & (\U5|Div1|auto_generated|divider|divider|StageOut[84]~46_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\)) # 
-- (!\U3|frequency_r\(5) & ((\U5|Div1|auto_generated|divider|divider|StageOut[84]~46_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[84]~46_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12COUT1_48\);

-- Location: LC_X25_Y8_N6
\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[85]~44_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12\) # (\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\ & \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12COUT1_48\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[85]~44_combout\))) # 
-- (!\U3|frequency_r\(6) & (!\U5|Div1|auto_generated|divider|divider|StageOut[85]~44_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_50\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12COUT1_48\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[85]~44_combout\))) # (!\U3|frequency_r\(6) & (!\U5|Div1|auto_generated|divider|divider|StageOut[85]~44_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12COUT1_48\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[85]~44_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12COUT1_48\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_50\);

-- Location: LC_X25_Y8_N7
\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\ & \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\ & \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_50\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_50\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\);

-- Location: LC_X25_Y8_N0
\U5|Div1|auto_generated|divider|divider|StageOut[102]~47\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[102]~47_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[85]~44_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & (\U5|Div1|auto_generated|divider|divider|StageOut[85]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea2a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[85]~44_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|sel[5]~2\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[102]~47_combout\);

-- Location: LC_X25_Y10_N3
\U5|Div1|auto_generated|divider|divider|StageOut[99]~57\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[99]~57_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~20_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[82]~52_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & (\U5|Div1|auto_generated|divider|divider|StageOut[82]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[5]~2\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[82]~52_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~20_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[99]~57_combout\);

-- Location: LC_X26_Y11_N7
\U5|Div1|auto_generated|divider|divider|StageOut[98]~61\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[98]~61_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~25_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[81]~56_combout\))))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & (((\U5|Div1|auto_generated|divider|divider|StageOut[81]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[5]~2\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~25_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[81]~56_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[98]~61_combout\);

-- Location: LC_X25_Y10_N1
\U5|Div1|auto_generated|divider|divider|StageOut[97]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[97]~65_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~30_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut\(80)))))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & (((\U5|Div1|auto_generated|divider|divider|StageOut\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[5]~2\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~30_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut\(80),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[97]~65_combout\);

-- Location: LC_X26_Y12_N4
\U5|Div1|auto_generated|divider|divider|StageOut[96]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut\(96) = (\U3|frequency_r\(7)) # (((\U3|frequency_r\(0)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\)) # (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fbff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datac => \U3|frequency_r\(0),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut\(96));

-- Location: LC_X26_Y7_N6
\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~46\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~46_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~COUTCOUT1_71\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~46_combout\);

-- Location: LC_X26_Y8_N0
\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~42\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~42_cout0\ = CARRY((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~46_combout\))
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~42COUT1_57\ = CARRY((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~40\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~42_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~42COUT1_57\);

-- Location: LC_X26_Y8_N1
\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(1) $ (\U5|Div1|auto_generated|divider|divider|StageOut\(96) $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~42_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~42_cout0\) # (!\U5|Div1|auto_generated|divider|divider|StageOut\(96)))) # 
-- (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut\(96) & !\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~42_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37COUT1_59\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~42COUT1_57\) # (!\U5|Div1|auto_generated|divider|divider|StageOut\(96)))) # 
-- (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut\(96) & !\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~42COUT1_57\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut\(96),
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~42_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~42COUT1_57\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37COUT1_59\);

-- Location: LC_X26_Y8_N2
\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[97]~65_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(2) & (\U5|Div1|auto_generated|divider|divider|StageOut[97]~65_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37\)) # 
-- (!\U3|frequency_r\(2) & ((\U5|Div1|auto_generated|divider|divider|StageOut[97]~65_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32COUT1_61\ = CARRY((\U3|frequency_r\(2) & (\U5|Div1|auto_generated|divider|divider|StageOut[97]~65_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37COUT1_59\)) # (!\U3|frequency_r\(2) & ((\U5|Div1|auto_generated|divider|divider|StageOut[97]~65_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37COUT1_59\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[97]~65_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37COUT1_59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32COUT1_61\);

-- Location: LC_X26_Y8_N3
\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[98]~61_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[98]~61_combout\))) # 
-- (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[98]~61_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27COUT1_63\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32COUT1_61\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[98]~61_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[98]~61_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32COUT1_61\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[98]~61_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32COUT1_61\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27COUT1_63\);

-- Location: LC_X26_Y8_N4
\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[99]~57_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[99]~57_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27COUT1_63\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[99]~57_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27COUT1_63\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[99]~57_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27COUT1_63\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~20_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\);

-- Location: LC_X25_Y8_N8
\U5|Div1|auto_generated|divider|divider|StageOut[101]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[101]~50_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[84]~46_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & (\U5|Div1|auto_generated|divider|divider|StageOut[84]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[5]~2\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[84]~46_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[101]~50_combout\);

-- Location: LC_X25_Y8_N9
\U5|Div1|auto_generated|divider|divider|StageOut[100]~53\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[100]~53_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~15_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[83]~49_combout\))))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & (((\U5|Div1|auto_generated|divider|divider|StageOut[83]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[5]~2\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~15_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[83]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[100]~53_combout\);

-- Location: LC_X26_Y8_N5
\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[100]~53_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[100]~53_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[100]~53_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17COUT1_65\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[100]~53_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[100]~53_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[100]~53_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17COUT1_65\);

-- Location: LC_X26_Y8_N6
\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~10_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[101]~50_combout\ $ (\U3|frequency_r\(6) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17COUT1_65\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[101]~50_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\) # (!\U3|frequency_r\(6)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[101]~50_combout\ & (!\U3|frequency_r\(6) & !\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12COUT1_67\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[101]~50_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17COUT1_65\) # 
-- (!\U3|frequency_r\(6)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[101]~50_combout\ & (!\U3|frequency_r\(6) & !\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17COUT1_65\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[101]~50_combout\,
	datab => \U3|frequency_r\(6),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17COUT1_65\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12COUT1_67\);

-- Location: LC_X26_Y8_N7
\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(7) $ (\U5|Div1|auto_generated|divider|divider|StageOut[102]~47_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12\) # (\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12COUT1_67\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[102]~47_combout\))) # 
-- (!\U3|frequency_r\(7) & (!\U5|Div1|auto_generated|divider|divider|StageOut[102]~47_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7COUT1_69\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12COUT1_67\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[102]~47_combout\))) # (!\U3|frequency_r\(7) & (!\U5|Div1|auto_generated|divider|divider|StageOut[102]~47_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12COUT1_67\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[102]~47_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12COUT1_67\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7COUT1_69\);

-- Location: LC_X26_Y8_N8
\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7COUT1_69\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7COUT1_69\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\);

-- Location: LC_X26_Y10_N9
\U5|Div1|auto_generated|divider|divider|StageOut[119]~51\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[119]~51_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~5_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[102]~47_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & (\U5|Div1|auto_generated|divider|divider|StageOut[102]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[102]~47_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[119]~51_combout\);

-- Location: LC_X26_Y9_N0
\U3|frequency_r[8]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|selnose[126]~0\ = (!\U3|frequency_r\(10) & (!\U3|frequency_r\(9) & (!D1_frequency_r[8] & \U5|Div1|auto_generated|divider|divider|sel[9]~0\)))
-- \U3|frequency_r\(8) = DFFEAS(\U5|Div0|auto_generated|divider|divider|selnose[126]~0\, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~11_combout\, \U2|mem_2\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|frequency_r\(10),
	datab => \U3|frequency_r\(9),
	datac => \U2|mem_2\(0),
	datad => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	regout => \U3|frequency_r\(8));

-- Location: LC_X25_Y10_N5
\U5|Div1|auto_generated|divider|divider|StageOut[116]~62\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[116]~62_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~20_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[99]~57_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & (\U5|Div1|auto_generated|divider|divider|StageOut[99]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[99]~57_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~20_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[116]~62_combout\);

-- Location: LC_X26_Y11_N3
\U5|Div1|auto_generated|divider|divider|StageOut[115]~66\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[115]~66_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~25_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[98]~61_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & (\U5|Div1|auto_generated|divider|divider|StageOut[98]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea2a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[98]~61_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[115]~66_combout\);

-- Location: LC_X25_Y10_N7
\U5|Div1|auto_generated|divider|divider|StageOut[114]~70\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[114]~70_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~30_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[97]~65_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & (\U5|Div1|auto_generated|divider|divider|StageOut[97]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[97]~65_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~30_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[114]~70_combout\);

-- Location: LC_X26_Y12_N2
\U5|Div1|auto_generated|divider|divider|StageOut[113]~75\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[113]~75_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~35_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut\(96))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & (\U5|Div1|auto_generated|divider|divider|StageOut\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut\(96),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~35_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[113]~75_combout\);

-- Location: LC_X26_Y12_N8
\U5|Div1|auto_generated|divider|divider|StageOut[112]~80\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[112]~80_combout\ = ((\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & (!\U3|frequency_r\(0) & \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datac => \U3|frequency_r\(0),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[112]~80_combout\);

-- Location: LC_X26_Y10_N0
\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(1) $ ((\U5|Div1|auto_generated|divider|divider|StageOut[112]~80_combout\))
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42\ = CARRY(((\U5|Div1|auto_generated|divider|divider|StageOut[112]~80_combout\)) # (!\U3|frequency_r\(1)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42COUT1_54\ = CARRY(((\U5|Div1|auto_generated|divider|divider|StageOut[112]~80_combout\)) # (!\U3|frequency_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66dd",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[112]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42COUT1_54\);

-- Location: LC_X26_Y10_N1
\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[113]~75_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[113]~75_combout\))) # 
-- (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[113]~75_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37COUT1_56\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42COUT1_54\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[113]~75_combout\))) # (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[113]~75_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42COUT1_54\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[113]~75_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42COUT1_54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37COUT1_56\);

-- Location: LC_X26_Y10_N2
\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[114]~70_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(3) & (\U5|Div1|auto_generated|divider|divider|StageOut[114]~70_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37\)) # 
-- (!\U3|frequency_r\(3) & ((\U5|Div1|auto_generated|divider|divider|StageOut[114]~70_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32COUT1_58\ = CARRY((\U3|frequency_r\(3) & (\U5|Div1|auto_generated|divider|divider|StageOut[114]~70_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37COUT1_56\)) # (!\U3|frequency_r\(3) & ((\U5|Div1|auto_generated|divider|divider|StageOut[114]~70_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37COUT1_56\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[114]~70_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37COUT1_56\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32COUT1_58\);

-- Location: LC_X26_Y10_N3
\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[115]~66_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[115]~66_combout\))) # 
-- (!\U3|frequency_r\(4) & (!\U5|Div1|auto_generated|divider|divider|StageOut[115]~66_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27COUT1_60\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32COUT1_58\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[115]~66_combout\))) # (!\U3|frequency_r\(4) & (!\U5|Div1|auto_generated|divider|divider|StageOut[115]~66_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32COUT1_58\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[115]~66_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32COUT1_58\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27COUT1_60\);

-- Location: LC_X26_Y10_N4
\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[116]~62_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(5) & (\U5|Div1|auto_generated|divider|divider|StageOut[116]~62_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27COUT1_60\)) # 
-- (!\U3|frequency_r\(5) & ((\U5|Div1|auto_generated|divider|divider|StageOut[116]~62_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27COUT1_60\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[116]~62_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27COUT1_60\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~20_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\);

-- Location: LC_X26_Y8_N9
\U5|Div1|auto_generated|divider|divider|StageOut[118]~54\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[118]~54_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~10_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[101]~50_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & (\U5|Div1|auto_generated|divider|divider|StageOut[101]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea2a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[101]~50_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[118]~54_combout\);

-- Location: LC_X25_Y10_N4
\U5|Div1|auto_generated|divider|divider|StageOut[117]~58\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[117]~58_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~15_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[100]~53_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & (\U5|Div1|auto_generated|divider|divider|StageOut[100]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[100]~53_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[117]~58_combout\);

-- Location: LC_X26_Y10_N5
\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[117]~58_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[117]~58_combout\))) # 
-- (!\U3|frequency_r\(6) & (!\U5|Div1|auto_generated|divider|divider|StageOut[117]~58_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17COUT1_62\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[117]~58_combout\))) # (!\U3|frequency_r\(6) & (!\U5|Div1|auto_generated|divider|divider|StageOut[117]~58_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[117]~58_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17COUT1_62\);

-- Location: LC_X26_Y10_N6
\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(7) $ (\U5|Div1|auto_generated|divider|divider|StageOut[118]~54_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17COUT1_62\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(7) & (\U5|Div1|auto_generated|divider|divider|StageOut[118]~54_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17\)) # 
-- (!\U3|frequency_r\(7) & ((\U5|Div1|auto_generated|divider|divider|StageOut[118]~54_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12COUT1_64\ = CARRY((\U3|frequency_r\(7) & (\U5|Div1|auto_generated|divider|divider|StageOut[118]~54_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17COUT1_62\)) # (!\U3|frequency_r\(7) & ((\U5|Div1|auto_generated|divider|divider|StageOut[118]~54_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17COUT1_62\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[118]~54_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17COUT1_62\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12COUT1_64\);

-- Location: LC_X26_Y10_N7
\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~5_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[119]~51_combout\ $ (\U3|frequency_r\(8) $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12\) # (\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12COUT1_64\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[119]~51_combout\ & (\U3|frequency_r\(8) & !\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[119]~51_combout\ & ((\U3|frequency_r\(8)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7COUT1_66\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[119]~51_combout\ & (\U3|frequency_r\(8) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12COUT1_64\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[119]~51_combout\ & ((\U3|frequency_r\(8)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12COUT1_64\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[119]~51_combout\,
	datab => \U3|frequency_r\(8),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12COUT1_64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7COUT1_66\);

-- Location: LC_X26_Y10_N8
\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7COUT1_66\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7COUT1_66\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\);

-- Location: LC_X25_Y11_N8
\U5|Div1|auto_generated|divider|divider|StageOut[136]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[136]~55_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~5_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[119]~51_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (\U5|Div1|auto_generated|divider|divider|StageOut[119]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[119]~51_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~5_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[136]~55_combout\);

-- Location: LC_X25_Y12_N2
\U5|Div1|auto_generated|divider|divider|StageOut[131]~76\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[131]~76_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~30_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[114]~70_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (\U5|Div1|auto_generated|divider|divider|StageOut[114]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[114]~70_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~30_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[131]~76_combout\);

-- Location: LC_X25_Y12_N1
\U5|Div1|auto_generated|divider|divider|StageOut[130]~81\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[130]~81_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~35_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[113]~75_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (((\U5|Div1|auto_generated|divider|divider|StageOut[113]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~35_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[113]~75_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[130]~81_combout\);

-- Location: LC_X26_Y12_N5
\U5|Div1|auto_generated|divider|divider|StageOut[129]~87\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[129]~87_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~40_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[112]~80_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (\U5|Div1|auto_generated|divider|divider|StageOut[112]~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[112]~80_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~40_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[129]~87_combout\);

-- Location: LC_X25_Y12_N3
\U5|Div1|auto_generated|divider|divider|StageOut[128]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut\(128) = (\U5|Div1|auto_generated|divider|divider|sel\(9)) # ((\U3|frequency_r\(9)) # ((\U3|frequency_r\(0)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datab => \U3|frequency_r\(9),
	datac => \U3|frequency_r\(0),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut\(128));

-- Location: LC_X26_Y7_N1
\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella\(0) = (\U3|frequency_r\(0))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[0]~COUT\ = CARRY((\U3|frequency_r\(0)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[0]~COUTCOUT1_85\ = CARRY((\U3|frequency_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaaa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella\(0),
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[0]~COUTCOUT1_85\);

-- Location: LC_X26_Y7_N2
\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~57\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~57_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[0]~COUTCOUT1_85\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~57_combout\);

-- Location: LC_X25_Y12_N5
\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~52\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~52_cout0\ = CARRY(((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~57_combout\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~52COUT1_69\ = CARRY(((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~50\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~52_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~52COUT1_69\);

-- Location: LC_X25_Y12_N6
\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(1) $ (\U5|Div1|auto_generated|divider|divider|StageOut\(128) $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~52_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~52_cout0\) # (!\U5|Div1|auto_generated|divider|divider|StageOut\(128)))) # 
-- (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut\(128) & !\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~52_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47COUT1_71\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~52COUT1_69\) # (!\U5|Div1|auto_generated|divider|divider|StageOut\(128)))) 
-- # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut\(128) & !\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~52COUT1_69\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut\(128),
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~52_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~52COUT1_69\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~45_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47COUT1_71\);

-- Location: LC_X25_Y12_N7
\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[129]~87_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(2) & (\U5|Div1|auto_generated|divider|divider|StageOut[129]~87_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47\)) # 
-- (!\U3|frequency_r\(2) & ((\U5|Div1|auto_generated|divider|divider|StageOut[129]~87_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42COUT1_73\ = CARRY((\U3|frequency_r\(2) & (\U5|Div1|auto_generated|divider|divider|StageOut[129]~87_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47COUT1_71\)) # (!\U3|frequency_r\(2) & ((\U5|Div1|auto_generated|divider|divider|StageOut[129]~87_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47COUT1_71\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[129]~87_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47COUT1_71\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42COUT1_73\);

-- Location: LC_X25_Y12_N8
\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~35_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[130]~81_combout\ $ (\U3|frequency_r\(3) $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[130]~81_combout\ & (\U3|frequency_r\(3) & !\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[130]~81_combout\ & ((\U3|frequency_r\(3)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37COUT1_75\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[130]~81_combout\ & (\U3|frequency_r\(3) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42COUT1_73\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[130]~81_combout\ & ((\U3|frequency_r\(3)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42COUT1_73\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[130]~81_combout\,
	datab => \U3|frequency_r\(3),
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42COUT1_73\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37COUT1_75\);

-- Location: LC_X25_Y12_N9
\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~30_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[131]~76_combout\ $ (\U3|frequency_r\(4) $ ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[131]~76_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37COUT1_75\) # 
-- (!\U3|frequency_r\(4)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[131]~76_combout\ & (!\U3|frequency_r\(4) & !\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37COUT1_75\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[131]~76_combout\,
	datab => \U3|frequency_r\(4),
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37COUT1_75\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~30_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\);

-- Location: LC_X25_Y11_N6
\U5|Div1|auto_generated|divider|divider|StageOut[135]~59\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[135]~59_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~10_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[118]~54_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (\U5|Div1|auto_generated|divider|divider|StageOut[118]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[118]~54_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~10_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[135]~59_combout\);

-- Location: LC_X25_Y10_N2
\U5|Div1|auto_generated|divider|divider|StageOut[134]~63\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[134]~63_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~15_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[117]~58_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (\U5|Div1|auto_generated|divider|divider|StageOut[117]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[117]~58_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[134]~63_combout\);

-- Location: LC_X25_Y10_N8
\U5|Div1|auto_generated|divider|divider|StageOut[133]~67\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[133]~67_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~20_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[116]~62_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (((\U5|Div1|auto_generated|divider|divider|StageOut[116]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~20_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[116]~62_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[133]~67_combout\);

-- Location: LC_X26_Y11_N4
\U5|Div1|auto_generated|divider|divider|StageOut[132]~71\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[132]~71_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~25_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[115]~66_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (\U5|Div1|auto_generated|divider|divider|StageOut[115]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[115]~66_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~25_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[132]~71_combout\);

-- Location: LC_X25_Y11_N0
\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[132]~71_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[132]~71_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[132]~71_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27COUT1_77\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[132]~71_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[132]~71_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[132]~71_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27COUT1_77\);

-- Location: LC_X25_Y11_N1
\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[133]~67_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\ & \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27COUT1_77\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[133]~67_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\)) # 
-- (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[133]~67_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22COUT1_79\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[133]~67_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27COUT1_77\)) # (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[133]~67_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27COUT1_77\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[133]~67_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27COUT1_77\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22COUT1_79\);

-- Location: LC_X25_Y11_N2
\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(7) $ (\U5|Div1|auto_generated|divider|divider|StageOut[134]~63_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22\) # (\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\ & \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22COUT1_79\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[134]~63_combout\))) # 
-- (!\U3|frequency_r\(7) & (!\U5|Div1|auto_generated|divider|divider|StageOut[134]~63_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17COUT1_81\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22COUT1_79\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[134]~63_combout\))) # (!\U3|frequency_r\(7) & (!\U5|Div1|auto_generated|divider|divider|StageOut[134]~63_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22COUT1_79\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[134]~63_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22COUT1_79\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17COUT1_81\);

-- Location: LC_X25_Y11_N3
\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~10_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[135]~59_combout\ $ (\U3|frequency_r\(8) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\ & \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17COUT1_81\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[135]~59_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17\) # (!\U3|frequency_r\(8)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[135]~59_combout\ & (!\U3|frequency_r\(8) & !\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12COUT1_83\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[135]~59_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17COUT1_81\) # 
-- (!\U3|frequency_r\(8)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[135]~59_combout\ & (!\U3|frequency_r\(8) & !\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17COUT1_81\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[135]~59_combout\,
	datab => \U3|frequency_r\(8),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17COUT1_81\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12COUT1_83\);

-- Location: LC_X25_Y11_N4
\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(9) $ (\U5|Div1|auto_generated|divider|divider|StageOut[136]~55_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12\) # (\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\ & \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12COUT1_83\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12COUT1_83\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[136]~55_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[136]~55_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12COUT1_83\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[136]~55_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12COUT1_83\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~5_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~7\);

-- Location: LC_X25_Y11_N5
\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ = (((!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\);

-- Location: LC_X25_Y11_N9
\U5|Div1|auto_generated|divider|divider|StageOut[153]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[153]~60_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (\U5|Div1|auto_generated|divider|divider|StageOut[136]~55_combout\)) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~5_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|StageOut[136]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[136]~55_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~5_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[153]~60_combout\);

-- Location: LC_X24_Y12_N3
\U5|Div1|auto_generated|divider|divider|StageOut[148]~82\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[148]~82_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (((\U5|Div1|auto_generated|divider|divider|StageOut[131]~76_combout\)))) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~30_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|StageOut[131]~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~30_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[131]~76_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[148]~82_combout\);

-- Location: LC_X25_Y12_N4
\U5|Div1|auto_generated|divider|divider|StageOut[147]~88\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[147]~88_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (\U5|Div1|auto_generated|divider|divider|StageOut[130]~81_combout\)) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~35_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|StageOut[130]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[130]~81_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~35_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[147]~88_combout\);

-- Location: LC_X24_Y12_N0
\U5|Div1|auto_generated|divider|divider|StageOut[146]~94\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[146]~94_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (\U5|Div1|auto_generated|divider|divider|StageOut[129]~87_combout\)) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~40_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|StageOut[129]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[129]~87_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~40_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[146]~94_combout\);

-- Location: LC_X25_Y12_N0
\U5|Div1|auto_generated|divider|divider|StageOut[145]~102\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[145]~102_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (\U5|Div1|auto_generated|divider|divider|StageOut\(128))) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~45_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|StageOut\(128)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut\(128),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[145]~102_combout\);

-- Location: LC_X24_Y12_N2
\U5|Div1|auto_generated|divider|divider|StageOut[144]~111\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[144]~111_combout\ = (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella\(0) & (!\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella\(0),
	datab => \U3|frequency_r\(10),
	datac => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[144]~111_combout\);

-- Location: LC_X24_Y12_N5
\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~50_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[144]~111_combout\ $ ((\U3|frequency_r\(1)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[144]~111_combout\) # ((!\U3|frequency_r\(1))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52COUT1_65\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[144]~111_combout\) # ((!\U3|frequency_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66bb",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[144]~111_combout\,
	datab => \U3|frequency_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52COUT1_65\);

-- Location: LC_X24_Y12_N6
\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[145]~102_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[145]~102_combout\))) # 
-- (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[145]~102_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47COUT1_67\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52COUT1_65\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[145]~102_combout\))) # (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[145]~102_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52COUT1_65\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[145]~102_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52COUT1_65\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~45_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47COUT1_67\);

-- Location: LC_X24_Y12_N7
\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[146]~94_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(3) & (\U5|Div1|auto_generated|divider|divider|StageOut[146]~94_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47\)) # 
-- (!\U3|frequency_r\(3) & ((\U5|Div1|auto_generated|divider|divider|StageOut[146]~94_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42COUT1_69\ = CARRY((\U3|frequency_r\(3) & (\U5|Div1|auto_generated|divider|divider|StageOut[146]~94_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47COUT1_67\)) # (!\U3|frequency_r\(3) & ((\U5|Div1|auto_generated|divider|divider|StageOut[146]~94_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47COUT1_67\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[146]~94_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47COUT1_67\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42COUT1_69\);

-- Location: LC_X24_Y12_N8
\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[147]~88_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[147]~88_combout\))) # 
-- (!\U3|frequency_r\(4) & (!\U5|Div1|auto_generated|divider|divider|StageOut[147]~88_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37COUT1_71\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42COUT1_69\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[147]~88_combout\))) # (!\U3|frequency_r\(4) & (!\U5|Div1|auto_generated|divider|divider|StageOut[147]~88_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42COUT1_69\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[147]~88_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42COUT1_69\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37COUT1_71\);

-- Location: LC_X24_Y12_N9
\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[148]~82_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(5) & (\U5|Div1|auto_generated|divider|divider|StageOut[148]~82_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37COUT1_71\)) 
-- # (!\U3|frequency_r\(5) & ((\U5|Div1|auto_generated|divider|divider|StageOut[148]~82_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37COUT1_71\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[148]~82_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37COUT1_71\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~30_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\);

-- Location: LC_X25_Y11_N7
\U5|Div1|auto_generated|divider|divider|StageOut[152]~64\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[152]~64_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (((\U5|Div1|auto_generated|divider|divider|StageOut[135]~59_combout\)))) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~10_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|StageOut[135]~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~10_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[135]~59_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[152]~64_combout\);

-- Location: LC_X25_Y10_N6
\U5|Div1|auto_generated|divider|divider|StageOut[151]~68\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[151]~68_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (\U5|Div1|auto_generated|divider|divider|StageOut[134]~63_combout\)) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~15_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|StageOut[134]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[134]~63_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[151]~68_combout\);

-- Location: LC_X25_Y10_N9
\U5|Div1|auto_generated|divider|divider|StageOut[150]~72\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[150]~72_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (\U5|Div1|auto_generated|divider|divider|StageOut[133]~67_combout\)) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~20_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|StageOut[133]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[133]~67_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[150]~72_combout\);

-- Location: LC_X26_Y11_N5
\U5|Div1|auto_generated|divider|divider|StageOut[149]~77\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[149]~77_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (((\U5|Div1|auto_generated|divider|divider|StageOut[132]~71_combout\)))) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~25_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|StageOut[132]~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef40",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~25_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[132]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[149]~77_combout\);

-- Location: LC_X24_Y11_N0
\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[149]~77_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[149]~77_combout\))) # 
-- (!\U3|frequency_r\(6) & (!\U5|Div1|auto_generated|divider|divider|StageOut[149]~77_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27COUT1_73\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[149]~77_combout\))) # (!\U3|frequency_r\(6) & (!\U5|Div1|auto_generated|divider|divider|StageOut[149]~77_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[149]~77_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27COUT1_73\);

-- Location: LC_X24_Y11_N1
\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(7) $ (\U5|Div1|auto_generated|divider|divider|StageOut[150]~72_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ & \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27COUT1_73\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(7) & (\U5|Div1|auto_generated|divider|divider|StageOut[150]~72_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27\)) # 
-- (!\U3|frequency_r\(7) & ((\U5|Div1|auto_generated|divider|divider|StageOut[150]~72_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22COUT1_75\ = CARRY((\U3|frequency_r\(7) & (\U5|Div1|auto_generated|divider|divider|StageOut[150]~72_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27COUT1_73\)) # (!\U3|frequency_r\(7) & ((\U5|Div1|auto_generated|divider|divider|StageOut[150]~72_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27COUT1_73\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[150]~72_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27COUT1_73\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22COUT1_75\);

-- Location: LC_X24_Y11_N2
\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(8) $ (\U5|Div1|auto_generated|divider|divider|StageOut[151]~68_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22\) # (\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ & \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22COUT1_75\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(8) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[151]~68_combout\))) # 
-- (!\U3|frequency_r\(8) & (!\U5|Div1|auto_generated|divider|divider|StageOut[151]~68_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17COUT1_77\ = CARRY((\U3|frequency_r\(8) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22COUT1_75\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[151]~68_combout\))) # (!\U3|frequency_r\(8) & (!\U5|Div1|auto_generated|divider|divider|StageOut[151]~68_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22COUT1_75\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[151]~68_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22COUT1_75\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17COUT1_77\);

-- Location: LC_X24_Y11_N3
\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~10_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[152]~64_combout\ $ (\U3|frequency_r\(9) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ & \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17COUT1_77\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[152]~64_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17\) # (!\U3|frequency_r\(9)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[152]~64_combout\ & (!\U3|frequency_r\(9) & !\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12COUT1_79\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[152]~64_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17COUT1_77\) # 
-- (!\U3|frequency_r\(9)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[152]~64_combout\ & (!\U3|frequency_r\(9) & !\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17COUT1_77\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[152]~64_combout\,
	datab => \U3|frequency_r\(9),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17COUT1_77\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12COUT1_79\);

-- Location: LC_X24_Y11_N4
\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(10) $ (\U5|Div1|auto_generated|divider|divider|StageOut[153]~60_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12\) # (\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ & \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12COUT1_79\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(10) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12COUT1_79\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[153]~60_combout\))) # (!\U3|frequency_r\(10) & (!\U5|Div1|auto_generated|divider|divider|StageOut[153]~60_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12COUT1_79\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[153]~60_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12COUT1_79\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~5_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~7\);

-- Location: LC_X24_Y11_N5
\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ = (((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\);

-- Location: LC_X23_Y11_N8
\U5|Div1|auto_generated|divider|divider|StageOut[170]~302\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[170]~302_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~5_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[153]~60_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (\U5|Div1|auto_generated|divider|divider|StageOut[153]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[153]~60_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[170]~302_combout\);

-- Location: LC_X24_Y12_N4
\U5|Div1|auto_generated|divider|divider|StageOut[165]~309\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[165]~309_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~30_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[148]~82_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (\U5|Div1|auto_generated|divider|divider|StageOut[148]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[148]~82_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~30_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[165]~309_combout\);

-- Location: LC_X23_Y10_N6
\U5|Div1|auto_generated|divider|divider|StageOut[160]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut\(160) = (((\U3|frequency_r\(0)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\)) # (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datac => \U3|frequency_r\(0),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut\(160));

-- Location: LC_X23_Y12_N4
\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~55_combout\ = \U3|frequency_r\(1) $ ((\U5|Div1|auto_generated|divider|divider|StageOut\(160)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ = CARRY(((\U5|Div1|auto_generated|divider|divider|StageOut\(160))) # (!\U3|frequency_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66dd",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut\(160),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~55_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\);

-- Location: LC_X23_Y12_N3
\U5|Div1|auto_generated|divider|divider|StageOut[164]~95\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[164]~95_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~35_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[147]~88_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (\U5|Div1|auto_generated|divider|divider|StageOut[147]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[147]~88_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[164]~95_combout\);

-- Location: LC_X23_Y12_N2
\U5|Div1|auto_generated|divider|divider|StageOut[163]~103\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[163]~103_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~40_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[146]~94_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (\U5|Div1|auto_generated|divider|divider|StageOut[146]~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[146]~94_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~40_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[163]~103_combout\);

-- Location: LC_X24_Y12_N1
\U5|Div1|auto_generated|divider|divider|StageOut[162]~112\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[162]~112_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~45_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[145]~102_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (\U5|Div1|auto_generated|divider|divider|StageOut[145]~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[145]~102_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[162]~112_combout\);

-- Location: LC_X21_Y12_N7
\U5|Div1|auto_generated|divider|divider|StageOut[161]~121\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[161]~121_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~50_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[144]~111_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (\U5|Div1|auto_generated|divider|divider|StageOut[144]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[144]~111_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~50_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[161]~121_combout\);

-- Location: LC_X23_Y12_N5
\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[161]~121_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[161]~121_combout\))) # 
-- (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[161]~121_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52COUT1_70\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[161]~121_combout\))) # (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[161]~121_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[161]~121_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52COUT1_70\);

-- Location: LC_X23_Y12_N6
\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~45_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[162]~112_combout\ $ (\U3|frequency_r\(3) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52\) # (\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ & \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52COUT1_70\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[162]~112_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52\) # (!\U3|frequency_r\(3)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[162]~112_combout\ & (!\U3|frequency_r\(3) & !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47COUT1_72\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[162]~112_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52COUT1_70\) # 
-- (!\U3|frequency_r\(3)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[162]~112_combout\ & (!\U3|frequency_r\(3) & !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52COUT1_70\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[162]~112_combout\,
	datab => \U3|frequency_r\(3),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52COUT1_70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~45_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47COUT1_72\);

-- Location: LC_X23_Y12_N7
\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~40_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[163]~103_combout\ $ (\U3|frequency_r\(4) $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47\) # (\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ & \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47COUT1_72\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[163]~103_combout\ & (\U3|frequency_r\(4) & !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[163]~103_combout\ & ((\U3|frequency_r\(4)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42COUT1_74\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[163]~103_combout\ & (\U3|frequency_r\(4) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47COUT1_72\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[163]~103_combout\ & ((\U3|frequency_r\(4)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47COUT1_72\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[163]~103_combout\,
	datab => \U3|frequency_r\(4),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47COUT1_72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42COUT1_74\);

-- Location: LC_X23_Y12_N8
\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[164]~95_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42\) # (\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ & \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42COUT1_74\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(5) & (\U5|Div1|auto_generated|divider|divider|StageOut[164]~95_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42\)) # 
-- (!\U3|frequency_r\(5) & ((\U5|Div1|auto_generated|divider|divider|StageOut[164]~95_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37COUT1_76\ = CARRY((\U3|frequency_r\(5) & (\U5|Div1|auto_generated|divider|divider|StageOut[164]~95_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42COUT1_74\)) # (!\U3|frequency_r\(5) & ((\U5|Div1|auto_generated|divider|divider|StageOut[164]~95_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42COUT1_74\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[164]~95_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42COUT1_74\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37COUT1_76\);

-- Location: LC_X23_Y12_N9
\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[165]~309_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37\) # (\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ & \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37COUT1_76\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37COUT1_76\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[165]~309_combout\))) # (!\U3|frequency_r\(6) & (!\U5|Div1|auto_generated|divider|divider|StageOut[165]~309_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37COUT1_76\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[165]~309_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37COUT1_76\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~30_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\);

-- Location: LC_X24_Y11_N9
\U5|Div1|auto_generated|divider|divider|StageOut[169]~303\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[169]~303_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~10_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[152]~64_combout\))))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (((\U5|Div1|auto_generated|divider|divider|StageOut[152]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~10_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[152]~64_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[169]~303_combout\);

-- Location: LC_X24_Y11_N8
\U5|Div1|auto_generated|divider|divider|StageOut[168]~304\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[168]~304_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~15_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[151]~68_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (\U5|Div1|auto_generated|divider|divider|StageOut[151]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[151]~68_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[168]~304_combout\);

-- Location: LC_X24_Y11_N7
\U5|Div1|auto_generated|divider|divider|StageOut[167]~305\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[167]~305_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~20_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[150]~72_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (((\U5|Div1|auto_generated|divider|divider|StageOut[150]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f870",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[150]~72_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[167]~305_combout\);

-- Location: LC_X24_Y11_N6
\U5|Div1|auto_generated|divider|divider|StageOut[166]~307\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[166]~307_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~25_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[149]~77_combout\))))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (((\U5|Div1|auto_generated|divider|divider|StageOut[149]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~25_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[149]~77_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[166]~307_combout\);

-- Location: LC_X23_Y11_N0
\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~25_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[166]~307_combout\ $ (\U3|frequency_r\(7) $ ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[166]~307_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\) # (!\U3|frequency_r\(7)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[166]~307_combout\ & (!\U3|frequency_r\(7) & !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27COUT1_78\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[166]~307_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\) # 
-- (!\U3|frequency_r\(7)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[166]~307_combout\ & (!\U3|frequency_r\(7) & !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[166]~307_combout\,
	datab => \U3|frequency_r\(7),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27COUT1_78\);

-- Location: LC_X23_Y11_N1
\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~20_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[167]~305_combout\ $ (\U3|frequency_r\(8) $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ & \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27COUT1_78\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[167]~305_combout\ & (\U3|frequency_r\(8) & !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[167]~305_combout\ & ((\U3|frequency_r\(8)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22COUT1_80\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[167]~305_combout\ & (\U3|frequency_r\(8) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27COUT1_78\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[167]~305_combout\ & ((\U3|frequency_r\(8)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27COUT1_78\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[167]~305_combout\,
	datab => \U3|frequency_r\(8),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27COUT1_78\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22COUT1_80\);

-- Location: LC_X23_Y11_N2
\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~15_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[168]~304_combout\ $ (\U3|frequency_r\(9) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22\) # (\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ & \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22COUT1_80\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[168]~304_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22\) # (!\U3|frequency_r\(9)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[168]~304_combout\ & (!\U3|frequency_r\(9) & !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17COUT1_82\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[168]~304_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22COUT1_80\) # 
-- (!\U3|frequency_r\(9)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[168]~304_combout\ & (!\U3|frequency_r\(9) & !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22COUT1_80\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[168]~304_combout\,
	datab => \U3|frequency_r\(9),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22COUT1_80\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17COUT1_82\);

-- Location: LC_X23_Y11_N3
\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(10) $ (\U5|Div1|auto_generated|divider|divider|StageOut[169]~303_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ & \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17COUT1_82\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(10) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[169]~303_combout\))) # 
-- (!\U3|frequency_r\(10) & (!\U5|Div1|auto_generated|divider|divider|StageOut[169]~303_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12COUT1_84\ = CARRY((\U3|frequency_r\(10) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17COUT1_82\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[169]~303_combout\))) # (!\U3|frequency_r\(10) & (!\U5|Div1|auto_generated|divider|divider|StageOut[169]~303_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17COUT1_82\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[169]~303_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17COUT1_82\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12COUT1_84\);

-- Location: LC_X23_Y11_N4
\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(11) $ (\U5|Div1|auto_generated|divider|divider|StageOut[170]~302_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12\) # (\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ & \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12COUT1_84\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(11) & (\U5|Div1|auto_generated|divider|divider|StageOut[170]~302_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12COUT1_84\)) 
-- # (!\U3|frequency_r\(11) & ((\U5|Div1|auto_generated|divider|divider|StageOut[170]~302_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12COUT1_84\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[170]~302_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12COUT1_84\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~5_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~7\);

-- Location: LC_X23_Y11_N5
\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\);

-- Location: LC_X22_Y11_N8
\U5|Div1|auto_generated|divider|divider|StageOut[186]~73\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[186]~73_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~10_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[169]~303_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (((\U5|Div1|auto_generated|divider|divider|StageOut[169]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f870",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[169]~303_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[186]~73_combout\);

-- Location: LC_X23_Y12_N1
\U5|Div1|auto_generated|divider|divider|StageOut[181]~104\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[181]~104_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~35_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[164]~95_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (((\U5|Div1|auto_generated|divider|divider|StageOut[164]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~35_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[164]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[181]~104_combout\);

-- Location: LC_X22_Y12_N3
\U5|Div1|auto_generated|divider|divider|StageOut[176]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut\(176) = (((\U3|frequency_r\(0)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\))) # (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datac => \U3|frequency_r\(0),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut\(176));

-- Location: LC_X22_Y12_N4
\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(1) $ ((\U5|Div1|auto_generated|divider|divider|StageOut\(176)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ = CARRY(((\U5|Div1|auto_generated|divider|divider|StageOut\(176))) # (!\U3|frequency_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66dd",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut\(176),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~60_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\);

-- Location: LC_X22_Y12_N0
\U5|Div1|auto_generated|divider|divider|StageOut[180]~113\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[180]~113_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~40_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[163]~103_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (\U5|Div1|auto_generated|divider|divider|StageOut[163]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[163]~103_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~40_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[180]~113_combout\);

-- Location: LC_X23_Y12_N0
\U5|Div1|auto_generated|divider|divider|StageOut[179]~122\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[179]~122_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~45_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[162]~112_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (\U5|Div1|auto_generated|divider|divider|StageOut[162]~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[162]~112_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[179]~122_combout\);

-- Location: LC_X22_Y12_N1
\U5|Div1|auto_generated|divider|divider|StageOut[178]~131\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[178]~131_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~50_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[161]~121_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (\U5|Div1|auto_generated|divider|divider|StageOut[161]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[161]~121_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~50_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[178]~131_combout\);

-- Location: LC_X23_Y10_N7
\U5|Div1|auto_generated|divider|divider|StageOut[177]~141\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[177]~141_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~55_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut\(160)))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (((\U5|Div1|auto_generated|divider|divider|StageOut\(160)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~55_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut\(160),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[177]~141_combout\);

-- Location: LC_X22_Y12_N5
\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~55_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[177]~141_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[177]~141_combout\))) # 
-- (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[177]~141_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57COUT1_76\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[177]~141_combout\))) # (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[177]~141_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[177]~141_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57COUT1_76\);

-- Location: LC_X22_Y12_N6
\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~50_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[178]~131_combout\ $ (\U3|frequency_r\(3) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57\) # (\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ & \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57COUT1_76\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[178]~131_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57\) # (!\U3|frequency_r\(3)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[178]~131_combout\ & (!\U3|frequency_r\(3) & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52COUT1_78\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[178]~131_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57COUT1_76\) # 
-- (!\U3|frequency_r\(3)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[178]~131_combout\ & (!\U3|frequency_r\(3) & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57COUT1_76\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[178]~131_combout\,
	datab => \U3|frequency_r\(3),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57COUT1_76\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52COUT1_78\);

-- Location: LC_X22_Y12_N7
\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[179]~122_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52\) # (\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ & \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52COUT1_78\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[179]~122_combout\))) # 
-- (!\U3|frequency_r\(4) & (!\U5|Div1|auto_generated|divider|divider|StageOut[179]~122_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47COUT1_80\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52COUT1_78\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[179]~122_combout\))) # (!\U3|frequency_r\(4) & (!\U5|Div1|auto_generated|divider|divider|StageOut[179]~122_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52COUT1_78\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[179]~122_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52COUT1_78\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~45_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47COUT1_80\);

-- Location: LC_X22_Y12_N8
\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[180]~113_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47\) # (\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ & \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47COUT1_80\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(5) & (\U5|Div1|auto_generated|divider|divider|StageOut[180]~113_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47\)) # 
-- (!\U3|frequency_r\(5) & ((\U5|Div1|auto_generated|divider|divider|StageOut[180]~113_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42COUT1_82\ = CARRY((\U3|frequency_r\(5) & (\U5|Div1|auto_generated|divider|divider|StageOut[180]~113_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47COUT1_80\)) # (!\U3|frequency_r\(5) & ((\U5|Div1|auto_generated|divider|divider|StageOut[180]~113_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47COUT1_80\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[180]~113_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47COUT1_80\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42COUT1_82\);

-- Location: LC_X22_Y12_N9
\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~35_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[181]~104_combout\ $ (\U3|frequency_r\(6) $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42\) # (\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ & \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42COUT1_82\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[181]~104_combout\ & (\U3|frequency_r\(6) & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42COUT1_82\)) 
-- # (!\U5|Div1|auto_generated|divider|divider|StageOut[181]~104_combout\ & ((\U3|frequency_r\(6)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42COUT1_82\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[181]~104_combout\,
	datab => \U3|frequency_r\(6),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42COUT1_82\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~35_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\);

-- Location: LC_X23_Y11_N6
\U5|Div1|auto_generated|divider|divider|StageOut[185]~78\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[185]~78_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~15_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[168]~304_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (\U5|Div1|auto_generated|divider|divider|StageOut[168]~304_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[168]~304_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[185]~78_combout\);

-- Location: LC_X23_Y11_N7
\U5|Div1|auto_generated|divider|divider|StageOut[184]~83\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[184]~83_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~20_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[167]~305_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (((\U5|Div1|auto_generated|divider|divider|StageOut[167]~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f870",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[167]~305_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[184]~83_combout\);

-- Location: LC_X21_Y11_N7
\U5|Div1|auto_generated|divider|divider|StageOut[183]~89\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[183]~89_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~25_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[166]~307_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (\U5|Div1|auto_generated|divider|divider|StageOut[166]~307_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[166]~307_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~25_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[183]~89_combout\);

-- Location: LC_X22_Y11_N7
\U5|Div1|auto_generated|divider|divider|StageOut[182]~96\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[182]~96_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~30_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[165]~309_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (((\U5|Div1|auto_generated|divider|divider|StageOut[165]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f780",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~30_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[165]~309_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[182]~96_combout\);

-- Location: LC_X22_Y11_N0
\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~30_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[182]~96_combout\ $ (\U3|frequency_r\(7) $ ((\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[182]~96_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\) # (!\U3|frequency_r\(7)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[182]~96_combout\ & (!\U3|frequency_r\(7) & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32COUT1_84\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[182]~96_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\) # 
-- (!\U3|frequency_r\(7)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[182]~96_combout\ & (!\U3|frequency_r\(7) & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[182]~96_combout\,
	datab => \U3|frequency_r\(7),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32COUT1_84\);

-- Location: LC_X22_Y11_N1
\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(8) $ (\U5|Div1|auto_generated|divider|divider|StageOut[183]~89_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32\) # (\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ & \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32COUT1_84\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(8) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[183]~89_combout\))) # 
-- (!\U3|frequency_r\(8) & (!\U5|Div1|auto_generated|divider|divider|StageOut[183]~89_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27COUT1_86\ = CARRY((\U3|frequency_r\(8) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32COUT1_84\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[183]~89_combout\))) # (!\U3|frequency_r\(8) & (!\U5|Div1|auto_generated|divider|divider|StageOut[183]~89_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32COUT1_84\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[183]~89_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32COUT1_84\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27COUT1_86\);

-- Location: LC_X22_Y11_N2
\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~20_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[184]~83_combout\ $ (\U3|frequency_r\(9) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ & \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27COUT1_86\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[184]~83_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27\) # (!\U3|frequency_r\(9)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[184]~83_combout\ & (!\U3|frequency_r\(9) & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22COUT1_88\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[184]~83_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27COUT1_86\) # 
-- (!\U3|frequency_r\(9)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[184]~83_combout\ & (!\U3|frequency_r\(9) & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27COUT1_86\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[184]~83_combout\,
	datab => \U3|frequency_r\(9),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27COUT1_86\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22COUT1_88\);

-- Location: LC_X22_Y11_N3
\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~15_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[185]~78_combout\ $ (\U3|frequency_r\(10) $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22\) # (\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ & \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22COUT1_88\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[185]~78_combout\ & (\U3|frequency_r\(10) & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[185]~78_combout\ & ((\U3|frequency_r\(10)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17COUT1_90\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[185]~78_combout\ & (\U3|frequency_r\(10) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22COUT1_88\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[185]~78_combout\ & ((\U3|frequency_r\(10)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22COUT1_88\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[185]~78_combout\,
	datab => \U3|frequency_r\(10),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22COUT1_88\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17COUT1_90\);

-- Location: LC_X22_Y11_N4
\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(11) $ (\U5|Div1|auto_generated|divider|divider|StageOut[186]~73_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ & \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17COUT1_90\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(11) & (\U5|Div1|auto_generated|divider|divider|StageOut[186]~73_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17COUT1_90\)) 
-- # (!\U3|frequency_r\(11) & ((\U5|Div1|auto_generated|divider|divider|StageOut[186]~73_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17COUT1_90\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[186]~73_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17COUT1_90\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~10_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\);

-- Location: LC_X23_Y11_N9
\U5|Div1|auto_generated|divider|divider|StageOut[187]~69\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[187]~69_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~5_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[170]~302_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (\U5|Div1|auto_generated|divider|divider|StageOut[170]~302_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[170]~302_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~5_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[187]~69_combout\);

-- Location: LC_X22_Y11_N5
\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(12) $ (\U5|Div1|auto_generated|divider|divider|StageOut[187]~69_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(12) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[187]~69_combout\))) # 
-- (!\U3|frequency_r\(12) & (!\U5|Div1|auto_generated|divider|divider|StageOut[187]~69_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7COUT1_92\ = CARRY((\U3|frequency_r\(12) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[187]~69_combout\))) # (!\U3|frequency_r\(12) & (!\U5|Div1|auto_generated|divider|divider|StageOut[187]~69_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[187]~69_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7COUT1_92\);

-- Location: LC_X22_Y11_N6
\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\ & \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\ & \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7COUT1_92\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7COUT1_92\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\);

-- Location: LC_X22_Y8_N0
\U3|frequency_r[13]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut\(192) = (\U3|frequency_r\(0)) # ((\U3|frequency_r\(14)) # ((D1_frequency_r[13]) # (!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\)))
-- \U3|frequency_r\(13) = DFFEAS(\U5|Div1|auto_generated|divider|divider|StageOut\(192), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~11_combout\, \U2|mem_2\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feff",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|frequency_r\(0),
	datab => \U3|frequency_r\(14),
	datac => \U2|mem_2\(5),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut\(192),
	regout => \U3|frequency_r\(13));

-- Location: LC_X22_Y11_N9
\U3|frequency_r[14]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|selnose\(336) = ((\U3|frequency_r\(13)) # ((D1_frequency_r[14]) # (!\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\)))
-- \U3|frequency_r\(14) = DFFEAS(\U5|Div1|auto_generated|divider|divider|selnose\(336), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~11_combout\, \U2|mem_2\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcff",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U3|frequency_r\(13),
	datac => \U2|mem_2\(6),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|selnose\(336),
	regout => \U3|frequency_r\(14));

-- Location: LC_X12_Y8_N9
\U5|Div0|auto_generated|divider|divider|selnose[216]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ = ((!\U3|frequency_r\(14) & (!\U3|frequency_r\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0303",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(14),
	datac => \U3|frequency_r\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\);

-- Location: LC_X23_Y10_N8
\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella\(0) = ((\U3|frequency_r\(0)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~COUT\ = CARRY(((\U3|frequency_r\(0))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~COUTCOUT1_48\ = CARRY(((\U3|frequency_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cccc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella\(0),
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~COUTCOUT1_48\);

-- Location: LC_X20_Y12_N5
\U5|Div0|auto_generated|divider|divider|StageOut[16]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut\(16) = ((\U3|frequency_r\(0)) # ((\U3|frequency_r\(3)) # (\U3|frequency_r\(2)))) # (!\U5|Div0|auto_generated|divider|divider|selnose[54]~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[54]~2\,
	datab => \U3|frequency_r\(0),
	datac => \U3|frequency_r\(3),
	datad => \U3|frequency_r\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut\(16));

-- Location: LC_X20_Y12_N6
\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella\(0) = ((\U3|frequency_r\(0)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~COUT\ = CARRY(((\U3|frequency_r\(0))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~COUTCOUT1_35\ = CARRY(((\U3|frequency_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cccc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella\(0),
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~COUTCOUT1_35\);

-- Location: LC_X20_Y12_N7
\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~22\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~22_combout\ = (((\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~COUTCOUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~22_combout\);

-- Location: LC_X20_Y12_N0
\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~17\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~17_cout0\ = CARRY((\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~22_combout\))
-- \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~17COUT1_29\ = CARRY((\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~15\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~17_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~17COUT1_29\);

-- Location: LC_X20_Y12_N1
\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(1) $ (\U5|Div0|auto_generated|divider|divider|StageOut\(16) $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~17_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~17_cout0\) # (!\U5|Div0|auto_generated|divider|divider|StageOut\(16)))) # 
-- (!\U3|frequency_r\(1) & (!\U5|Div0|auto_generated|divider|divider|StageOut\(16) & !\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~17_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12COUT1_31\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~17COUT1_29\) # (!\U5|Div0|auto_generated|divider|divider|StageOut\(16)))) # 
-- (!\U3|frequency_r\(1) & (!\U5|Div0|auto_generated|divider|divider|StageOut\(16) & !\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~17COUT1_29\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut\(16),
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~17_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~17COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12COUT1_31\);

-- Location: LC_X21_Y12_N8
\U5|Div0|auto_generated|divider|divider|StageOut[17]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[17]~0_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(1)) # ((\U3|frequency_r\(0) & ((!\U3|frequency_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaee",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(1),
	datab => \U3|frequency_r\(0),
	datad => \U3|frequency_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[17]~0_combout\);

-- Location: LC_X20_Y12_N2
\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~5_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[17]~0_combout\ $ (\U3|frequency_r\(2) $ ((\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[17]~0_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12\) # (!\U3|frequency_r\(2)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[17]~0_combout\ & (!\U3|frequency_r\(2) & !\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7COUT1_33\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[17]~0_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12COUT1_31\) # 
-- (!\U3|frequency_r\(2)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[17]~0_combout\ & (!\U3|frequency_r\(2) & !\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12COUT1_31\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[17]~0_combout\,
	datab => \U3|frequency_r\(2),
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~12COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7COUT1_33\);

-- Location: LC_X20_Y12_N3
\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\ = (((\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\);

-- Location: LC_X20_Y12_N9
\U5|Div0|auto_generated|divider|divider|StageOut[33]~2\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[1]~1\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~10_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut\(16)))))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[1]~1\ & (((\U5|Div0|auto_generated|divider|divider|StageOut\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "accc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~10_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut\(16),
	datac => \U5|Div1|auto_generated|divider|divider|sel[1]~1\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\);

-- Location: LC_X20_Y12_N4
\U5|Div0|auto_generated|divider|divider|StageOut[32]~4\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\ = (!\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella\(0) & (\U5|Div0|auto_generated|divider|divider|selnose[54]~2\ & (!\U3|frequency_r\(3) & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella\(0),
	datab => \U5|Div0|auto_generated|divider|divider|selnose[54]~2\,
	datac => \U3|frequency_r\(3),
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\);

-- Location: LC_X21_Y9_N7
\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella\(0) = ((\U3|frequency_r\(0)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~COUT\ = CARRY(((\U3|frequency_r\(0))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~COUTCOUT1_43\ = CARRY(((\U3|frequency_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cccc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella\(0),
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~COUTCOUT1_43\);

-- Location: LC_X21_Y9_N8
\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~27\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~27_combout\ = (((\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~COUTCOUT1_43\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~27_combout\);

-- Location: LC_X20_Y11_N5
\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~22\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~22_cout0\ = CARRY(((\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~27_combout\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~22COUT1_35\ = CARRY(((\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~20\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~22_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~22COUT1_35\);

-- Location: LC_X20_Y11_N6
\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~15_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\ $ (\U3|frequency_r\(1) $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~22_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\ & (\U3|frequency_r\(1) & !\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~22_cout0\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\ & ((\U3|frequency_r\(1)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~22_cout0\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17COUT1_37\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\ & (\U3|frequency_r\(1) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~22COUT1_35\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\ & ((\U3|frequency_r\(1)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~22COUT1_35\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\,
	datab => \U3|frequency_r\(1),
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~22_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~22COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17COUT1_37\);

-- Location: LC_X20_Y11_N7
\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(2) $ (\U5|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ $ ((\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(2) & (\U5|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17\)) # 
-- (!\U3|frequency_r\(2) & ((\U5|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12COUT1_39\ = CARRY((\U3|frequency_r\(2) & (\U5|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17COUT1_37\)) # (!\U3|frequency_r\(2) & ((\U5|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17COUT1_37\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~17COUT1_37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12COUT1_39\);

-- Location: LC_X20_Y12_N8
\U5|Div0|auto_generated|divider|divider|StageOut[34]~1\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|sel[1]~1\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~5_combout\)) # (!\U5|Div1|auto_generated|divider|divider|sel[1]~1\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[17]~0_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[17]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~5_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|sel[1]~1\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\);

-- Location: LC_X20_Y11_N8
\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~5_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ $ (\U3|frequency_r\(3) $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ & (\U3|frequency_r\(3) & !\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ & ((\U3|frequency_r\(3)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7COUT1_41\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ & (\U3|frequency_r\(3) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12COUT1_39\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ & ((\U3|frequency_r\(3)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12COUT1_39\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\,
	datab => \U3|frequency_r\(3),
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~12COUT1_39\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7COUT1_41\);

-- Location: LC_X20_Y11_N9
\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ = (((!\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~7COUT1_41\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\);

-- Location: LC_X20_Y11_N0
\U5|Div0|auto_generated|divider|divider|StageOut[50]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[54]~2\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~10_combout\)) # (!\U5|Div0|auto_generated|divider|divider|selnose[54]~2\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "accc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~10_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|selnose[54]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\);

-- Location: LC_X21_Y11_N9
\U5|Div0|auto_generated|divider|divider|StageOut[49]~7\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[49]~7_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[54]~2\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~15_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[54]~2\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f870",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[54]~2\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[32]~4_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[49]~7_combout\);

-- Location: LC_X21_Y9_N1
\U5|Div0|auto_generated|divider|divider|StageOut[48]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[48]~10_combout\ = (!\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella\(0) & (!\U3|frequency_r\(4) & (\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ & 
-- \U5|Div0|auto_generated|divider|divider|selnose[72]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella\(0),
	datab => \U3|frequency_r\(4),
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[48]~10_combout\);

-- Location: LC_X23_Y10_N9
\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~32\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~32_combout\ = (((\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~COUTCOUT1_48\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~32_combout\);

-- Location: LC_X21_Y10_N1
\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~27\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~27_cout0\ = CARRY((\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~32_combout\))
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~27COUT1_40\ = CARRY((\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~25\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~27_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~27COUT1_40\);

-- Location: LC_X21_Y10_N2
\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(1) $ (\U5|Div0|auto_generated|divider|divider|StageOut[48]~10_combout\ $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~27_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~27_cout0\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[48]~10_combout\))) 
-- # (!\U3|frequency_r\(1) & (!\U5|Div0|auto_generated|divider|divider|StageOut[48]~10_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~27_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22COUT1_42\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~27COUT1_40\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[48]~10_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div0|auto_generated|divider|divider|StageOut[48]~10_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~27COUT1_40\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[48]~10_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~27_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~27COUT1_40\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22COUT1_42\);

-- Location: LC_X21_Y10_N3
\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(2) $ (\U5|Div0|auto_generated|divider|divider|StageOut[49]~7_combout\ $ ((\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(2) & (\U5|Div0|auto_generated|divider|divider|StageOut[49]~7_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22\)) # 
-- (!\U3|frequency_r\(2) & ((\U5|Div0|auto_generated|divider|divider|StageOut[49]~7_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17COUT1_44\ = CARRY((\U3|frequency_r\(2) & (\U5|Div0|auto_generated|divider|divider|StageOut[49]~7_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22COUT1_42\)) # (!\U3|frequency_r\(2) & ((\U5|Div0|auto_generated|divider|divider|StageOut[49]~7_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22COUT1_42\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[49]~7_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~22COUT1_42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17COUT1_44\);

-- Location: LC_X21_Y10_N4
\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(3) $ (\U5|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17COUT1_44\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\))) 
-- # (!\U3|frequency_r\(3) & (!\U5|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17COUT1_44\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~17COUT1_44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~10_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\);

-- Location: LC_X20_Y11_N3
\U5|Div0|auto_generated|divider|divider|StageOut[51]~3\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[54]~2\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~5_combout\))) # (!\U5|Div0|auto_generated|divider|divider|selnose[54]~2\ & (\U5|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~5_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|selnose[54]~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\);

-- Location: LC_X21_Y10_N5
\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~5_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\ $ (\U3|frequency_r\(4) $ ((\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\) # (!\U3|frequency_r\(4)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\ & (!\U3|frequency_r\(4) & !\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7COUT1_46\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\) # (!\U3|frequency_r\(4)))) 
-- # (!\U5|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\ & (!\U3|frequency_r\(4) & !\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\,
	datab => \U3|frequency_r\(4),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7COUT1_46\);

-- Location: LC_X21_Y10_N6
\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ = ((((!\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\ & \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7\) # 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\ & \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7COUT1_46\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~12\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~7COUT1_46\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\);

-- Location: LC_X23_Y10_N4
\U5|Div0|auto_generated|divider|divider|StageOut[64]~18\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[64]~18_combout\ = ((!\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella\(0) & (\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & 
-- \U5|Div0|auto_generated|divider|divider|selnose[72]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella\(0),
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[64]~18_combout\);

-- Location: LC_X17_Y12_N7
\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella\(0) = ((\U3|frequency_r\(0)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~COUT\ = CARRY(((\U3|frequency_r\(0))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~COUTCOUT1_56\ = CARRY(((\U3|frequency_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cccc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella\(0),
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~COUTCOUT1_56\);

-- Location: LC_X17_Y12_N8
\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~37\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~37_combout\ = (((\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~COUTCOUT1_56\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~37_combout\);

-- Location: LC_X22_Y10_N1
\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~32\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~32_cout0\ = CARRY(((\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~37_combout\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~32COUT1_46\ = CARRY(((\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~30\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~32_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~32COUT1_46\);

-- Location: LC_X22_Y10_N2
\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(1) $ (\U5|Div0|auto_generated|divider|divider|StageOut[64]~18_combout\ $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~32_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~32_cout0\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[64]~18_combout\))) 
-- # (!\U3|frequency_r\(1) & (!\U5|Div0|auto_generated|divider|divider|StageOut[64]~18_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~32_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27COUT1_48\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~32COUT1_46\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[64]~18_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div0|auto_generated|divider|divider|StageOut[64]~18_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~32COUT1_46\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[64]~18_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~32_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~32COUT1_46\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27COUT1_48\);

-- Location: LC_X21_Y10_N0
\U5|Div0|auto_generated|divider|divider|StageOut[66]~11\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[66]~11_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~15_combout\))) # (!\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & (\U5|Div0|auto_generated|divider|divider|StageOut[49]~7_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[49]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[49]~7_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[66]~11_combout\);

-- Location: LC_X21_Y10_N9
\U5|Div0|auto_generated|divider|divider|StageOut[65]~14\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[65]~14_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~20_combout\)) # (!\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[48]~10_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[48]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f780",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~20_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[48]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[65]~14_combout\);

-- Location: LC_X22_Y10_N3
\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(2) $ (\U5|Div0|auto_generated|divider|divider|StageOut[65]~14_combout\ $ ((\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(2) & (\U5|Div0|auto_generated|divider|divider|StageOut[65]~14_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27\)) # 
-- (!\U3|frequency_r\(2) & ((\U5|Div0|auto_generated|divider|divider|StageOut[65]~14_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22COUT1_50\ = CARRY((\U3|frequency_r\(2) & (\U5|Div0|auto_generated|divider|divider|StageOut[65]~14_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27COUT1_48\)) # (!\U3|frequency_r\(2) & ((\U5|Div0|auto_generated|divider|divider|StageOut[65]~14_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27COUT1_48\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[65]~14_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~27COUT1_48\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22COUT1_50\);

-- Location: LC_X22_Y10_N4
\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(3) $ (\U5|Div0|auto_generated|divider|divider|StageOut[66]~11_combout\ $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22COUT1_50\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[66]~11_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div0|auto_generated|divider|divider|StageOut[66]~11_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22COUT1_50\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[66]~11_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~22COUT1_50\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~15_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\);

-- Location: LC_X21_Y10_N7
\U5|Div0|auto_generated|divider|divider|StageOut[68]~6\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[68]~6_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~5_combout\))) # (!\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & (\U5|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f870",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[51]~3_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[68]~6_combout\);

-- Location: LC_X21_Y10_N8
\U5|Div0|auto_generated|divider|divider|StageOut[67]~8\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~10_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & (\U5|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~10_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\);

-- Location: LC_X22_Y10_N5
\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~10_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\ $ (\U3|frequency_r\(4) $ ((\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\) # (!\U3|frequency_r\(4)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\ & (!\U3|frequency_r\(4) & !\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12COUT1_52\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\) # (!\U3|frequency_r\(4)))) 
-- # (!\U5|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\ & (!\U3|frequency_r\(4) & !\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\,
	datab => \U3|frequency_r\(4),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12COUT1_52\);

-- Location: LC_X22_Y10_N6
\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(5) $ (\U5|Div0|auto_generated|divider|divider|StageOut[68]~6_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\) # (\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\ & \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12COUT1_52\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[68]~6_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div0|auto_generated|divider|divider|StageOut[68]~6_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7COUT1_54\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12COUT1_52\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[68]~6_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div0|auto_generated|divider|divider|StageOut[68]~6_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12COUT1_52\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[68]~6_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~12COUT1_52\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7COUT1_54\);

-- Location: LC_X22_Y10_N7
\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\ & \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7\) # 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\ & \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7COUT1_54\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~17\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~7COUT1_54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\);

-- Location: LC_X18_Y11_N0
\U5|Div0|auto_generated|divider|divider|StageOut[81]~23\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[81]~23_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(5) & (((\U5|Div0|auto_generated|divider|divider|StageOut[64]~18_combout\)))) # (!\U5|Div1|auto_generated|divider|divider|sel\(5) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~25_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|StageOut[64]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef40",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(5),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~25_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[64]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[81]~23_combout\);

-- Location: LC_X18_Y11_N1
\U5|Div0|auto_generated|divider|divider|StageOut[83]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(5) & (((\U5|Div0|auto_generated|divider|divider|StageOut[66]~11_combout\)))) # (!\U5|Div1|auto_generated|divider|divider|sel\(5) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~15_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|StageOut[66]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef40",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(5),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~15_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[66]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\);

-- Location: LC_X22_Y10_N8
\U5|Div0|auto_generated|divider|divider|StageOut[82]~19\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[82]~19_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(5) & (((\U5|Div0|auto_generated|divider|divider|StageOut[65]~14_combout\)))) # (!\U5|Div1|auto_generated|divider|divider|sel\(5) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~20_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|StageOut[65]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef40",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(5),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~20_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[65]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[82]~19_combout\);

-- Location: LC_X17_Y12_N2
\U5|Div0|auto_generated|divider|divider|StageOut[80]~28\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[80]~28_combout\ = (!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella\(0) & (((!\U5|Div1|auto_generated|divider|divider|sel\(5) & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella\(0),
	datac => \U5|Div1|auto_generated|divider|divider|sel\(5),
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[80]~28_combout\);

-- Location: LC_X17_Y11_N1
\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~30_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[80]~28_combout\ $ ((\U3|frequency_r\(1)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[80]~28_combout\) # ((!\U3|frequency_r\(1))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32COUT1_42\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[80]~28_combout\) # ((!\U3|frequency_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66bb",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[80]~28_combout\,
	datab => \U3|frequency_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32COUT1_42\);

-- Location: LC_X17_Y11_N2
\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(2) $ (\U5|Div0|auto_generated|divider|divider|StageOut[81]~23_combout\ $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[81]~23_combout\))) # 
-- (!\U3|frequency_r\(2) & (!\U5|Div0|auto_generated|divider|divider|StageOut[81]~23_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27COUT1_44\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32COUT1_42\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[81]~23_combout\))) # (!\U3|frequency_r\(2) & (!\U5|Div0|auto_generated|divider|divider|StageOut[81]~23_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32COUT1_42\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[81]~23_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~32COUT1_42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27COUT1_44\);

-- Location: LC_X17_Y11_N3
\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~20_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[82]~19_combout\ $ (\U3|frequency_r\(3) $ ((\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[82]~19_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27\) # (!\U3|frequency_r\(3)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[82]~19_combout\ & (!\U3|frequency_r\(3) & !\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22COUT1_46\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[82]~19_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27COUT1_44\) # 
-- (!\U3|frequency_r\(3)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[82]~19_combout\ & (!\U3|frequency_r\(3) & !\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27COUT1_44\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[82]~19_combout\,
	datab => \U3|frequency_r\(3),
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~27COUT1_44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22COUT1_46\);

-- Location: LC_X17_Y11_N4
\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~15_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\ $ (\U3|frequency_r\(4) $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\ & (\U3|frequency_r\(4) & !\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22COUT1_46\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\ & ((\U3|frequency_r\(4)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22COUT1_46\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\,
	datab => \U3|frequency_r\(4),
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~22COUT1_46\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~15_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\);

-- Location: LC_X22_Y10_N9
\U5|Div0|auto_generated|divider|divider|StageOut[85]~9\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[85]~9_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(5) & (\U5|Div0|auto_generated|divider|divider|StageOut[68]~6_combout\)) # (!\U5|Div1|auto_generated|divider|divider|sel\(5) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~5_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[68]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(5),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[68]~6_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[85]~9_combout\);

-- Location: LC_X22_Y10_N0
\U5|Div0|auto_generated|divider|divider|StageOut[84]~12\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[84]~12_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(5) & (\U5|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\)) # (!\U5|Div1|auto_generated|divider|divider|sel\(5) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~10_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[67]~8_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|sel\(5),
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[84]~12_combout\);

-- Location: LC_X17_Y11_N5
\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(5) $ (\U5|Div0|auto_generated|divider|divider|StageOut[84]~12_combout\ $ ((\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(5) & (\U5|Div0|auto_generated|divider|divider|StageOut[84]~12_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\)) # 
-- (!\U3|frequency_r\(5) & ((\U5|Div0|auto_generated|divider|divider|StageOut[84]~12_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12COUT1_48\ = CARRY((\U3|frequency_r\(5) & (\U5|Div0|auto_generated|divider|divider|StageOut[84]~12_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\)) # 
-- (!\U3|frequency_r\(5) & ((\U5|Div0|auto_generated|divider|divider|StageOut[84]~12_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[84]~12_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12COUT1_48\);

-- Location: LC_X17_Y11_N6
\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(6) $ (\U5|Div0|auto_generated|divider|divider|StageOut[85]~9_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12\) # (\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\ & \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12COUT1_48\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[85]~9_combout\))) # 
-- (!\U3|frequency_r\(6) & (!\U5|Div0|auto_generated|divider|divider|StageOut[85]~9_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_50\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12COUT1_48\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[85]~9_combout\))) # (!\U3|frequency_r\(6) & (!\U5|Div0|auto_generated|divider|divider|StageOut[85]~9_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12COUT1_48\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[85]~9_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~12COUT1_48\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_50\);

-- Location: LC_X17_Y11_N7
\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\ & \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7\) # 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\ & \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_50\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~17\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~7COUT1_50\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\);

-- Location: LC_X18_Y11_N7
\U5|Div0|auto_generated|divider|divider|StageOut[98]~29\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[98]~29_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~25_combout\))) # (!\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & (\U5|Div0|auto_generated|divider|divider|StageOut[81]~23_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[81]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea2a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[81]~23_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|sel[5]~2\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[98]~29_combout\);

-- Location: LC_X18_Y11_N8
\U5|Div0|auto_generated|divider|divider|StageOut[97]~34\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[97]~34_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~30_combout\)) # (!\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[80]~28_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[80]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~30_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|sel[5]~2\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[80]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[97]~34_combout\);

-- Location: LC_X16_Y11_N8
\U5|Div0|auto_generated|divider|divider|StageOut[96]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut\(96) = ((\U3|frequency_r\(7)) # ((\U3|frequency_r\(0)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\))) # (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffdf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datab => \U3|frequency_r\(7),
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\,
	datad => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut\(96));

-- Location: LC_X16_Y11_N0
\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(1) $ ((\U5|Div0|auto_generated|divider|divider|StageOut\(96)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37\ = CARRY(((\U5|Div0|auto_generated|divider|divider|StageOut\(96))) # (!\U3|frequency_r\(1)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37COUT1_48\ = CARRY(((\U5|Div0|auto_generated|divider|divider|StageOut\(96))) # (!\U3|frequency_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66dd",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut\(96),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37COUT1_48\);

-- Location: LC_X16_Y11_N1
\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(2) $ (\U5|Div0|auto_generated|divider|divider|StageOut[97]~34_combout\ $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[97]~34_combout\))) # 
-- (!\U3|frequency_r\(2) & (!\U5|Div0|auto_generated|divider|divider|StageOut[97]~34_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32COUT1_50\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37COUT1_48\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[97]~34_combout\))) # (!\U3|frequency_r\(2) & (!\U5|Div0|auto_generated|divider|divider|StageOut[97]~34_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37COUT1_48\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[97]~34_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~37COUT1_48\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32COUT1_50\);

-- Location: LC_X16_Y11_N2
\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(3) $ (\U5|Div0|auto_generated|divider|divider|StageOut[98]~29_combout\ $ ((\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(3) & (\U5|Div0|auto_generated|divider|divider|StageOut[98]~29_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32\)) # 
-- (!\U3|frequency_r\(3) & ((\U5|Div0|auto_generated|divider|divider|StageOut[98]~29_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27COUT1_52\ = CARRY((\U3|frequency_r\(3) & (\U5|Div0|auto_generated|divider|divider|StageOut[98]~29_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32COUT1_50\)) # (!\U3|frequency_r\(3) & ((\U5|Div0|auto_generated|divider|divider|StageOut[98]~29_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32COUT1_50\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[98]~29_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~32COUT1_50\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27COUT1_52\);

-- Location: LC_X18_Y11_N2
\U5|Div0|auto_generated|divider|divider|StageOut[100]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~15_combout\))) # (!\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & (\U5|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea2a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|sel[5]~2\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\);

-- Location: LC_X17_Y11_N9
\U5|Div0|auto_generated|divider|divider|StageOut[99]~24\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~20_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[82]~19_combout\))))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[82]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[5]~2\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~20_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[82]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\);

-- Location: LC_X16_Y11_N3
\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(4) $ (\U5|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\ $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\))) # 
-- (!\U3|frequency_r\(4) & (!\U5|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22COUT1_54\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27COUT1_52\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\))) # (!\U3|frequency_r\(4) & (!\U5|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27COUT1_52\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~27COUT1_52\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22COUT1_54\);

-- Location: LC_X16_Y11_N4
\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(5) $ (\U5|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\ $ ((\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(5) & (\U5|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22COUT1_54\)) # 
-- (!\U3|frequency_r\(5) & ((\U5|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22COUT1_54\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~22COUT1_54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~15_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\);

-- Location: LC_X17_Y11_N8
\U5|Div0|auto_generated|divider|divider|StageOut[102]~13\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[102]~13_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[85]~9_combout\))))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[85]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[5]~2\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~5_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[85]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[102]~13_combout\);

-- Location: LC_X17_Y11_N0
\U5|Div0|auto_generated|divider|divider|StageOut[101]~16\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[101]~16_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[84]~12_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & (\U5|Div0|auto_generated|divider|divider|StageOut[84]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[5]~2\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[84]~12_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[101]~16_combout\);

-- Location: LC_X16_Y11_N5
\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(6) $ (\U5|Div0|auto_generated|divider|divider|StageOut[101]~16_combout\ $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[101]~16_combout\))) # 
-- (!\U3|frequency_r\(6) & (!\U5|Div0|auto_generated|divider|divider|StageOut[101]~16_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12COUT1_56\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[101]~16_combout\))) # (!\U3|frequency_r\(6) & (!\U5|Div0|auto_generated|divider|divider|StageOut[101]~16_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[101]~16_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12COUT1_56\);

-- Location: LC_X16_Y11_N6
\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~5_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[102]~13_combout\ $ (\U3|frequency_r\(7) $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12\) # (\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\ & \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12COUT1_56\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[102]~13_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12\) # (!\U3|frequency_r\(7)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[102]~13_combout\ & (!\U3|frequency_r\(7) & !\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7COUT1_58\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[102]~13_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12COUT1_56\) # 
-- (!\U3|frequency_r\(7)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[102]~13_combout\ & (!\U3|frequency_r\(7) & !\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12COUT1_56\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[102]~13_combout\,
	datab => \U3|frequency_r\(7),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~12COUT1_56\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7COUT1_58\);

-- Location: LC_X16_Y11_N7
\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ = ((((!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\ & \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7\) # 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\ & \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7COUT1_58\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~17\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~7COUT1_58\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\);

-- Location: LC_X16_Y12_N7
\U5|Div0|auto_generated|divider|divider|StageOut[115]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[115]~35_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~25_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[98]~29_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[98]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~25_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[98]~29_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[115]~35_combout\);

-- Location: LC_X16_Y12_N3
\U5|Div0|auto_generated|divider|divider|StageOut[114]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[114]~40_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~30_combout\))) # (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & (\U5|Div0|auto_generated|divider|divider|StageOut[97]~34_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[97]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f870",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[97]~34_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[114]~40_combout\);

-- Location: LC_X16_Y12_N9
\U5|Div0|auto_generated|divider|divider|StageOut[113]~46\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[113]~46_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~35_combout\))) # (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & (\U5|Div0|auto_generated|divider|divider|StageOut\(96))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut\(96),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~35_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[113]~46_combout\);

-- Location: LC_X16_Y10_N9
\U5|Div0|auto_generated|divider|divider|StageOut[112]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut\(112) = (((\U3|frequency_r\(0))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\)) # (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff77",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	datad => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut\(112));

-- Location: LC_X18_Y3_N0
\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella\(0) = ((\U3|frequency_r\(0)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[0]~COUT\ = CARRY(((\U3|frequency_r\(0))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[0]~COUTCOUT1_80\ = CARRY(((\U3|frequency_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cccc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella\(0),
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[0]~COUTCOUT1_80\);

-- Location: LC_X18_Y3_N1
\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~52\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~52_combout\ = (((\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[0]~COUTCOUT1_80\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~52_combout\);

-- Location: LC_X16_Y8_N0
\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~47\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~47_cout0\ = CARRY((\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~52_combout\))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~47COUT1_64\ = CARRY((\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~45\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~47_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~47COUT1_64\);

-- Location: LC_X16_Y8_N1
\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(1) $ (\U5|Div0|auto_generated|divider|divider|StageOut\(112) $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~47_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~47_cout0\) # (!\U5|Div0|auto_generated|divider|divider|StageOut\(112)))) # 
-- (!\U3|frequency_r\(1) & (!\U5|Div0|auto_generated|divider|divider|StageOut\(112) & !\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~47_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42COUT1_66\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~47COUT1_64\) # (!\U5|Div0|auto_generated|divider|divider|StageOut\(112)))) 
-- # (!\U3|frequency_r\(1) & (!\U5|Div0|auto_generated|divider|divider|StageOut\(112) & !\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~47COUT1_64\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut\(112),
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~47_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~47COUT1_64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42COUT1_66\);

-- Location: LC_X16_Y8_N2
\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(2) $ (\U5|Div0|auto_generated|divider|divider|StageOut[113]~46_combout\ $ ((\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(2) & (\U5|Div0|auto_generated|divider|divider|StageOut[113]~46_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42\)) # 
-- (!\U3|frequency_r\(2) & ((\U5|Div0|auto_generated|divider|divider|StageOut[113]~46_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37COUT1_68\ = CARRY((\U3|frequency_r\(2) & (\U5|Div0|auto_generated|divider|divider|StageOut[113]~46_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42COUT1_66\)) # (!\U3|frequency_r\(2) & ((\U5|Div0|auto_generated|divider|divider|StageOut[113]~46_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42COUT1_66\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[113]~46_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~42COUT1_66\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37COUT1_68\);

-- Location: LC_X16_Y8_N3
\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~30_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[114]~40_combout\ $ (\U3|frequency_r\(3) $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[114]~40_combout\ & (\U3|frequency_r\(3) & !\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[114]~40_combout\ & ((\U3|frequency_r\(3)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32COUT1_70\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[114]~40_combout\ & (\U3|frequency_r\(3) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37COUT1_68\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[114]~40_combout\ & ((\U3|frequency_r\(3)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37COUT1_68\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[114]~40_combout\,
	datab => \U3|frequency_r\(3),
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~37COUT1_68\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32COUT1_70\);

-- Location: LC_X16_Y8_N4
\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(4) $ (\U5|Div0|auto_generated|divider|divider|StageOut[115]~35_combout\ $ ((\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(4) & (\U5|Div0|auto_generated|divider|divider|StageOut[115]~35_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32COUT1_70\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div0|auto_generated|divider|divider|StageOut[115]~35_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32COUT1_70\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[115]~35_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~32COUT1_70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~25_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\);

-- Location: LC_X16_Y11_N9
\U5|Div0|auto_generated|divider|divider|StageOut[119]~17\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[119]~17_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~5_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[102]~13_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[102]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~5_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[102]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[119]~17_combout\);

-- Location: LC_X16_Y12_N2
\U5|Div0|auto_generated|divider|divider|StageOut[118]~21\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[118]~21_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~10_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[101]~16_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[101]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~10_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[101]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[118]~21_combout\);

-- Location: LC_X16_Y12_N5
\U5|Div0|auto_generated|divider|divider|StageOut[117]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[117]~25_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~15_combout\))) # (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & (\U5|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f870",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[100]~20_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[117]~25_combout\);

-- Location: LC_X16_Y12_N4
\U5|Div0|auto_generated|divider|divider|StageOut[116]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[116]~30_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~20_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~20_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[99]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[116]~30_combout\);

-- Location: LC_X16_Y8_N5
\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(5) $ (\U5|Div0|auto_generated|divider|divider|StageOut[116]~30_combout\ $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[116]~30_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div0|auto_generated|divider|divider|StageOut[116]~30_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22COUT1_72\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[116]~30_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div0|auto_generated|divider|divider|StageOut[116]~30_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[116]~30_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22COUT1_72\);

-- Location: LC_X16_Y8_N6
\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~15_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[117]~25_combout\ $ (\U3|frequency_r\(6) $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\) # (\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\ & \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22COUT1_72\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[117]~25_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\) # (!\U3|frequency_r\(6)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[117]~25_combout\ & (!\U3|frequency_r\(6) & !\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17COUT1_74\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[117]~25_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22COUT1_72\) # 
-- (!\U3|frequency_r\(6)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[117]~25_combout\ & (!\U3|frequency_r\(6) & !\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22COUT1_72\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[117]~25_combout\,
	datab => \U3|frequency_r\(6),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~22COUT1_72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17COUT1_74\);

-- Location: LC_X16_Y8_N7
\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(7) $ (\U5|Div0|auto_generated|divider|divider|StageOut[118]~21_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17\) # (\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\ & \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17COUT1_74\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[118]~21_combout\))) # 
-- (!\U3|frequency_r\(7) & (!\U5|Div0|auto_generated|divider|divider|StageOut[118]~21_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12COUT1_76\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17COUT1_74\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[118]~21_combout\))) # (!\U3|frequency_r\(7) & (!\U5|Div0|auto_generated|divider|divider|StageOut[118]~21_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17COUT1_74\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[118]~21_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~17COUT1_74\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12COUT1_76\);

-- Location: LC_X16_Y8_N8
\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(8) $ (\U5|Div0|auto_generated|divider|divider|StageOut[119]~17_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12\) # (\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\ & \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12COUT1_76\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(8) & (\U5|Div0|auto_generated|divider|divider|StageOut[119]~17_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12\)) # 
-- (!\U3|frequency_r\(8) & ((\U5|Div0|auto_generated|divider|divider|StageOut[119]~17_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7COUT1_78\ = CARRY((\U3|frequency_r\(8) & (\U5|Div0|auto_generated|divider|divider|StageOut[119]~17_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12COUT1_76\)) # (!\U3|frequency_r\(8) & ((\U5|Div0|auto_generated|divider|divider|StageOut[119]~17_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12COUT1_76\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[119]~17_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~12COUT1_76\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7COUT1_78\);

-- Location: LC_X16_Y8_N9
\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ = ((((!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\ & \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7\) # 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\ & \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7COUT1_78\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~27\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~7COUT1_78\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\);

-- Location: LC_X16_Y7_N9
\U5|Div0|auto_generated|divider|divider|StageOut[132]~41\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[132]~41_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~25_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[115]~35_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[115]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f780",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~25_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[115]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[132]~41_combout\);

-- Location: LC_X16_Y5_N2
\U5|Div0|auto_generated|divider|divider|StageOut[131]~47\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[131]~47_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~30_combout\)) # (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[114]~40_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[114]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~30_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[114]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[131]~47_combout\);

-- Location: LC_X16_Y5_N8
\U5|Div0|auto_generated|divider|divider|StageOut[130]~53\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[130]~53_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~35_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[113]~46_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[113]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~35_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[113]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[130]~53_combout\);

-- Location: LC_X16_Y3_N1
\U5|Div0|auto_generated|divider|divider|StageOut[129]~61\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[129]~61_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~40_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut\(112)))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (((\U5|Div0|auto_generated|divider|divider|StageOut\(112)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~40_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut\(112),
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[129]~61_combout\);

-- Location: LC_X16_Y3_N7
\U5|Div0|auto_generated|divider|divider|StageOut[128]~70\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[128]~70_combout\ = ((\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella\(0) & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella\(0),
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[128]~70_combout\);

-- Location: LC_X17_Y3_N0
\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(1) $ ((\U5|Div0|auto_generated|divider|divider|StageOut[128]~70_combout\))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47\ = CARRY(((\U5|Div0|auto_generated|divider|divider|StageOut[128]~70_combout\)) # (!\U3|frequency_r\(1)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47COUT1_60\ = CARRY(((\U5|Div0|auto_generated|divider|divider|StageOut[128]~70_combout\)) # (!\U3|frequency_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66dd",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[128]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~45_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47COUT1_60\);

-- Location: LC_X17_Y3_N1
\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~40_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[129]~61_combout\ $ (\U3|frequency_r\(2) $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[129]~61_combout\ & (\U3|frequency_r\(2) & !\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[129]~61_combout\ & ((\U3|frequency_r\(2)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42COUT1_62\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[129]~61_combout\ & (\U3|frequency_r\(2) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47COUT1_60\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[129]~61_combout\ & ((\U3|frequency_r\(2)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47COUT1_60\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[129]~61_combout\,
	datab => \U3|frequency_r\(2),
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~47COUT1_60\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42COUT1_62\);

-- Location: LC_X17_Y3_N2
\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~35_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[130]~53_combout\ $ (\U3|frequency_r\(3) $ ((\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[130]~53_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42\) # (!\U3|frequency_r\(3)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[130]~53_combout\ & (!\U3|frequency_r\(3) & !\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37COUT1_64\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[130]~53_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42COUT1_62\) # 
-- (!\U3|frequency_r\(3)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[130]~53_combout\ & (!\U3|frequency_r\(3) & !\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42COUT1_62\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[130]~53_combout\,
	datab => \U3|frequency_r\(3),
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~42COUT1_62\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37COUT1_64\);

-- Location: LC_X17_Y3_N3
\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~30_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[131]~47_combout\ $ (\U3|frequency_r\(4) $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[131]~47_combout\ & (\U3|frequency_r\(4) & !\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[131]~47_combout\ & ((\U3|frequency_r\(4)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32COUT1_66\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[131]~47_combout\ & (\U3|frequency_r\(4) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37COUT1_64\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[131]~47_combout\ & ((\U3|frequency_r\(4)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37COUT1_64\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[131]~47_combout\,
	datab => \U3|frequency_r\(4),
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~37COUT1_64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32COUT1_66\);

-- Location: LC_X17_Y3_N4
\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~25_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[132]~41_combout\ $ (\U3|frequency_r\(5) $ ((\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[132]~41_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32COUT1_66\) # 
-- (!\U3|frequency_r\(5)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[132]~41_combout\ & (!\U3|frequency_r\(5) & !\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32COUT1_66\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[132]~41_combout\,
	datab => \U3|frequency_r\(5),
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~32COUT1_66\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~25_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\);

-- Location: LC_X16_Y3_N2
\U5|Div0|auto_generated|divider|divider|StageOut[136]~22\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[136]~22_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~5_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[119]~17_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (\U5|Div0|auto_generated|divider|divider|StageOut[119]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[119]~17_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~5_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[136]~22_combout\);

-- Location: LC_X16_Y3_N6
\U5|Div0|auto_generated|divider|divider|StageOut[135]~26\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~10_combout\))) # (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (\U5|Div0|auto_generated|divider|divider|StageOut[118]~21_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[118]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea2a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[118]~21_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\);

-- Location: LC_X16_Y5_N9
\U5|Div0|auto_generated|divider|divider|StageOut[134]~31\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[134]~31_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~15_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[117]~25_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[117]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~15_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[117]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[134]~31_combout\);

-- Location: LC_X16_Y3_N5
\U5|Div0|auto_generated|divider|divider|StageOut[133]~36\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~20_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[116]~30_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (\U5|Div0|auto_generated|divider|divider|StageOut[116]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[116]~30_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~20_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\);

-- Location: LC_X17_Y3_N5
\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(6) $ (\U5|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\ $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\))) # 
-- (!\U3|frequency_r\(6) & (!\U5|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22COUT1_68\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\))) # (!\U3|frequency_r\(6) & (!\U5|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22COUT1_68\);

-- Location: LC_X17_Y3_N6
\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~15_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[134]~31_combout\ $ (\U3|frequency_r\(7) $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22\) # (\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\ & \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22COUT1_68\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[134]~31_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22\) # (!\U3|frequency_r\(7)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[134]~31_combout\ & (!\U3|frequency_r\(7) & !\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17COUT1_70\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[134]~31_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22COUT1_68\) # 
-- (!\U3|frequency_r\(7)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[134]~31_combout\ & (!\U3|frequency_r\(7) & !\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22COUT1_68\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[134]~31_combout\,
	datab => \U3|frequency_r\(7),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~22COUT1_68\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17COUT1_70\);

-- Location: LC_X17_Y3_N7
\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~10_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\ $ (\U3|frequency_r\(8) $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17\) # (\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\ & \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17COUT1_70\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\ & (\U3|frequency_r\(8) & !\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\ & ((\U3|frequency_r\(8)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12COUT1_72\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\ & (\U3|frequency_r\(8) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17COUT1_70\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\ & ((\U3|frequency_r\(8)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17COUT1_70\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\,
	datab => \U3|frequency_r\(8),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~17COUT1_70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12COUT1_72\);

-- Location: LC_X17_Y3_N8
\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(9) $ (\U5|Div0|auto_generated|divider|divider|StageOut[136]~22_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12\) # (\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\ & \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12COUT1_72\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(9) & (\U5|Div0|auto_generated|divider|divider|StageOut[136]~22_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12\)) # 
-- (!\U3|frequency_r\(9) & ((\U5|Div0|auto_generated|divider|divider|StageOut[136]~22_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~7COUT1_74\ = CARRY((\U3|frequency_r\(9) & (\U5|Div0|auto_generated|divider|divider|StageOut[136]~22_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12COUT1_72\)) # (!\U3|frequency_r\(9) & ((\U5|Div0|auto_generated|divider|divider|StageOut[136]~22_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12COUT1_72\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[136]~22_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~12COUT1_72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~7\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~7COUT1_74\);

-- Location: LC_X17_Y3_N9
\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ = ((((!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\ & \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~7\) # 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\ & \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~7COUT1_74\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~27\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~7\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~7COUT1_74\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\);

-- Location: LC_X16_Y3_N9
\U5|Div0|auto_generated|divider|divider|StageOut[153]~27\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[153]~27_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (((\U5|Div0|auto_generated|divider|divider|StageOut[136]~22_combout\)))) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~5_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[136]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4b0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[136]~22_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[153]~27_combout\);

-- Location: LC_X16_Y5_N5
\U5|Div0|auto_generated|divider|divider|StageOut[148]~54\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[148]~54_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (((\U5|Div0|auto_generated|divider|divider|StageOut[131]~47_combout\)))) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~30_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|StageOut[131]~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~30_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[131]~47_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[148]~54_combout\);

-- Location: LC_X18_Y11_N3
\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella\(0) = (\U3|frequency_r\(0))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[0]~COUT\ = CARRY((\U3|frequency_r\(0)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[0]~COUTCOUT1_90\ = CARRY((\U3|frequency_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaaa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella\(0),
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[0]~COUTCOUT1_90\);

-- Location: LC_X18_Y11_N4
\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~62\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~62_combout\ = (((\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[0]~COUTCOUT1_90\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~62_combout\);

-- Location: LC_X15_Y8_N4
\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\ = CARRY(((\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~55\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\);

-- Location: LC_X16_Y5_N6
\U5|Div0|auto_generated|divider|divider|StageOut[147]~62\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[147]~62_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[130]~53_combout\)) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & ((\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~35_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[130]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2d0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[130]~53_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[147]~62_combout\);

-- Location: LC_X16_Y3_N0
\U5|Div0|auto_generated|divider|divider|StageOut[146]~71\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[146]~71_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (((\U5|Div0|auto_generated|divider|divider|StageOut[129]~61_combout\)))) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~40_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[129]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4b0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[129]~61_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[146]~71_combout\);

-- Location: LC_X16_Y3_N4
\U5|Div0|auto_generated|divider|divider|StageOut[145]~78\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[145]~78_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (((\U5|Div0|auto_generated|divider|divider|StageOut[128]~70_combout\)))) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~45_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|StageOut[128]~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~45_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[128]~70_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[145]~78_combout\);

-- Location: LC_X16_Y10_N1
\U5|Div0|auto_generated|divider|divider|StageOut[144]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut\(144) = (\U3|frequency_r\(10)) # (((\U3|frequency_r\(0)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\)) # (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffbf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	datad => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut\(144));

-- Location: LC_X15_Y8_N5
\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(1) $ (\U5|Div0|auto_generated|divider|divider|StageOut\(144) $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\) # (!\U5|Div0|auto_generated|divider|divider|StageOut\(144)))) # 
-- (!\U3|frequency_r\(1) & (!\U5|Div0|auto_generated|divider|divider|StageOut\(144) & !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52COUT1_74\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\) # (!\U5|Div0|auto_generated|divider|divider|StageOut\(144)))) # 
-- (!\U3|frequency_r\(1) & (!\U5|Div0|auto_generated|divider|divider|StageOut\(144) & !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut\(144),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52COUT1_74\);

-- Location: LC_X15_Y8_N6
\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~45_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[145]~78_combout\ $ (\U3|frequency_r\(2) $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52\) # (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\ & \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52COUT1_74\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[145]~78_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52\) # (!\U3|frequency_r\(2)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[145]~78_combout\ & (!\U3|frequency_r\(2) & !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47COUT1_76\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[145]~78_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52COUT1_74\) # 
-- (!\U3|frequency_r\(2)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[145]~78_combout\ & (!\U3|frequency_r\(2) & !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52COUT1_74\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[145]~78_combout\,
	datab => \U3|frequency_r\(2),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~52COUT1_74\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~45_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47COUT1_76\);

-- Location: LC_X15_Y8_N7
\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(3) $ (\U5|Div0|auto_generated|divider|divider|StageOut[146]~71_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\ 
-- & \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47\) # (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\ & \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47COUT1_76\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[146]~71_combout\))) # 
-- (!\U3|frequency_r\(3) & (!\U5|Div0|auto_generated|divider|divider|StageOut[146]~71_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42COUT1_78\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47COUT1_76\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[146]~71_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div0|auto_generated|divider|divider|StageOut[146]~71_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47COUT1_76\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[146]~71_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~47COUT1_76\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42COUT1_78\);

-- Location: LC_X15_Y8_N8
\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(4) $ (\U5|Div0|auto_generated|divider|divider|StageOut[147]~62_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42\) # (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\ & \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42COUT1_78\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(4) & (\U5|Div0|auto_generated|divider|divider|StageOut[147]~62_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div0|auto_generated|divider|divider|StageOut[147]~62_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37COUT1_80\ = CARRY((\U3|frequency_r\(4) & (\U5|Div0|auto_generated|divider|divider|StageOut[147]~62_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42COUT1_78\)) # (!\U3|frequency_r\(4) & ((\U5|Div0|auto_generated|divider|divider|StageOut[147]~62_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42COUT1_78\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[147]~62_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~42COUT1_78\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37COUT1_80\);

-- Location: LC_X15_Y8_N9
\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~30_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[148]~54_combout\ $ (\U3|frequency_r\(5) $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\ 
-- & \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37\) # (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\ & \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37COUT1_80\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[148]~54_combout\ & (\U3|frequency_r\(5) & !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37COUT1_80\)) 
-- # (!\U5|Div0|auto_generated|divider|divider|StageOut[148]~54_combout\ & ((\U3|frequency_r\(5)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37COUT1_80\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[148]~54_combout\,
	datab => \U3|frequency_r\(5),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~57_cout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~37COUT1_80\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~30_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\);

-- Location: LC_X16_Y3_N3
\U5|Div0|auto_generated|divider|divider|StageOut[152]~32\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[152]~32_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (((\U5|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\)))) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~10_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fb40",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~10_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[135]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[152]~32_combout\);

-- Location: LC_X16_Y5_N4
\U5|Div0|auto_generated|divider|divider|StageOut[151]~37\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[151]~37_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (((\U5|Div0|auto_generated|divider|divider|StageOut[134]~31_combout\)))) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~15_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|StageOut[134]~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~15_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[134]~31_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[151]~37_combout\);

-- Location: LC_X16_Y3_N8
\U5|Div0|auto_generated|divider|divider|StageOut[150]~42\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[150]~42_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (((\U5|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\)))) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~20_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~20_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[133]~36_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[150]~42_combout\);

-- Location: LC_X16_Y7_N4
\U5|Div0|auto_generated|divider|divider|StageOut[149]~48\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[149]~48_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(9) & (\U5|Div0|auto_generated|divider|divider|StageOut[132]~41_combout\)) # (!\U5|Div1|auto_generated|divider|divider|sel\(9) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~25_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[132]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[132]~41_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~25_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[149]~48_combout\);

-- Location: LC_X15_Y7_N0
\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(6) $ (\U5|Div0|auto_generated|divider|divider|StageOut[149]~48_combout\ $ ((\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(6) & (\U5|Div0|auto_generated|divider|divider|StageOut[149]~48_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\)) # 
-- (!\U3|frequency_r\(6) & ((\U5|Div0|auto_generated|divider|divider|StageOut[149]~48_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27COUT1_82\ = CARRY((\U3|frequency_r\(6) & (\U5|Div0|auto_generated|divider|divider|StageOut[149]~48_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\)) 
-- # (!\U3|frequency_r\(6) & ((\U5|Div0|auto_generated|divider|divider|StageOut[149]~48_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[149]~48_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27COUT1_82\);

-- Location: LC_X15_Y7_N1
\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~20_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[150]~42_combout\ $ (\U3|frequency_r\(7) $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27\) # (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ & \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27COUT1_82\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[150]~42_combout\ & (\U3|frequency_r\(7) & !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[150]~42_combout\ & ((\U3|frequency_r\(7)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22COUT1_84\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[150]~42_combout\ & (\U3|frequency_r\(7) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27COUT1_82\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[150]~42_combout\ & ((\U3|frequency_r\(7)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27COUT1_82\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[150]~42_combout\,
	datab => \U3|frequency_r\(7),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~27COUT1_82\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22COUT1_84\);

-- Location: LC_X15_Y7_N2
\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~15_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[151]~37_combout\ $ (\U3|frequency_r\(8) $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22\) # (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ & \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22COUT1_84\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[151]~37_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22\) # (!\U3|frequency_r\(8)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[151]~37_combout\ & (!\U3|frequency_r\(8) & !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17COUT1_86\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[151]~37_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22COUT1_84\) # 
-- (!\U3|frequency_r\(8)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[151]~37_combout\ & (!\U3|frequency_r\(8) & !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22COUT1_84\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[151]~37_combout\,
	datab => \U3|frequency_r\(8),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~22COUT1_84\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17COUT1_86\);

-- Location: LC_X15_Y7_N3
\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~10_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[152]~32_combout\ $ (\U3|frequency_r\(9) $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17\) # (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ & \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17COUT1_86\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[152]~32_combout\ & (\U3|frequency_r\(9) & !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[152]~32_combout\ & ((\U3|frequency_r\(9)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12COUT1_88\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[152]~32_combout\ & (\U3|frequency_r\(9) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17COUT1_86\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[152]~32_combout\ & ((\U3|frequency_r\(9)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17COUT1_86\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[152]~32_combout\,
	datab => \U3|frequency_r\(9),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~17COUT1_86\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12COUT1_88\);

-- Location: LC_X15_Y7_N4
\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(10) $ (\U5|Div0|auto_generated|divider|divider|StageOut[153]~27_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12\) # (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\ & \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12COUT1_88\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(10) & (\U5|Div0|auto_generated|divider|divider|StageOut[153]~27_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12COUT1_88\)) 
-- # (!\U3|frequency_r\(10) & ((\U5|Div0|auto_generated|divider|divider|StageOut[153]~27_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12COUT1_88\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[153]~27_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~32\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~12COUT1_88\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~5_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~7\);

-- Location: LC_X15_Y7_N5
\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ = (((\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\);

-- Location: LC_X15_Y7_N7
\U5|Div0|auto_generated|divider|divider|StageOut[170]~33\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[170]~33_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~5_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[153]~27_combout\))))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[153]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f780",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~5_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[153]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[170]~33_combout\);

-- Location: LC_X15_Y8_N2
\U5|Div0|auto_generated|divider|divider|StageOut[165]~63\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[165]~63_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~30_combout\)) # (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[148]~54_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[148]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~30_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[148]~54_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[165]~63_combout\);

-- Location: LC_X16_Y10_N5
\U5|Div0|auto_generated|divider|divider|StageOut[160]~97\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[160]~97_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[160]~97_combout\);

-- Location: LC_X15_Y10_N4
\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~55_combout\ = \U3|frequency_r\(1) $ ((\U5|Div0|auto_generated|divider|divider|StageOut[160]~97_combout\))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ = CARRY(((\U5|Div0|auto_generated|divider|divider|StageOut[160]~97_combout\)) # (!\U3|frequency_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66dd",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[160]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~55_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\);

-- Location: LC_X15_Y8_N0
\U5|Div0|auto_generated|divider|divider|StageOut[164]~72\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[164]~72_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~35_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[147]~62_combout\))))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[147]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f780",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~35_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[147]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[164]~72_combout\);

-- Location: LC_X16_Y10_N4
\U5|Div0|auto_generated|divider|divider|StageOut[163]~79\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[163]~79_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~40_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[146]~71_combout\))))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[146]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f780",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~40_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[146]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[163]~79_combout\);

-- Location: LC_X15_Y8_N3
\U5|Div0|auto_generated|divider|divider|StageOut[162]~85\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[162]~85_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~45_combout\))) # (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (\U5|Div0|auto_generated|divider|divider|StageOut[145]~78_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[145]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[145]~78_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~45_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[162]~85_combout\);

-- Location: LC_X16_Y10_N2
\U5|Div0|auto_generated|divider|divider|StageOut[161]~91\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[161]~91_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~50_combout\))) # (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (\U5|Div0|auto_generated|divider|divider|StageOut\(144))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut\(144)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea2a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut\(144),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[161]~91_combout\);

-- Location: LC_X15_Y10_N5
\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~50_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[161]~91_combout\ $ (\U3|frequency_r\(2) $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[161]~91_combout\ & (\U3|frequency_r\(2) & !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[161]~91_combout\ & ((\U3|frequency_r\(2)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52COUT1_70\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[161]~91_combout\ & (\U3|frequency_r\(2) & !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\)) 
-- # (!\U5|Div0|auto_generated|divider|divider|StageOut[161]~91_combout\ & ((\U3|frequency_r\(2)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[161]~91_combout\,
	datab => \U3|frequency_r\(2),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52COUT1_70\);

-- Location: LC_X15_Y10_N6
\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~45_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[162]~85_combout\ $ (\U3|frequency_r\(3) $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52\) # (\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ & \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52COUT1_70\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[162]~85_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52\) # (!\U3|frequency_r\(3)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[162]~85_combout\ & (!\U3|frequency_r\(3) & !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47COUT1_72\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[162]~85_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52COUT1_70\) # 
-- (!\U3|frequency_r\(3)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[162]~85_combout\ & (!\U3|frequency_r\(3) & !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52COUT1_70\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[162]~85_combout\,
	datab => \U3|frequency_r\(3),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~52COUT1_70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~45_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47COUT1_72\);

-- Location: LC_X15_Y10_N7
\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(4) $ (\U5|Div0|auto_generated|divider|divider|StageOut[163]~79_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47\) # (\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ & \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47COUT1_72\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[163]~79_combout\))) # 
-- (!\U3|frequency_r\(4) & (!\U5|Div0|auto_generated|divider|divider|StageOut[163]~79_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42COUT1_74\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47COUT1_72\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[163]~79_combout\))) # (!\U3|frequency_r\(4) & (!\U5|Div0|auto_generated|divider|divider|StageOut[163]~79_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47COUT1_72\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[163]~79_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~47COUT1_72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42COUT1_74\);

-- Location: LC_X15_Y10_N8
\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(5) $ (\U5|Div0|auto_generated|divider|divider|StageOut[164]~72_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42\) # (\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ & \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42COUT1_74\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(5) & (\U5|Div0|auto_generated|divider|divider|StageOut[164]~72_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42\)) # 
-- (!\U3|frequency_r\(5) & ((\U5|Div0|auto_generated|divider|divider|StageOut[164]~72_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37COUT1_76\ = CARRY((\U3|frequency_r\(5) & (\U5|Div0|auto_generated|divider|divider|StageOut[164]~72_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42COUT1_74\)) # (!\U3|frequency_r\(5) & ((\U5|Div0|auto_generated|divider|divider|StageOut[164]~72_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42COUT1_74\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[164]~72_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~42COUT1_74\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37COUT1_76\);

-- Location: LC_X15_Y10_N9
\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(6) $ (\U5|Div0|auto_generated|divider|divider|StageOut[165]~63_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37\) # (\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\ & \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37COUT1_76\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37COUT1_76\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[165]~63_combout\))) # (!\U3|frequency_r\(6) & (!\U5|Div0|auto_generated|divider|divider|StageOut[165]~63_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37COUT1_76\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[165]~63_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~57\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~37COUT1_76\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~30_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\);

-- Location: LC_X15_Y7_N9
\U5|Div0|auto_generated|divider|divider|StageOut[169]~38\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[169]~38_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~10_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[152]~32_combout\))))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[152]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f780",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~10_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[152]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[169]~38_combout\);

-- Location: LC_X15_Y8_N1
\U5|Div0|auto_generated|divider|divider|StageOut[168]~43\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[168]~43_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~15_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[151]~37_combout\))))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[151]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f780",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~15_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[151]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[168]~43_combout\);

-- Location: LC_X15_Y7_N8
\U5|Div0|auto_generated|divider|divider|StageOut[167]~49\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[167]~49_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~20_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[150]~42_combout\))))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[150]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f780",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~20_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[150]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[167]~49_combout\);

-- Location: LC_X15_Y7_N6
\U5|Div0|auto_generated|divider|divider|StageOut[166]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[166]~55_combout\ = (\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~25_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[149]~48_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\ & (\U5|Div0|auto_generated|divider|divider|StageOut[149]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[149]~48_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~25_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[166]~55_combout\);

-- Location: LC_X15_Y9_N0
\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(7) $ (\U5|Div0|auto_generated|divider|divider|StageOut[166]~55_combout\ $ ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(7) & (\U5|Div0|auto_generated|divider|divider|StageOut[166]~55_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\)) # 
-- (!\U3|frequency_r\(7) & ((\U5|Div0|auto_generated|divider|divider|StageOut[166]~55_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27COUT1_78\ = CARRY((\U3|frequency_r\(7) & (\U5|Div0|auto_generated|divider|divider|StageOut[166]~55_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\)) 
-- # (!\U3|frequency_r\(7) & ((\U5|Div0|auto_generated|divider|divider|StageOut[166]~55_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[166]~55_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27COUT1_78\);

-- Location: LC_X15_Y9_N1
\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(8) $ (\U5|Div0|auto_generated|divider|divider|StageOut[167]~49_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27\) # (\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ & \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27COUT1_78\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(8) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[167]~49_combout\))) # 
-- (!\U3|frequency_r\(8) & (!\U5|Div0|auto_generated|divider|divider|StageOut[167]~49_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22COUT1_80\ = CARRY((\U3|frequency_r\(8) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27COUT1_78\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[167]~49_combout\))) # (!\U3|frequency_r\(8) & (!\U5|Div0|auto_generated|divider|divider|StageOut[167]~49_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27COUT1_78\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[167]~49_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~27COUT1_78\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22COUT1_80\);

-- Location: LC_X15_Y9_N2
\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(9) $ (\U5|Div0|auto_generated|divider|divider|StageOut[168]~43_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22\) # (\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ & \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22COUT1_80\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(9) & (\U5|Div0|auto_generated|divider|divider|StageOut[168]~43_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22\)) # 
-- (!\U3|frequency_r\(9) & ((\U5|Div0|auto_generated|divider|divider|StageOut[168]~43_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17COUT1_82\ = CARRY((\U3|frequency_r\(9) & (\U5|Div0|auto_generated|divider|divider|StageOut[168]~43_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22COUT1_80\)) # (!\U3|frequency_r\(9) & ((\U5|Div0|auto_generated|divider|divider|StageOut[168]~43_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22COUT1_80\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[168]~43_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~22COUT1_80\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17COUT1_82\);

-- Location: LC_X15_Y9_N3
\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(10) $ (\U5|Div0|auto_generated|divider|divider|StageOut[169]~38_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17\) # (\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ & \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17COUT1_82\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(10) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[169]~38_combout\))) # 
-- (!\U3|frequency_r\(10) & (!\U5|Div0|auto_generated|divider|divider|StageOut[169]~38_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12COUT1_84\ = CARRY((\U3|frequency_r\(10) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17COUT1_82\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[169]~38_combout\))) # (!\U3|frequency_r\(10) & (!\U5|Div0|auto_generated|divider|divider|StageOut[169]~38_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17COUT1_82\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[169]~38_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~17COUT1_82\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12COUT1_84\);

-- Location: LC_X15_Y9_N4
\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(11) $ (\U5|Div0|auto_generated|divider|divider|StageOut[170]~33_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12\) # (\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\ & \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12COUT1_84\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(11) & (\U5|Div0|auto_generated|divider|divider|StageOut[170]~33_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12COUT1_84\)) 
-- # (!\U3|frequency_r\(11) & ((\U5|Div0|auto_generated|divider|divider|StageOut[170]~33_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12COUT1_84\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[170]~33_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~32\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~12COUT1_84\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~5_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~7\);

-- Location: LC_X15_Y9_N5
\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ = (((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~7\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\);

-- Location: LC_X15_Y9_N8
\U5|Div0|auto_generated|divider|divider|StageOut[185]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[185]~50_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~15_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[168]~43_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[168]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f780",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~15_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[168]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[185]~50_combout\);

-- Location: LC_X15_Y10_N0
\U5|Div0|auto_generated|divider|divider|StageOut[181]~80\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[181]~80_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~35_combout\))) # (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (\U5|Div0|auto_generated|divider|divider|StageOut[164]~72_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[164]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[164]~72_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~35_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[181]~80_combout\);

-- Location: LC_X16_Y5_N0
\U5|Div0|auto_generated|divider|divider|StageOut[176]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut\(176) = (((\U3|frequency_r\(0)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\))) # (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datac => \U3|frequency_r\(0),
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut\(176));

-- Location: LC_X12_Y8_N1
\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella\(0) = (\U3|frequency_r\(0))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[0]~COUT\ = CARRY((\U3|frequency_r\(0)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[0]~COUTCOUT1_106\ = CARRY((\U3|frequency_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaaa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella\(0),
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[0]~COUTCOUT1_106\);

-- Location: LC_X12_Y8_N2
\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~72\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~72_combout\ = (((\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[0]~COUTCOUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~72_combout\);

-- Location: LC_X15_Y4_N3
\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~67\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~67_cout0\ = CARRY((\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~72_combout\))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~67COUT1_86\ = CARRY((\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~65\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~67_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~67COUT1_86\);

-- Location: LC_X15_Y4_N4
\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~60_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut\(176) $ (\U3|frequency_r\(1) $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~67_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut\(176) & (\U3|frequency_r\(1) & !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~67COUT1_86\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut\(176) & ((\U3|frequency_r\(1)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~67COUT1_86\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut\(176),
	datab => \U3|frequency_r\(1),
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~67_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~67COUT1_86\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~60_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\);

-- Location: LC_X15_Y10_N2
\U5|Div0|auto_generated|divider|divider|StageOut[180]~86\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[180]~86_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~40_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[163]~79_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (\U5|Div0|auto_generated|divider|divider|StageOut[163]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[163]~79_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~40_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[180]~86_combout\);

-- Location: LC_X15_Y10_N1
\U5|Div0|auto_generated|divider|divider|StageOut[179]~92\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[179]~92_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~45_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[162]~85_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[162]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f870",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[162]~85_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[179]~92_combout\);

-- Location: LC_X16_Y10_N3
\U5|Div0|auto_generated|divider|divider|StageOut[178]~98\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[178]~98_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~50_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[161]~91_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[161]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~50_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[161]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[178]~98_combout\);

-- Location: LC_X16_Y10_N8
\U5|Div0|auto_generated|divider|divider|StageOut[177]~103\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[177]~103_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~55_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[160]~97_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[160]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~55_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[160]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[177]~103_combout\);

-- Location: LC_X15_Y4_N5
\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~55_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[177]~103_combout\ $ (\U3|frequency_r\(2) $ ((\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[177]~103_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\) # (!\U3|frequency_r\(2)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[177]~103_combout\ & (!\U3|frequency_r\(2) & !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57COUT1_88\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[177]~103_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\) # 
-- (!\U3|frequency_r\(2)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[177]~103_combout\ & (!\U3|frequency_r\(2) & !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[177]~103_combout\,
	datab => \U3|frequency_r\(2),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57COUT1_88\);

-- Location: LC_X15_Y4_N6
\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~50_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[178]~98_combout\ $ (\U3|frequency_r\(3) $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57\) # (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ & \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57COUT1_88\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[178]~98_combout\ & (\U3|frequency_r\(3) & !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[178]~98_combout\ & ((\U3|frequency_r\(3)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52COUT1_90\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[178]~98_combout\ & (\U3|frequency_r\(3) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57COUT1_88\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[178]~98_combout\ & ((\U3|frequency_r\(3)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57COUT1_88\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[178]~98_combout\,
	datab => \U3|frequency_r\(3),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~57COUT1_88\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52COUT1_90\);

-- Location: LC_X15_Y4_N7
\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(4) $ (\U5|Div0|auto_generated|divider|divider|StageOut[179]~92_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52\) # (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ & \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52COUT1_90\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(4) & (\U5|Div0|auto_generated|divider|divider|StageOut[179]~92_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div0|auto_generated|divider|divider|StageOut[179]~92_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47COUT1_92\ = CARRY((\U3|frequency_r\(4) & (\U5|Div0|auto_generated|divider|divider|StageOut[179]~92_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52COUT1_90\)) # (!\U3|frequency_r\(4) & ((\U5|Div0|auto_generated|divider|divider|StageOut[179]~92_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52COUT1_90\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[179]~92_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~52COUT1_90\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~45_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47COUT1_92\);

-- Location: LC_X15_Y4_N8
\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(5) $ (\U5|Div0|auto_generated|divider|divider|StageOut[180]~86_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47\) # (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ & \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47COUT1_92\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[180]~86_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div0|auto_generated|divider|divider|StageOut[180]~86_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42COUT1_94\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47COUT1_92\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[180]~86_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div0|auto_generated|divider|divider|StageOut[180]~86_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47COUT1_92\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[180]~86_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~47COUT1_92\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42COUT1_94\);

-- Location: LC_X15_Y4_N9
\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(6) $ (\U5|Div0|auto_generated|divider|divider|StageOut[181]~80_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42\) # (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\ & \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42COUT1_94\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(6) & (\U5|Div0|auto_generated|divider|divider|StageOut[181]~80_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42COUT1_94\)) 
-- # (!\U3|frequency_r\(6) & ((\U5|Div0|auto_generated|divider|divider|StageOut[181]~80_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42COUT1_94\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[181]~80_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~62\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~42COUT1_94\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~35_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\);

-- Location: LC_X15_Y9_N6
\U5|Div0|auto_generated|divider|divider|StageOut[184]~56\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~20_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[167]~49_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (\U5|Div0|auto_generated|divider|divider|StageOut[167]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[167]~49_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\);

-- Location: LC_X16_Y5_N7
\U5|Div0|auto_generated|divider|divider|StageOut[183]~64\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[183]~64_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~25_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[166]~55_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[166]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f870",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[166]~55_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[183]~64_combout\);

-- Location: LC_X15_Y10_N3
\U5|Div0|auto_generated|divider|divider|StageOut[182]~73\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[182]~73_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~30_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[165]~63_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (\U5|Div0|auto_generated|divider|divider|StageOut[165]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[165]~63_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~30_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[182]~73_combout\);

-- Location: LC_X15_Y3_N0
\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(7) $ (\U5|Div0|auto_generated|divider|divider|StageOut[182]~73_combout\ $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[182]~73_combout\))) # 
-- (!\U3|frequency_r\(7) & (!\U5|Div0|auto_generated|divider|divider|StageOut[182]~73_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32COUT1_96\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[182]~73_combout\))) # (!\U3|frequency_r\(7) & (!\U5|Div0|auto_generated|divider|divider|StageOut[182]~73_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[182]~73_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32COUT1_96\);

-- Location: LC_X15_Y3_N1
\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(8) $ (\U5|Div0|auto_generated|divider|divider|StageOut[183]~64_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32\) # (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ & \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32COUT1_96\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(8) & (\U5|Div0|auto_generated|divider|divider|StageOut[183]~64_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32\)) # 
-- (!\U3|frequency_r\(8) & ((\U5|Div0|auto_generated|divider|divider|StageOut[183]~64_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27COUT1_98\ = CARRY((\U3|frequency_r\(8) & (\U5|Div0|auto_generated|divider|divider|StageOut[183]~64_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32COUT1_96\)) # (!\U3|frequency_r\(8) & ((\U5|Div0|auto_generated|divider|divider|StageOut[183]~64_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32COUT1_96\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[183]~64_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~32COUT1_96\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27COUT1_98\);

-- Location: LC_X15_Y3_N2
\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(9) $ (\U5|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27\) # (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ & \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27COUT1_98\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\))) # 
-- (!\U3|frequency_r\(9) & (!\U5|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22COUT1_100\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27COUT1_98\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27COUT1_98\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~27COUT1_98\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22COUT1_100\);

-- Location: LC_X15_Y3_N3
\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(10) $ (\U5|Div0|auto_generated|divider|divider|StageOut[185]~50_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22\) # (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ & \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22COUT1_100\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(10) & (\U5|Div0|auto_generated|divider|divider|StageOut[185]~50_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22\)) # 
-- (!\U3|frequency_r\(10) & ((\U5|Div0|auto_generated|divider|divider|StageOut[185]~50_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17COUT1_102\ = CARRY((\U3|frequency_r\(10) & (\U5|Div0|auto_generated|divider|divider|StageOut[185]~50_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22COUT1_100\)) # (!\U3|frequency_r\(10) & ((\U5|Div0|auto_generated|divider|divider|StageOut[185]~50_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22COUT1_100\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[185]~50_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~22COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17COUT1_102\);

-- Location: LC_X15_Y9_N9
\U5|Div0|auto_generated|divider|divider|StageOut[186]~44\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[186]~44_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~10_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[169]~38_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (\U5|Div0|auto_generated|divider|divider|StageOut[169]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[169]~38_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[186]~44_combout\);

-- Location: LC_X15_Y3_N4
\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~10_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[186]~44_combout\ $ (\U3|frequency_r\(11) $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17\) # (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\ & \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17COUT1_102\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[186]~44_combout\ & (\U3|frequency_r\(11) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17COUT1_102\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[186]~44_combout\ & ((\U3|frequency_r\(11)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17COUT1_102\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[186]~44_combout\,
	datab => \U3|frequency_r\(11),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~37\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~17COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~10_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\);

-- Location: LC_X15_Y9_N7
\U5|Div0|auto_generated|divider|divider|StageOut[187]~39\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[187]~39_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~5_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[170]~33_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\ & (\U5|Div0|auto_generated|divider|divider|StageOut[170]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[170]~33_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~5_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[187]~39_combout\);

-- Location: LC_X15_Y3_N5
\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(12) $ (\U5|Div0|auto_generated|divider|divider|StageOut[187]~39_combout\ $ ((\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(12) & (\U5|Div0|auto_generated|divider|divider|StageOut[187]~39_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\)) # 
-- (!\U3|frequency_r\(12) & ((\U5|Div0|auto_generated|divider|divider|StageOut[187]~39_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7COUT1_104\ = CARRY((\U3|frequency_r\(12) & (\U5|Div0|auto_generated|divider|divider|StageOut[187]~39_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\)) 
-- # (!\U3|frequency_r\(12) & ((\U5|Div0|auto_generated|divider|divider|StageOut[187]~39_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[187]~39_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7COUT1_104\);

-- Location: LC_X15_Y3_N6
\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ = ((((!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\ & \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7\) # 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\ & \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7COUT1_104\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~12\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~7COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\);

-- Location: LC_X15_Y3_N7
\U5|Div0|auto_generated|divider|divider|StageOut[202]~57\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[202]~57_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~15_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[185]~50_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[185]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[185]~50_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~15_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[202]~57_combout\);

-- Location: LC_X15_Y4_N0
\U5|Div0|auto_generated|divider|divider|StageOut[197]~93\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[197]~93_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~40_combout\))) # (!\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[180]~86_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[180]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f870",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[180]~86_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[197]~93_combout\);

-- Location: LC_X12_Y7_N5
\U5|Div0|auto_generated|divider|divider|StageOut[192]~116\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[192]~116_combout\ = (!\U3|frequency_r\(13) & (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella\(0) & (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & 
-- !\U3|frequency_r\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(13),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella\(0),
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\,
	datad => \U3|frequency_r\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[192]~116_combout\);

-- Location: LC_X12_Y3_N8
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella\(0) = (\U3|frequency_r\(0))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[0]~COUT\ = CARRY((\U3|frequency_r\(0)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[0]~COUTCOUT1_114\ = CARRY((\U3|frequency_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaaa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella\(0),
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[0]~COUTCOUT1_114\);

-- Location: LC_X12_Y3_N9
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~77\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~77_combout\ = (((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[0]~COUTCOUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~77_combout\);

-- Location: LC_X15_Y6_N3
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~72\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~72_cout0\ = CARRY(((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~77_combout\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~72COUT1_92\ = CARRY(((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~70\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~72_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~72COUT1_92\);

-- Location: LC_X15_Y6_N4
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~65_combout\ = \U3|frequency_r\(1) $ (\U5|Div0|auto_generated|divider|divider|StageOut[192]~116_combout\ $ 
-- ((!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~72_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~72COUT1_92\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[192]~116_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div0|auto_generated|divider|divider|StageOut[192]~116_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~72COUT1_92\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[192]~116_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~72_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~72COUT1_92\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~65_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\);

-- Location: LC_X15_Y4_N1
\U5|Div0|auto_generated|divider|divider|StageOut[196]~99\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[196]~99_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~45_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[179]~92_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[179]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~45_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[179]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[196]~99_combout\);

-- Location: LC_X15_Y2_N2
\U5|Div0|auto_generated|divider|divider|StageOut[195]~104\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[195]~104_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~50_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[178]~98_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[178]~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[178]~98_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~50_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[195]~104_combout\);

-- Location: LC_X12_Y7_N7
\U5|Div0|auto_generated|divider|divider|StageOut[194]~108\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[194]~108_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~55_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[177]~103_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[177]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~55_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[177]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[194]~108_combout\);

-- Location: LC_X12_Y7_N8
\U5|Div0|auto_generated|divider|divider|StageOut[193]~112\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[193]~112_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~60_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut\(176)))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut\(176)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f780",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~60_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut\(176),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[193]~112_combout\);

-- Location: LC_X15_Y6_N5
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(2) $ (\U5|Div0|auto_generated|divider|divider|StageOut[193]~112_combout\ $ ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\ = CARRY((\U3|frequency_r\(2) & (\U5|Div0|auto_generated|divider|divider|StageOut[193]~112_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\)) # 
-- (!\U3|frequency_r\(2) & ((\U5|Div0|auto_generated|divider|divider|StageOut[193]~112_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62COUT1_94\ = CARRY((\U3|frequency_r\(2) & (\U5|Div0|auto_generated|divider|divider|StageOut[193]~112_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\)) 
-- # (!\U3|frequency_r\(2) & ((\U5|Div0|auto_generated|divider|divider|StageOut[193]~112_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[193]~112_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~60_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62COUT1_94\);

-- Location: LC_X15_Y6_N6
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~55_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[194]~108_combout\ $ (\U3|frequency_r\(3) $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\) # (\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\ & \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62COUT1_94\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[194]~108_combout\ & (\U3|frequency_r\(3) & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[194]~108_combout\ & ((\U3|frequency_r\(3)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57COUT1_96\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[194]~108_combout\ & (\U3|frequency_r\(3) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62COUT1_94\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[194]~108_combout\ & ((\U3|frequency_r\(3)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62COUT1_94\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[194]~108_combout\,
	datab => \U3|frequency_r\(3),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62COUT1_94\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57COUT1_96\);

-- Location: LC_X15_Y6_N7
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(4) $ (\U5|Div0|auto_generated|divider|divider|StageOut[195]~104_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57\) # (\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\ & \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57COUT1_96\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(4) & (\U5|Div0|auto_generated|divider|divider|StageOut[195]~104_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div0|auto_generated|divider|divider|StageOut[195]~104_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52COUT1_98\ = CARRY((\U3|frequency_r\(4) & (\U5|Div0|auto_generated|divider|divider|StageOut[195]~104_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57COUT1_96\)) # (!\U3|frequency_r\(4) & ((\U5|Div0|auto_generated|divider|divider|StageOut[195]~104_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57COUT1_96\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[195]~104_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57COUT1_96\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52COUT1_98\);

-- Location: LC_X15_Y6_N8
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(5) $ (\U5|Div0|auto_generated|divider|divider|StageOut[196]~99_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52\) # (\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\ & \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52COUT1_98\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[196]~99_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div0|auto_generated|divider|divider|StageOut[196]~99_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47COUT1_100\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52COUT1_98\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[196]~99_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div0|auto_generated|divider|divider|StageOut[196]~99_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52COUT1_98\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[196]~99_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52COUT1_98\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~45_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47COUT1_100\);

-- Location: LC_X15_Y6_N9
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(6) $ (\U5|Div0|auto_generated|divider|divider|StageOut[197]~93_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47\) # (\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\ & \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47COUT1_100\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(6) & (\U5|Div0|auto_generated|divider|divider|StageOut[197]~93_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47COUT1_100\)) 
-- # (!\U3|frequency_r\(6) & ((\U5|Div0|auto_generated|divider|divider|StageOut[197]~93_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47COUT1_100\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[197]~93_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~40_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\);

-- Location: LC_X12_Y7_N1
\U5|Div0|auto_generated|divider|divider|StageOut[201]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[201]~65_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~20_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~20_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[184]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[201]~65_combout\);

-- Location: LC_X15_Y2_N4
\U5|Div0|auto_generated|divider|divider|StageOut[200]~74\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[200]~74_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~25_combout\))) # (!\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[183]~64_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[183]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f870",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[183]~64_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[200]~74_combout\);

-- Location: LC_X15_Y2_N5
\U5|Div0|auto_generated|divider|divider|StageOut[199]~81\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\ = (\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~30_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[182]~73_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[182]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "accc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~30_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[182]~73_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\);

-- Location: LC_X15_Y4_N2
\U5|Div0|auto_generated|divider|divider|StageOut[198]~87\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[198]~87_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~35_combout\)) # (!\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[181]~80_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[181]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "accc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~35_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[181]~80_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[198]~87_combout\);

-- Location: LC_X15_Y5_N0
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~35_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[198]~87_combout\ $ (\U3|frequency_r\(7) $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[198]~87_combout\ & (\U3|frequency_r\(7) & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[198]~87_combout\ & ((\U3|frequency_r\(7)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37COUT1_102\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[198]~87_combout\ & (\U3|frequency_r\(7) & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\)) 
-- # (!\U5|Div0|auto_generated|divider|divider|StageOut[198]~87_combout\ & ((\U3|frequency_r\(7)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[198]~87_combout\,
	datab => \U3|frequency_r\(7),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37COUT1_102\);

-- Location: LC_X15_Y5_N1
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(8) $ (\U5|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\) # (\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\ & \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37COUT1_102\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(8) & (\U5|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\)) # 
-- (!\U3|frequency_r\(8) & ((\U5|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32COUT1_104\ = CARRY((\U3|frequency_r\(8) & (\U5|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37COUT1_102\)) # (!\U3|frequency_r\(8) & ((\U5|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37COUT1_102\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32COUT1_104\);

-- Location: LC_X15_Y5_N2
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~25_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[200]~74_combout\ $ (\U3|frequency_r\(9) $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32\) # (\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\ & \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32COUT1_104\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[200]~74_combout\ & (\U3|frequency_r\(9) & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[200]~74_combout\ & ((\U3|frequency_r\(9)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27COUT1_106\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[200]~74_combout\ & (\U3|frequency_r\(9) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32COUT1_104\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[200]~74_combout\ & ((\U3|frequency_r\(9)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32COUT1_104\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[200]~74_combout\,
	datab => \U3|frequency_r\(9),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27COUT1_106\);

-- Location: LC_X15_Y5_N3
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(10) $ (\U5|Div0|auto_generated|divider|divider|StageOut[201]~65_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27\) # (\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\ & \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27COUT1_106\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(10) & (\U5|Div0|auto_generated|divider|divider|StageOut[201]~65_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27\)) # 
-- (!\U3|frequency_r\(10) & ((\U5|Div0|auto_generated|divider|divider|StageOut[201]~65_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22COUT1_108\ = CARRY((\U3|frequency_r\(10) & (\U5|Div0|auto_generated|divider|divider|StageOut[201]~65_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27COUT1_106\)) # (!\U3|frequency_r\(10) & ((\U5|Div0|auto_generated|divider|divider|StageOut[201]~65_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[201]~65_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22COUT1_108\);

-- Location: LC_X15_Y5_N4
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(11) $ (\U5|Div0|auto_generated|divider|divider|StageOut[202]~57_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22\) # (\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\ & \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22COUT1_108\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22COUT1_108\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[202]~57_combout\))) # (!\U3|frequency_r\(11) & (!\U5|Div0|auto_generated|divider|divider|StageOut[202]~57_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22COUT1_108\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[202]~57_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~15_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\);

-- Location: LC_X15_Y3_N8
\U5|Div0|auto_generated|divider|divider|StageOut[204]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[204]~45_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~5_combout\)) # (!\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[187]~39_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[187]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~5_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[187]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[204]~45_combout\);

-- Location: LC_X15_Y3_N9
\U5|Div0|auto_generated|divider|divider|StageOut[203]~51\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[203]~51_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~10_combout\)) # (!\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[186]~44_combout\))))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[186]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~10_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[186]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[203]~51_combout\);

-- Location: LC_X15_Y5_N5
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(12) $ (\U5|Div0|auto_generated|divider|divider|StageOut[203]~51_combout\ $ ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(12) & (\U5|Div0|auto_generated|divider|divider|StageOut[203]~51_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\)) # 
-- (!\U3|frequency_r\(12) & ((\U5|Div0|auto_generated|divider|divider|StageOut[203]~51_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12COUT1_110\ = CARRY((\U3|frequency_r\(12) & (\U5|Div0|auto_generated|divider|divider|StageOut[203]~51_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\)) # (!\U3|frequency_r\(12) & ((\U5|Div0|auto_generated|divider|divider|StageOut[203]~51_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[203]~51_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12COUT1_110\);

-- Location: LC_X15_Y5_N6
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(13) $ (\U5|Div0|auto_generated|divider|divider|StageOut[204]~45_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\) # (\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\ & \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12COUT1_110\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[204]~45_combout\))) # 
-- (!\U3|frequency_r\(13) & (!\U5|Div0|auto_generated|divider|divider|StageOut[204]~45_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7COUT1_112\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12COUT1_110\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[204]~45_combout\))) # (!\U3|frequency_r\(13) & (!\U5|Div0|auto_generated|divider|divider|StageOut[204]~45_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(13),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[204]~45_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7COUT1_112\);

-- Location: LC_X15_Y5_N7
\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\ & \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7\) # 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\ & \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\);

-- Location: LC_X12_Y7_N0
\U5|Div0|auto_generated|divider|divider|StageOut[218]~75\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[218]~75_combout\ = (\U3|frequency_r\(14) & (((\U5|Div0|auto_generated|divider|divider|StageOut[201]~65_combout\)))) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~20_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|StageOut[201]~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fb40",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~20_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[201]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[218]~75_combout\);

-- Location: LC_X15_Y6_N1
\U5|Div0|auto_generated|divider|divider|StageOut[214]~100\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[214]~100_combout\ = (\U3|frequency_r\(14) & (\U5|Div0|auto_generated|divider|divider|StageOut[197]~93_combout\)) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~40_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[197]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[197]~93_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~40_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[214]~100_combout\);

-- Location: LC_X12_Y7_N3
\U5|Div0|auto_generated|divider|divider|StageOut[209]~120\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[209]~120_combout\ = (\U3|frequency_r\(14) & (((\U5|Div0|auto_generated|divider|divider|StageOut[192]~116_combout\)))) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~65_combout\)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|StageOut[192]~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fb40",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~65_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[192]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[209]~120_combout\);

-- Location: LC_X12_Y3_N7
\U5|Div0|auto_generated|divider|divider|StageOut[208]~123\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[208]~123_combout\ = (!\U3|frequency_r\(14) & (((!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella\(0) & \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella\(0),
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[208]~123_combout\);

-- Location: LC_X12_Y8_N3
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella\(0) = (\U3|frequency_r\(0))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUT\ = CARRY((\U3|frequency_r\(0)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUTCOUT1_122\ = CARRY((\U3|frequency_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaaa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella\(0),
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUTCOUT1_122\);

-- Location: LC_X12_Y8_N4
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~82\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~82_combout\ = (((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUTCOUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~82_combout\);

-- Location: LC_X12_Y6_N2
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77_cout0\ = CARRY((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~82_combout\))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77COUT1_98\ = CARRY((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~75\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77COUT1_98\);

-- Location: LC_X12_Y6_N3
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~70\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~70_combout\ = \U3|frequency_r\(1) $ (\U5|Div0|auto_generated|divider|divider|StageOut[208]~123_combout\ $ 
-- ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77_cout0\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[208]~123_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div0|auto_generated|divider|divider|StageOut[208]~123_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72COUT1_100\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77COUT1_98\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[208]~123_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div0|auto_generated|divider|divider|StageOut[208]~123_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77COUT1_98\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[208]~123_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77COUT1_98\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~70_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72COUT1_100\);

-- Location: LC_X12_Y6_N4
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~65_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[209]~120_combout\ $ (\U3|frequency_r\(2) $ ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[209]~120_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72COUT1_100\) # 
-- (!\U3|frequency_r\(2)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[209]~120_combout\ & (!\U3|frequency_r\(2) & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72COUT1_100\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[209]~120_combout\,
	datab => \U3|frequency_r\(2),
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~65_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\);

-- Location: LC_X15_Y6_N0
\U5|Div0|auto_generated|divider|divider|StageOut[213]~105\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[213]~105_combout\ = (\U3|frequency_r\(14) & (\U5|Div0|auto_generated|divider|divider|StageOut[196]~99_combout\)) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~45_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[196]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[196]~99_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~45_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[213]~105_combout\);

-- Location: LC_X15_Y6_N2
\U5|Div0|auto_generated|divider|divider|StageOut[212]~109\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[212]~109_combout\ = (\U3|frequency_r\(14) & (\U5|Div0|auto_generated|divider|divider|StageOut[195]~104_combout\)) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~50_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[195]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[195]~104_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~50_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[212]~109_combout\);

-- Location: LC_X12_Y7_N4
\U5|Div0|auto_generated|divider|divider|StageOut[211]~113\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[211]~113_combout\ = (\U3|frequency_r\(14) & (((\U5|Div0|auto_generated|divider|divider|StageOut[194]~108_combout\)))) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~55_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[194]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4b0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[194]~108_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[211]~113_combout\);

-- Location: LC_X12_Y7_N2
\U5|Div0|auto_generated|divider|divider|StageOut[210]~117\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[210]~117_combout\ = (\U3|frequency_r\(14) & (((\U5|Div0|auto_generated|divider|divider|StageOut[193]~112_combout\)))) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~60_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[193]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4b0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[193]~112_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[210]~117_combout\);

-- Location: LC_X12_Y6_N5
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(3) $ (\U5|Div0|auto_generated|divider|divider|StageOut[210]~117_combout\ $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[210]~117_combout\))) # 
-- (!\U3|frequency_r\(3) & (!\U5|Div0|auto_generated|divider|divider|StageOut[210]~117_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62COUT1_102\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[210]~117_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div0|auto_generated|divider|divider|StageOut[210]~117_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[210]~117_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~60_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62COUT1_102\);

-- Location: LC_X12_Y6_N6
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~55_combout\ = \U3|frequency_r\(4) $ (\U5|Div0|auto_generated|divider|divider|StageOut[211]~113_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62\) # (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ & \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62COUT1_102\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57\ = CARRY((\U3|frequency_r\(4) & (\U5|Div0|auto_generated|divider|divider|StageOut[211]~113_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div0|auto_generated|divider|divider|StageOut[211]~113_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57COUT1_104\ = CARRY((\U3|frequency_r\(4) & (\U5|Div0|auto_generated|divider|divider|StageOut[211]~113_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62COUT1_102\)) # (!\U3|frequency_r\(4) & ((\U5|Div0|auto_generated|divider|divider|StageOut[211]~113_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62COUT1_102\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[211]~113_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57COUT1_104\);

-- Location: LC_X12_Y6_N7
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(5) $ (\U5|Div0|auto_generated|divider|divider|StageOut[212]~109_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57\) # (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ & \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57COUT1_104\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[212]~109_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div0|auto_generated|divider|divider|StageOut[212]~109_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52COUT1_106\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57COUT1_104\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[212]~109_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div0|auto_generated|divider|divider|StageOut[212]~109_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[212]~109_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52COUT1_106\);

-- Location: LC_X12_Y6_N8
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(6) $ (\U5|Div0|auto_generated|divider|divider|StageOut[213]~105_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52\) # (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ & \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52COUT1_106\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(6) & (\U5|Div0|auto_generated|divider|divider|StageOut[213]~105_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52\)) # 
-- (!\U3|frequency_r\(6) & ((\U5|Div0|auto_generated|divider|divider|StageOut[213]~105_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47COUT1_108\ = CARRY((\U3|frequency_r\(6) & (\U5|Div0|auto_generated|divider|divider|StageOut[213]~105_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52COUT1_106\)) # (!\U3|frequency_r\(6) & ((\U5|Div0|auto_generated|divider|divider|StageOut[213]~105_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[213]~105_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~45_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47COUT1_108\);

-- Location: LC_X12_Y6_N9
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(7) $ (\U5|Div0|auto_generated|divider|divider|StageOut[214]~100_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47\) # (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ & \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47COUT1_108\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47COUT1_108\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[214]~100_combout\))) # (!\U3|frequency_r\(7) & (!\U5|Div0|auto_generated|divider|divider|StageOut[214]~100_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47COUT1_108\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[214]~100_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~40_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\);

-- Location: LC_X12_Y5_N8
\U5|Div0|auto_generated|divider|divider|StageOut[217]~82\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[217]~82_combout\ = (\U3|frequency_r\(14) & (\U5|Div0|auto_generated|divider|divider|StageOut[200]~74_combout\)) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~25_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[200]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[200]~74_combout\,
	datab => \U3|frequency_r\(14),
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[217]~82_combout\);

-- Location: LC_X12_Y4_N9
\U5|Div0|auto_generated|divider|divider|StageOut[216]~88\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[216]~88_combout\ = (\U3|frequency_r\(14) & (\U5|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\)) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~30_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~30_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[216]~88_combout\);

-- Location: LC_X12_Y4_N1
\U5|Div0|auto_generated|divider|divider|StageOut[215]~94\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U3|frequency_r\(14) & (\U5|Div0|auto_generated|divider|divider|StageOut[198]~87_combout\)) # 
-- (!\U3|frequency_r\(14) & ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~35_combout\))))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[198]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[198]~87_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~35_combout\,
	datad => \U3|frequency_r\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\);

-- Location: LC_X12_Y5_N0
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~35_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\ $ (\U3|frequency_r\(8) $ ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\) # (!\U3|frequency_r\(8)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\ & (!\U3|frequency_r\(8) & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37COUT1_110\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\) # 
-- (!\U3|frequency_r\(8)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\ & (!\U3|frequency_r\(8) & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\,
	datab => \U3|frequency_r\(8),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37COUT1_110\);

-- Location: LC_X12_Y5_N1
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~30_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[216]~88_combout\ $ (\U3|frequency_r\(9) $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37\) # (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ & \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37COUT1_110\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[216]~88_combout\ & (\U3|frequency_r\(9) & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[216]~88_combout\ & ((\U3|frequency_r\(9)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32COUT1_112\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[216]~88_combout\ & (\U3|frequency_r\(9) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37COUT1_110\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[216]~88_combout\ & ((\U3|frequency_r\(9)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37COUT1_110\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[216]~88_combout\,
	datab => \U3|frequency_r\(9),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32COUT1_112\);

-- Location: LC_X12_Y5_N2
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(10) $ (\U5|Div0|auto_generated|divider|divider|StageOut[217]~82_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32\) # (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ & \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32COUT1_112\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(10) & (\U5|Div0|auto_generated|divider|divider|StageOut[217]~82_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32\)) # 
-- (!\U3|frequency_r\(10) & ((\U5|Div0|auto_generated|divider|divider|StageOut[217]~82_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27COUT1_114\ = CARRY((\U3|frequency_r\(10) & (\U5|Div0|auto_generated|divider|divider|StageOut[217]~82_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32COUT1_112\)) # (!\U3|frequency_r\(10) & ((\U5|Div0|auto_generated|divider|divider|StageOut[217]~82_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[217]~82_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27COUT1_114\);

-- Location: LC_X12_Y5_N3
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(11) $ (\U5|Div0|auto_generated|divider|divider|StageOut[218]~75_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27\) # (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ & \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27COUT1_114\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[218]~75_combout\))) # 
-- (!\U3|frequency_r\(11) & (!\U5|Div0|auto_generated|divider|divider|StageOut[218]~75_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22COUT1_116\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27COUT1_114\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[218]~75_combout\))) # (!\U3|frequency_r\(11) & (!\U5|Div0|auto_generated|divider|divider|StageOut[218]~75_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[218]~75_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22COUT1_116\);

-- Location: LC_X15_Y5_N8
\U5|Div0|auto_generated|divider|divider|StageOut[219]~66\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[219]~66_combout\ = (\U3|frequency_r\(14) & (\U5|Div0|auto_generated|divider|divider|StageOut[202]~57_combout\)) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~15_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[202]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[202]~57_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~15_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[219]~66_combout\);

-- Location: LC_X12_Y5_N4
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(12) $ (\U5|Div0|auto_generated|divider|divider|StageOut[219]~66_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22\) # (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ & \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22COUT1_116\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(12) & (\U5|Div0|auto_generated|divider|divider|StageOut[219]~66_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22COUT1_116\)) # (!\U3|frequency_r\(12) & ((\U5|Div0|auto_generated|divider|divider|StageOut[219]~66_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22COUT1_116\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[219]~66_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~15_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\);

-- Location: LC_X12_Y3_N5
\U5|Div0|auto_generated|divider|divider|StageOut[221]~52\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[221]~52_combout\ = (\U3|frequency_r\(14) & (\U5|Div0|auto_generated|divider|divider|StageOut[204]~45_combout\)) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~5_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[204]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[204]~45_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~5_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[221]~52_combout\);

-- Location: LC_X15_Y5_N9
\U5|Div0|auto_generated|divider|divider|StageOut[220]~58\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[220]~58_combout\ = (\U3|frequency_r\(14) & (\U5|Div0|auto_generated|divider|divider|StageOut[203]~51_combout\)) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~10_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[203]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[203]~51_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[220]~58_combout\);

-- Location: LC_X12_Y5_N5
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~10_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[220]~58_combout\ $ (\U3|frequency_r\(13) $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[220]~58_combout\ & (\U3|frequency_r\(13) & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[220]~58_combout\ & ((\U3|frequency_r\(13)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12COUT1_118\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[220]~58_combout\ & (\U3|frequency_r\(13) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[220]~58_combout\ & ((\U3|frequency_r\(13)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[220]~58_combout\,
	datab => \U3|frequency_r\(13),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12COUT1_118\);

-- Location: LC_X12_Y5_N6
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~5_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[221]~52_combout\ $ (\U3|frequency_r\(14) $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12\) # (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\ & \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12COUT1_118\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[221]~52_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12\) # (!\U3|frequency_r\(14)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[221]~52_combout\ & (!\U3|frequency_r\(14) & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7COUT1_120\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[221]~52_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12COUT1_118\) # 
-- (!\U3|frequency_r\(14)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[221]~52_combout\ & (!\U3|frequency_r\(14) & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12COUT1_118\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[221]~52_combout\,
	datab => \U3|frequency_r\(14),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7COUT1_120\);

-- Location: LC_X12_Y5_N7
\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ = ((((!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\ & \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7\) # 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\ & \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7COUT1_120\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\);

-- Location: LC_X12_Y4_N2
\U5|Div0|auto_generated|divider|divider|StageOut[235]~83\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[235]~83_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~20_combout\))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[218]~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[218]~75_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~20_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[235]~83_combout\);

-- Location: LC_X12_Y6_N0
\U5|Div0|auto_generated|divider|divider|StageOut[230]~110\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[230]~110_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~45_combout\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[213]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~45_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[213]~105_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[230]~110_combout\);

-- Location: LC_X12_Y3_N2
\U5|Div0|auto_generated|divider|divider|selnose[234]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|selnose\(234) = (\U3|frequency_r\(14)) # (((!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|selnose\(234));

-- Location: LC_X12_Y3_N4
\U5|Div0|auto_generated|divider|divider|StageOut[225]~126\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[225]~126_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~70_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (!\U5|Div0|auto_generated|divider|divider|selnose\(234) & (!\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f011",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose\(234),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella\(0),
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~70_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[225]~126_combout\);

-- Location: LC_X11_Y8_N0
\U5|Div0|auto_generated|divider|divider|StageOut[224]~128\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[224]~128_combout\ = (((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[224]~128_combout\);

-- Location: LC_X12_Y8_N7
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella\(0) = (\U3|frequency_r\(0))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUT\ = CARRY((\U3|frequency_r\(0)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUTCOUT1_130\ = CARRY((\U3|frequency_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaaa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella\(0),
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUTCOUT1_130\);

-- Location: LC_X12_Y8_N8
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~87\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~87_combout\ = (((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUTCOUT1_130\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~87_combout\);

-- Location: LC_X11_Y5_N2
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82_cout0\ = CARRY((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~87_combout\))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82COUT1_104\ = CARRY((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~80\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82COUT1_104\);

-- Location: LC_X11_Y5_N3
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~75\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~75_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[224]~128_combout\ $ (\U3|frequency_r\(1) $ 
-- ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[224]~128_combout\ & (\U3|frequency_r\(1) & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82_cout0\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[224]~128_combout\ & ((\U3|frequency_r\(1)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82_cout0\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77COUT1_106\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[224]~128_combout\ & (\U3|frequency_r\(1) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82COUT1_104\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[224]~128_combout\ & ((\U3|frequency_r\(1)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82COUT1_104\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[224]~128_combout\,
	datab => \U3|frequency_r\(1),
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~75_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77COUT1_106\);

-- Location: LC_X11_Y5_N4
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~70\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~70_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[225]~126_combout\ $ (\U3|frequency_r\(2) $ ((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[225]~126_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77COUT1_106\) # 
-- (!\U3|frequency_r\(2)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[225]~126_combout\ & (!\U3|frequency_r\(2) & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77COUT1_106\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[225]~126_combout\,
	datab => \U3|frequency_r\(2),
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~70_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\);

-- Location: LC_X12_Y6_N1
\U5|Div0|auto_generated|divider|divider|StageOut[229]~114\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~50_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[212]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~50_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[212]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\);

-- Location: LC_X12_Y7_N6
\U5|Div0|auto_generated|divider|divider|StageOut[228]~118\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[228]~118_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~55_combout\))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[211]~113_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[211]~113_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~55_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[228]~118_combout\);

-- Location: LC_X12_Y7_N9
\U5|Div0|auto_generated|divider|divider|StageOut[227]~121\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[227]~121_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~60_combout\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[210]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~60_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[210]~117_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[227]~121_combout\);

-- Location: LC_X11_Y5_N0
\U5|Div0|auto_generated|divider|divider|StageOut[226]~124\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[226]~124_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~65_combout\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[209]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~65_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[209]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[226]~124_combout\);

-- Location: LC_X11_Y5_N5
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~65_combout\ = \U3|frequency_r\(3) $ (\U5|Div0|auto_generated|divider|divider|StageOut[226]~124_combout\ $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[226]~124_combout\))) # 
-- (!\U3|frequency_r\(3) & (!\U5|Div0|auto_generated|divider|divider|StageOut[226]~124_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67COUT1_108\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[226]~124_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div0|auto_generated|divider|divider|StageOut[226]~124_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[226]~124_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~65_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67COUT1_108\);

-- Location: LC_X11_Y5_N6
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(4) $ (\U5|Div0|auto_generated|divider|divider|StageOut[227]~121_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67\) # (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ & \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67COUT1_108\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62\ = CARRY((\U3|frequency_r\(4) & (\U5|Div0|auto_generated|divider|divider|StageOut[227]~121_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div0|auto_generated|divider|divider|StageOut[227]~121_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62COUT1_110\ = CARRY((\U3|frequency_r\(4) & (\U5|Div0|auto_generated|divider|divider|StageOut[227]~121_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67COUT1_108\)) # (!\U3|frequency_r\(4) & ((\U5|Div0|auto_generated|divider|divider|StageOut[227]~121_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67COUT1_108\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[227]~121_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~60_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62COUT1_110\);

-- Location: LC_X11_Y5_N7
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~55_combout\ = \U3|frequency_r\(5) $ (\U5|Div0|auto_generated|divider|divider|StageOut[228]~118_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62\) # (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ & \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62COUT1_110\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[228]~118_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div0|auto_generated|divider|divider|StageOut[228]~118_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57COUT1_112\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62COUT1_110\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[228]~118_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div0|auto_generated|divider|divider|StageOut[228]~118_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[228]~118_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57COUT1_112\);

-- Location: LC_X11_Y5_N8
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(6) $ (\U5|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\ $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57\) # (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ & \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57COUT1_112\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(6) & (\U5|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57\)) # 
-- (!\U3|frequency_r\(6) & ((\U5|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52COUT1_114\ = CARRY((\U3|frequency_r\(6) & (\U5|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57COUT1_112\)) # (!\U3|frequency_r\(6) & ((\U5|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52COUT1_114\);

-- Location: LC_X11_Y5_N9
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~45_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[230]~110_combout\ $ (\U3|frequency_r\(7) $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52\) # (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ & \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52COUT1_114\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[230]~110_combout\ & (\U3|frequency_r\(7) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52COUT1_114\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[230]~110_combout\ & ((\U3|frequency_r\(7)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52COUT1_114\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[230]~110_combout\,
	datab => \U3|frequency_r\(7),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~45_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\);

-- Location: LC_X12_Y4_N3
\U5|Div0|auto_generated|divider|divider|StageOut[234]~89\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[234]~89_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~25_combout\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[217]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~25_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[217]~82_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[234]~89_combout\);

-- Location: LC_X12_Y4_N8
\U5|Div0|auto_generated|divider|divider|StageOut[233]~95\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[233]~95_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~30_combout\))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[216]~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[216]~88_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[233]~95_combout\);

-- Location: LC_X12_Y3_N3
\U5|Div0|auto_generated|divider|divider|StageOut[232]~101\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[232]~101_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~35_combout\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~35_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[215]~94_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[232]~101_combout\);

-- Location: LC_X12_Y4_N5
\U5|Div0|auto_generated|divider|divider|StageOut[231]~106\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[231]~106_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~40_combout\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[214]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~40_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[214]~100_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[231]~106_combout\);

-- Location: LC_X11_Y4_N0
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(8) $ (\U5|Div0|auto_generated|divider|divider|StageOut[231]~106_combout\ $ ((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(8) & (\U5|Div0|auto_generated|divider|divider|StageOut[231]~106_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\)) # 
-- (!\U3|frequency_r\(8) & ((\U5|Div0|auto_generated|divider|divider|StageOut[231]~106_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42COUT1_116\ = CARRY((\U3|frequency_r\(8) & (\U5|Div0|auto_generated|divider|divider|StageOut[231]~106_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\)) # (!\U3|frequency_r\(8) & ((\U5|Div0|auto_generated|divider|divider|StageOut[231]~106_combout\) # (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[231]~106_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42COUT1_116\);

-- Location: LC_X11_Y4_N1
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(9) $ (\U5|Div0|auto_generated|divider|divider|StageOut[232]~101_combout\ $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42\) # (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ & \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42COUT1_116\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[232]~101_combout\))) # 
-- (!\U3|frequency_r\(9) & (!\U5|Div0|auto_generated|divider|divider|StageOut[232]~101_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37COUT1_118\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42COUT1_116\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[232]~101_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div0|auto_generated|divider|divider|StageOut[232]~101_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42COUT1_116\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[232]~101_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37COUT1_118\);

-- Location: LC_X11_Y4_N2
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~30_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[233]~95_combout\ $ (\U3|frequency_r\(10) $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37\) # (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ & \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37COUT1_118\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[233]~95_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37\) # (!\U3|frequency_r\(10)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[233]~95_combout\ & (!\U3|frequency_r\(10) & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32COUT1_120\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[233]~95_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37COUT1_118\) # 
-- (!\U3|frequency_r\(10)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[233]~95_combout\ & (!\U3|frequency_r\(10) & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37COUT1_118\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[233]~95_combout\,
	datab => \U3|frequency_r\(10),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32COUT1_120\);

-- Location: LC_X11_Y4_N3
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~25_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[234]~89_combout\ $ (\U3|frequency_r\(11) $ ((!(!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32\) # (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ & \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32COUT1_120\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[234]~89_combout\ & (\U3|frequency_r\(11) & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[234]~89_combout\ & ((\U3|frequency_r\(11)) # (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27COUT1_122\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[234]~89_combout\ & (\U3|frequency_r\(11) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32COUT1_120\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[234]~89_combout\ & ((\U3|frequency_r\(11)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32COUT1_120\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[234]~89_combout\,
	datab => \U3|frequency_r\(11),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27COUT1_122\);

-- Location: LC_X11_Y4_N4
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~20_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[235]~83_combout\ $ (\U3|frequency_r\(12) $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27\) # (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ & \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27COUT1_122\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[235]~83_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27COUT1_122\) # 
-- (!\U3|frequency_r\(12)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[235]~83_combout\ & (!\U3|frequency_r\(12) & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27COUT1_122\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[235]~83_combout\,
	datab => \U3|frequency_r\(12),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~20_combout\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\);

-- Location: LC_X12_Y3_N0
\U5|Div0|auto_generated|divider|divider|StageOut[238]~59\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[238]~59_combout\ = (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose\(234) & 
-- (\U5|Div0|auto_generated|divider|divider|StageOut[204]~45_combout\)) # (!\U5|Div0|auto_generated|divider|divider|selnose\(234) & ((\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose\(234),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[204]~45_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~5_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[238]~59_combout\);

-- Location: LC_X12_Y4_N0
\U5|Div0|auto_generated|divider|divider|StageOut[238]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[238]~60_combout\ = (((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~5_combout\ & \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~5_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[238]~60_combout\);

-- Location: LC_X12_Y4_N6
\U5|Div0|auto_generated|divider|divider|StageOut[237]~67\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[237]~67_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~10_combout\))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[220]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[220]~58_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~10_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[237]~67_combout\);

-- Location: LC_X12_Y5_N9
\U5|Div0|auto_generated|divider|divider|StageOut[236]~76\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[236]~76_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~15_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[219]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[219]~66_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[236]~76_combout\);

-- Location: LC_X11_Y4_N5
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(13) $ (\U5|Div0|auto_generated|divider|divider|StageOut[236]~76_combout\ $ ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\) # (!\U5|Div0|auto_generated|divider|divider|StageOut[236]~76_combout\))) # 
-- (!\U3|frequency_r\(13) & (!\U5|Div0|auto_generated|divider|divider|StageOut[236]~76_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17COUT1_124\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[236]~76_combout\))) # (!\U3|frequency_r\(13) & (!\U5|Div0|auto_generated|divider|divider|StageOut[236]~76_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(13),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[236]~76_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17COUT1_124\);

-- Location: LC_X11_Y4_N6
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~10_combout\ = \U5|Div0|auto_generated|divider|divider|StageOut[237]~67_combout\ $ (\U3|frequency_r\(14) $ (((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\ & 
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17\) # (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\ & \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17COUT1_124\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[237]~67_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17\) # (!\U3|frequency_r\(14)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[237]~67_combout\ & (!\U3|frequency_r\(14) & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12COUT1_126\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[237]~67_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17COUT1_124\) # 
-- (!\U3|frequency_r\(14)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[237]~67_combout\ & (!\U3|frequency_r\(14) & !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17COUT1_124\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[237]~67_combout\,
	datab => \U3|frequency_r\(14),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12COUT1_126\);

-- Location: LC_X11_Y4_N7
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7_cout0\ = CARRY((!\U5|Div0|auto_generated|divider|divider|StageOut[238]~59_combout\ & (!\U5|Div0|auto_generated|divider|divider|StageOut[238]~60_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7COUT1_128\ = CARRY((!\U5|Div0|auto_generated|divider|divider|StageOut[238]~59_combout\ & (!\U5|Div0|auto_generated|divider|divider|StageOut[238]~60_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12COUT1_126\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff01",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[238]~59_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[238]~60_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12COUT1_126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~5\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7COUT1_128\);

-- Location: LC_X11_Y4_N8
\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\ & \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7_cout0\) # 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\ & \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7COUT1_128\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7COUT1_128\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\);

-- Location: LC_X12_Y4_N7
\U5|Div0|auto_generated|divider|divider|StageOut[251]~90\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[251]~90_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~25_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[234]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~25_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[234]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[251]~90_combout\);

-- Location: LC_X12_Y8_N5
\U5|Div0|auto_generated|divider|divider|StageOut[246]~115\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[246]~115_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~50_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[229]~114_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[246]~115_combout\);

-- Location: LC_X11_Y8_N2
\U5|Div0|auto_generated|divider|divider|StageOut[241]~129\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[241]~129_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~75_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella\(0) & (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella\(0),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[241]~129_combout\);

-- Location: LC_X12_Y8_N0
\U5|Div0|auto_generated|divider|divider|StageOut[240]~130\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[240]~130_combout\ = (((!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella\(0) & \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella\(0),
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[240]~130_combout\);

-- Location: LC_X11_Y7_N2
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82_cout0\ = CARRY(((\U3|frequency_r\(0))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82COUT1_100\ = CARRY(((\U3|frequency_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~80\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82COUT1_100\);

-- Location: LC_X11_Y7_N3
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77_cout0\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82_cout0\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[240]~130_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div0|auto_generated|divider|divider|StageOut[240]~130_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77COUT1_102\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82COUT1_100\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[240]~130_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div0|auto_generated|divider|divider|StageOut[240]~130_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82COUT1_100\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[240]~130_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~75\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77COUT1_102\);

-- Location: LC_X11_Y7_N4
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72_cout\ = CARRY((\U3|frequency_r\(2) & (\U5|Div0|auto_generated|divider|divider|StageOut[241]~129_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77COUT1_102\)) # (!\U3|frequency_r\(2) & ((\U5|Div0|auto_generated|divider|divider|StageOut[241]~129_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77COUT1_102\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[241]~129_combout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~70\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72_cout\);

-- Location: LC_X11_Y7_N1
\U5|Div0|auto_generated|divider|divider|StageOut[245]~119\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[245]~119_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~55_combout\))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[228]~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[228]~118_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~55_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[245]~119_combout\);

-- Location: LC_X11_Y7_N0
\U5|Div0|auto_generated|divider|divider|StageOut[244]~122\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[244]~122_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~60_combout\))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[227]~121_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[227]~121_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~60_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[244]~122_combout\);

-- Location: LC_X10_Y5_N0
\U5|Div0|auto_generated|divider|divider|StageOut[243]~125\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[243]~125_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~65_combout\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[226]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~65_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[226]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[243]~125_combout\);

-- Location: LC_X11_Y5_N1
\U5|Div0|auto_generated|divider|divider|StageOut[242]~127\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[242]~127_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~70_combout\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[225]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~70_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[225]~126_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[242]~127_combout\);

-- Location: LC_X11_Y7_N5
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67_cout0\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72_cout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[242]~127_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div0|auto_generated|divider|divider|StageOut[242]~127_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72_cout\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67COUT1_104\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72_cout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[242]~127_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div0|auto_generated|divider|divider|StageOut[242]~127_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[242]~127_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~65\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67COUT1_104\);

-- Location: LC_X11_Y7_N6
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62_cout0\ = CARRY((\U3|frequency_r\(4) & (\U5|Div0|auto_generated|divider|divider|StageOut[243]~125_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67_cout0\)) # (!\U3|frequency_r\(4) & ((\U5|Div0|auto_generated|divider|divider|StageOut[243]~125_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67_cout0\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62COUT1_106\ = CARRY((\U3|frequency_r\(4) & (\U5|Div0|auto_generated|divider|divider|StageOut[243]~125_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67COUT1_104\)) # (!\U3|frequency_r\(4) & ((\U5|Div0|auto_generated|divider|divider|StageOut[243]~125_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67COUT1_104\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[243]~125_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72_cout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~60\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62COUT1_106\);

-- Location: LC_X11_Y7_N7
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57_cout0\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62_cout0\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[244]~122_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div0|auto_generated|divider|divider|StageOut[244]~122_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57COUT1_108\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62COUT1_106\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[244]~122_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div0|auto_generated|divider|divider|StageOut[244]~122_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62COUT1_106\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[244]~122_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72_cout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~55\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57COUT1_108\);

-- Location: LC_X11_Y7_N8
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52_cout0\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[245]~119_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57_cout0\) # 
-- (!\U3|frequency_r\(6)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[245]~119_combout\ & (!\U3|frequency_r\(6) & !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52COUT1_110\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[245]~119_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57COUT1_108\) # 
-- (!\U3|frequency_r\(6)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[245]~119_combout\ & (!\U3|frequency_r\(6) & !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57COUT1_108\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[245]~119_combout\,
	datab => \U3|frequency_r\(6),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72_cout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~50\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52COUT1_110\);

-- Location: LC_X11_Y7_N9
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47_cout\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[246]~115_combout\ & (\U3|frequency_r\(7) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52COUT1_110\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[246]~115_combout\ & ((\U3|frequency_r\(7)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52COUT1_110\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[246]~115_combout\,
	datab => \U3|frequency_r\(7),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72_cout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~45\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47_cout\);

-- Location: LC_X10_Y4_N3
\U5|Div0|auto_generated|divider|divider|StageOut[250]~96\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[250]~96_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~30_combout\))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[233]~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[233]~95_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~30_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[250]~96_combout\);

-- Location: LC_X11_Y3_N2
\U5|Div0|auto_generated|divider|divider|StageOut[249]~102\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[249]~102_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~35_combout\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[232]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~35_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[232]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[249]~102_combout\);

-- Location: LC_X10_Y4_N4
\U5|Div0|auto_generated|divider|divider|StageOut[248]~107\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[248]~107_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~40_combout\)))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|StageOut[231]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~40_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|StageOut[231]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[248]~107_combout\);

-- Location: LC_X11_Y6_N9
\U5|Div0|auto_generated|divider|divider|StageOut[247]~111\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[247]~111_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~45_combout\))) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[230]~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[230]~110_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[247]~111_combout\);

-- Location: LC_X11_Y6_N0
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42_cout0\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[247]~111_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47_cout\) # 
-- (!\U3|frequency_r\(8)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[247]~111_combout\ & (!\U3|frequency_r\(8) & !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47_cout\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42COUT1_112\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[247]~111_combout\ & ((!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47_cout\) # 
-- (!\U3|frequency_r\(8)))) # (!\U5|Div0|auto_generated|divider|divider|StageOut[247]~111_combout\ & (!\U3|frequency_r\(8) & !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[247]~111_combout\,
	datab => \U3|frequency_r\(8),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~40\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42COUT1_112\);

-- Location: LC_X11_Y6_N1
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37_cout0\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42_cout0\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[248]~107_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div0|auto_generated|divider|divider|StageOut[248]~107_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37COUT1_114\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42COUT1_112\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[248]~107_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div0|auto_generated|divider|divider|StageOut[248]~107_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42COUT1_112\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[248]~107_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47_cout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~35\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37COUT1_114\);

-- Location: LC_X11_Y6_N2
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32_cout0\ = CARRY((\U3|frequency_r\(10) & (\U5|Div0|auto_generated|divider|divider|StageOut[249]~102_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37_cout0\)) # (!\U3|frequency_r\(10) & ((\U5|Div0|auto_generated|divider|divider|StageOut[249]~102_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37_cout0\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32COUT1_116\ = CARRY((\U3|frequency_r\(10) & (\U5|Div0|auto_generated|divider|divider|StageOut[249]~102_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37COUT1_114\)) # (!\U3|frequency_r\(10) & ((\U5|Div0|auto_generated|divider|divider|StageOut[249]~102_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37COUT1_114\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[249]~102_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47_cout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~30\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32COUT1_116\);

-- Location: LC_X11_Y6_N3
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27_cout0\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32_cout0\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[250]~96_combout\))) # (!\U3|frequency_r\(11) & (!\U5|Div0|auto_generated|divider|divider|StageOut[250]~96_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27COUT1_118\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32COUT1_116\) # 
-- (!\U5|Div0|auto_generated|divider|divider|StageOut[250]~96_combout\))) # (!\U3|frequency_r\(11) & (!\U5|Div0|auto_generated|divider|divider|StageOut[250]~96_combout\ & !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32COUT1_116\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[250]~96_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47_cout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~25\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27COUT1_118\);

-- Location: LC_X11_Y6_N4
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22_cout\ = CARRY((\U3|frequency_r\(12) & (\U5|Div0|auto_generated|divider|divider|StageOut[251]~90_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27COUT1_118\)) # (!\U3|frequency_r\(12) & ((\U5|Div0|auto_generated|divider|divider|StageOut[251]~90_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27COUT1_118\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[251]~90_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47_cout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~20\,
	cout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22_cout\);

-- Location: LC_X12_Y4_N4
\U5|Div0|auto_generated|divider|divider|StageOut[254]~68\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[254]~68_combout\ = (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~10_combout\))) # (!\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|StageOut[220]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5044",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[220]~58_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~10_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[254]~68_combout\);

-- Location: LC_X10_Y4_N2
\U5|Div0|auto_generated|divider|divider|StageOut[254]~69\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[254]~69_combout\ = (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[254]~69_combout\);

-- Location: LC_X10_Y4_N6
\U5|Div0|auto_generated|divider|divider|StageOut[253]~77\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[253]~77_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~15_combout\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[236]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~15_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[236]~76_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[253]~77_combout\);

-- Location: LC_X11_Y4_N9
\U5|Div0|auto_generated|divider|divider|StageOut[252]~84\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|StageOut[252]~84_combout\ = ((\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~20_combout\)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|StageOut[235]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~20_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|StageOut[235]~83_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|StageOut[252]~84_combout\);

-- Location: LC_X11_Y6_N5
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17_cout0\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[252]~84_combout\ & (\U3|frequency_r\(13) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22_cout\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[252]~84_combout\ & ((\U3|frequency_r\(13)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22_cout\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17COUT1_120\ = CARRY((\U5|Div0|auto_generated|divider|divider|StageOut[252]~84_combout\ & (\U3|frequency_r\(13) & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22_cout\)) # (!\U5|Div0|auto_generated|divider|divider|StageOut[252]~84_combout\ & ((\U3|frequency_r\(13)) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22_cout\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[252]~84_combout\,
	datab => \U3|frequency_r\(13),
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~15\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17COUT1_120\);

-- Location: LC_X11_Y6_N6
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12_cout0\ = CARRY((\U3|frequency_r\(14) & (\U5|Div0|auto_generated|divider|divider|StageOut[253]~77_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17_cout0\)) # (!\U3|frequency_r\(14) & ((\U5|Div0|auto_generated|divider|divider|StageOut[253]~77_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17_cout0\))))
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12COUT1_122\ = CARRY((\U3|frequency_r\(14) & (\U5|Div0|auto_generated|divider|divider|StageOut[253]~77_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17COUT1_120\)) # (!\U3|frequency_r\(14) & ((\U5|Div0|auto_generated|divider|divider|StageOut[253]~77_combout\) # 
-- (!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17COUT1_120\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[253]~77_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22_cout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~10\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12COUT1_122\);

-- Location: LC_X11_Y6_N7
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7_cout0\ = CARRY((!\U5|Div0|auto_generated|divider|divider|StageOut[254]~68_combout\ & (!\U5|Div0|auto_generated|divider|divider|StageOut[254]~69_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12_cout0\)))
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7COUT1_124\ = CARRY((!\U5|Div0|auto_generated|divider|divider|StageOut[254]~68_combout\ & (!\U5|Div0|auto_generated|divider|divider|StageOut[254]~69_combout\ & 
-- !\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12COUT1_122\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff01",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|StageOut[254]~68_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|StageOut[254]~69_combout\,
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22_cout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~5\,
	cout0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7_cout0\,
	cout1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7COUT1_124\);

-- Location: LC_X11_Y6_N8
\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22_cout\ & \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7_cout0\) # 
-- (\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22_cout\ & \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7COUT1_124\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22_cout\,
	cin0 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7_cout0\,
	cin1 => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\);

-- Location: LC_X25_Y6_N7
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella\(0) = (\U3|frequency_r\(0))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUT\ = CARRY((\U3|frequency_r\(0)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUTCOUT1_122\ = CARRY((\U3|frequency_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaaa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella\(0),
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUTCOUT1_122\);

-- Location: LC_X22_Y7_N8
\U5|Div1|auto_generated|divider|divider|StageOut[202]~84\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[202]~84_combout\ = ((\U5|Div1|auto_generated|divider|divider|selnose\(336) & ((\U5|Div1|auto_generated|divider|divider|StageOut[185]~78_combout\))) # (!\U5|Div1|auto_generated|divider|divider|selnose\(336) 
-- & (\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|selnose\(336),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[185]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[202]~84_combout\);

-- Location: LC_X22_Y8_N2
\U5|Div1|auto_generated|divider|divider|StageOut[198]~114\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[198]~114_combout\ = ((\U5|Div1|auto_generated|divider|divider|selnose\(336) & (\U5|Div1|auto_generated|divider|divider|StageOut[181]~104_combout\)) # (!\U5|Div1|auto_generated|divider|divider|selnose\(336) 
-- & ((\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[181]~104_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|selnose\(336),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[198]~114_combout\);

-- Location: LC_X23_Y8_N9
\U5|Div1|auto_generated|divider|divider|StageOut[193]~163\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[193]~163_combout\ = ((\U5|Div1|auto_generated|divider|divider|selnose\(336) & ((\U5|Div1|auto_generated|divider|divider|StageOut\(176)))) # (!\U5|Div1|auto_generated|divider|divider|selnose\(336) & 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~60_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|selnose\(336),
	datad => \U5|Div1|auto_generated|divider|divider|StageOut\(176),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[193]~163_combout\);

-- Location: LC_X22_Y8_N3
\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~65_combout\ = \U3|frequency_r\(1) $ ((\U5|Div1|auto_generated|divider|divider|StageOut\(192)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\ = CARRY(((\U5|Div1|auto_generated|divider|divider|StageOut\(192))) # (!\U3|frequency_r\(1)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67COUT1_82\ = CARRY(((\U5|Div1|auto_generated|divider|divider|StageOut\(192))) # (!\U3|frequency_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66dd",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut\(192),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~65_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67COUT1_82\);

-- Location: LC_X22_Y8_N4
\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[193]~163_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67COUT1_82\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[193]~163_combout\))) # (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[193]~163_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67COUT1_82\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[193]~163_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~67COUT1_82\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~60_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\);

-- Location: LC_X22_Y12_N2
\U5|Div1|auto_generated|divider|divider|StageOut[197]~123\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[197]~123_combout\ = ((\U5|Div1|auto_generated|divider|divider|selnose\(336) & (\U5|Div1|auto_generated|divider|divider|StageOut[180]~113_combout\)) # (!\U5|Div1|auto_generated|divider|divider|selnose\(336) 
-- & ((\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[180]~113_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~40_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|selnose\(336),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[197]~123_combout\);

-- Location: LC_X23_Y8_N5
\U5|Div1|auto_generated|divider|divider|StageOut[196]~132\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[196]~132_combout\ = ((\U5|Div1|auto_generated|divider|divider|selnose\(336) & ((\U5|Div1|auto_generated|divider|divider|StageOut[179]~122_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|selnose\(336) & (\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~45_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|selnose\(336),
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[179]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[196]~132_combout\);

-- Location: LC_X23_Y8_N4
\U5|Div1|auto_generated|divider|divider|StageOut[195]~142\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[195]~142_combout\ = ((\U5|Div1|auto_generated|divider|divider|selnose\(336) & (\U5|Div1|auto_generated|divider|divider|StageOut[178]~131_combout\)) # (!\U5|Div1|auto_generated|divider|divider|selnose\(336) 
-- & ((\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[178]~131_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|selnose\(336),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[195]~142_combout\);

-- Location: LC_X23_Y10_N3
\U5|Div1|auto_generated|divider|divider|StageOut[194]~152\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[194]~152_combout\ = ((\U5|Div1|auto_generated|divider|divider|selnose\(336) & (\U5|Div1|auto_generated|divider|divider|StageOut[177]~141_combout\)) # (!\U5|Div1|auto_generated|divider|divider|selnose\(336) 
-- & ((\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[177]~141_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~55_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|selnose\(336),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[194]~152_combout\);

-- Location: LC_X22_Y8_N5
\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~55_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[194]~152_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57\ = CARRY((\U3|frequency_r\(3) & (\U5|Div1|auto_generated|divider|divider|StageOut[194]~152_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\)) # 
-- (!\U3|frequency_r\(3) & ((\U5|Div1|auto_generated|divider|divider|StageOut[194]~152_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57COUT1_84\ = CARRY((\U3|frequency_r\(3) & (\U5|Div1|auto_generated|divider|divider|StageOut[194]~152_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\)) 
-- # (!\U3|frequency_r\(3) & ((\U5|Div1|auto_generated|divider|divider|StageOut[194]~152_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[194]~152_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57COUT1_84\);

-- Location: LC_X22_Y8_N6
\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[195]~142_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57\) # (\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\ & \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57COUT1_84\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[195]~142_combout\))) # 
-- (!\U3|frequency_r\(4) & (!\U5|Div1|auto_generated|divider|divider|StageOut[195]~142_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52COUT1_86\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57COUT1_84\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[195]~142_combout\))) # (!\U3|frequency_r\(4) & (!\U5|Div1|auto_generated|divider|divider|StageOut[195]~142_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57COUT1_84\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[195]~142_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~57COUT1_84\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52COUT1_86\);

-- Location: LC_X22_Y8_N7
\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[196]~132_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52\) # (\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\ & \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52COUT1_86\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(5) & (\U5|Div1|auto_generated|divider|divider|StageOut[196]~132_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52\)) # 
-- (!\U3|frequency_r\(5) & ((\U5|Div1|auto_generated|divider|divider|StageOut[196]~132_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47COUT1_88\ = CARRY((\U3|frequency_r\(5) & (\U5|Div1|auto_generated|divider|divider|StageOut[196]~132_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52COUT1_86\)) # (!\U3|frequency_r\(5) & ((\U5|Div1|auto_generated|divider|divider|StageOut[196]~132_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52COUT1_86\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[196]~132_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~52COUT1_86\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~45_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47COUT1_88\);

-- Location: LC_X22_Y8_N8
\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[197]~123_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47\) # (\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\ & \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47COUT1_88\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[197]~123_combout\))) # 
-- (!\U3|frequency_r\(6) & (!\U5|Div1|auto_generated|divider|divider|StageOut[197]~123_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42COUT1_90\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47COUT1_88\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[197]~123_combout\))) # (!\U3|frequency_r\(6) & (!\U5|Div1|auto_generated|divider|divider|StageOut[197]~123_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47COUT1_88\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[197]~123_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~47COUT1_88\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42COUT1_90\);

-- Location: LC_X22_Y8_N9
\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~35_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[198]~114_combout\ $ (\U3|frequency_r\(7) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\) # (\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\ & \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42COUT1_90\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[198]~114_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42COUT1_90\) # 
-- (!\U3|frequency_r\(7)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[198]~114_combout\ & (!\U3|frequency_r\(7) & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42COUT1_90\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[198]~114_combout\,
	datab => \U3|frequency_r\(7),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~62\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~42COUT1_90\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~35_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\);

-- Location: LC_X23_Y7_N6
\U5|Div1|auto_generated|divider|divider|StageOut[201]~90\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[201]~90_combout\ = (\U5|Div1|auto_generated|divider|divider|selnose\(336) & (\U5|Div1|auto_generated|divider|divider|StageOut[184]~83_combout\)) # (!\U5|Div1|auto_generated|divider|divider|selnose\(336) & 
-- (((\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|selnose\(336),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[184]~83_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[201]~90_combout\);

-- Location: LC_X21_Y11_N2
\U5|Div1|auto_generated|divider|divider|StageOut[200]~97\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[200]~97_combout\ = (\U5|Div1|auto_generated|divider|divider|selnose\(336) & (\U5|Div1|auto_generated|divider|divider|StageOut[183]~89_combout\)) # (!\U5|Div1|auto_generated|divider|divider|selnose\(336) & 
-- (((\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[183]~89_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|selnose\(336),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[200]~97_combout\);

-- Location: LC_X21_Y7_N0
\U5|Div1|auto_generated|divider|divider|StageOut[199]~105\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[199]~105_combout\ = ((\U5|Div1|auto_generated|divider|divider|selnose\(336) & ((\U5|Div1|auto_generated|divider|divider|StageOut[182]~96_combout\))) # (!\U5|Div1|auto_generated|divider|divider|selnose\(336) 
-- & (\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~30_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[182]~96_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|selnose\(336),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[199]~105_combout\);

-- Location: LC_X22_Y7_N0
\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(8) $ (\U5|Div1|auto_generated|divider|divider|StageOut[199]~105_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(8) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[199]~105_combout\))) # 
-- (!\U3|frequency_r\(8) & (!\U5|Div1|auto_generated|divider|divider|StageOut[199]~105_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32COUT1_92\ = CARRY((\U3|frequency_r\(8) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[199]~105_combout\))) # (!\U3|frequency_r\(8) & (!\U5|Div1|auto_generated|divider|divider|StageOut[199]~105_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[199]~105_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32COUT1_92\);

-- Location: LC_X22_Y7_N1
\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(9) $ (\U5|Div1|auto_generated|divider|divider|StageOut[200]~97_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32\) # (\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\ & \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32COUT1_92\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(9) & (\U5|Div1|auto_generated|divider|divider|StageOut[200]~97_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32\)) # 
-- (!\U3|frequency_r\(9) & ((\U5|Div1|auto_generated|divider|divider|StageOut[200]~97_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27COUT1_94\ = CARRY((\U3|frequency_r\(9) & (\U5|Div1|auto_generated|divider|divider|StageOut[200]~97_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32COUT1_92\)) # (!\U3|frequency_r\(9) & ((\U5|Div1|auto_generated|divider|divider|StageOut[200]~97_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32COUT1_92\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[200]~97_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~32COUT1_92\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27COUT1_94\);

-- Location: LC_X22_Y7_N2
\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~20_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[201]~90_combout\ $ (\U3|frequency_r\(10) $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\ & \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27COUT1_94\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[201]~90_combout\ & (\U3|frequency_r\(10) & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[201]~90_combout\ & ((\U3|frequency_r\(10)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22COUT1_96\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[201]~90_combout\ & (\U3|frequency_r\(10) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27COUT1_94\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[201]~90_combout\ & ((\U3|frequency_r\(10)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27COUT1_94\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[201]~90_combout\,
	datab => \U3|frequency_r\(10),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~27COUT1_94\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22COUT1_96\);

-- Location: LC_X22_Y7_N3
\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(11) $ (\U5|Div1|auto_generated|divider|divider|StageOut[202]~84_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22\) # (\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\ & \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22COUT1_96\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(11) & (\U5|Div1|auto_generated|divider|divider|StageOut[202]~84_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22\)) # 
-- (!\U3|frequency_r\(11) & ((\U5|Div1|auto_generated|divider|divider|StageOut[202]~84_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17COUT1_98\ = CARRY((\U3|frequency_r\(11) & (\U5|Div1|auto_generated|divider|divider|StageOut[202]~84_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22COUT1_96\)) # (!\U3|frequency_r\(11) & ((\U5|Div1|auto_generated|divider|divider|StageOut[202]~84_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22COUT1_96\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[202]~84_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~22COUT1_96\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17COUT1_98\);

-- Location: LC_X23_Y7_N5
\U5|Div1|auto_generated|divider|divider|StageOut[203]~79\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\ = ((\U5|Div1|auto_generated|divider|divider|selnose\(336) & (\U5|Div1|auto_generated|divider|divider|StageOut[186]~73_combout\)) # (!\U5|Div1|auto_generated|divider|divider|selnose\(336) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[186]~73_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~10_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|selnose\(336),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\);

-- Location: LC_X22_Y7_N4
\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(12) $ (\U5|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\ & \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17COUT1_98\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(12) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17COUT1_98\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\))) # (!\U3|frequency_r\(12) & (!\U5|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17COUT1_98\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~37\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~17COUT1_98\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~10_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\);

-- Location: LC_X22_Y7_N9
\U5|Div1|auto_generated|divider|divider|StageOut[204]~74\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[204]~74_combout\ = (\U5|Div1|auto_generated|divider|divider|selnose\(336) & (\U5|Div1|auto_generated|divider|divider|StageOut[187]~69_combout\)) # (!\U5|Div1|auto_generated|divider|divider|selnose\(336) & 
-- (((\U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[187]~69_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|selnose\(336),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[204]~74_combout\);

-- Location: LC_X22_Y7_N5
\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~5_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[204]~74_combout\ $ (\U3|frequency_r\(13) $ ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[204]~74_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\) # (!\U3|frequency_r\(13)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[204]~74_combout\ & (!\U3|frequency_r\(13) & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7COUT1_100\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[204]~74_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\) # 
-- (!\U3|frequency_r\(13)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[204]~74_combout\ & (!\U3|frequency_r\(13) & !\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[204]~74_combout\,
	datab => \U3|frequency_r\(13),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7COUT1_100\);

-- Location: LC_X22_Y7_N6
\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ = ((((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\ & \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\ & \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7COUT1_100\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~12\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~7COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\);

-- Location: LC_X22_Y7_N7
\U5|Div1|auto_generated|divider|divider|StageOut[219]~310\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[219]~310_combout\ = (\U3|frequency_r\(14) & (((\U5|Div1|auto_generated|divider|divider|StageOut[202]~84_combout\)))) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~15_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|StageOut[202]~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~15_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[202]~84_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[219]~310_combout\);

-- Location: LC_X23_Y8_N2
\U5|Div1|auto_generated|divider|divider|StageOut[214]~315\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[214]~315_combout\ = (\U3|frequency_r\(14) & (((\U5|Div1|auto_generated|divider|divider|StageOut[197]~123_combout\)))) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~40_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|StageOut[197]~123_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef20",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~40_combout\,
	datab => \U3|frequency_r\(14),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[197]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[214]~315_combout\);

-- Location: LC_X23_Y6_N3
\U5|Div1|auto_generated|divider|divider|selnose[364]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|selnose\(364) = (\U3|frequency_r\(14)) # (((!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|selnose\(364));

-- Location: LC_X23_Y6_N4
\U5|Div1|auto_generated|divider|divider|StageOut[209]~187\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[209]~187_combout\ = (\U5|Div1|auto_generated|divider|divider|selnose\(364) & ((\U3|frequency_r\(0)) # ((\U5|Div1|auto_generated|divider|divider|selnose\(336))))) # 
-- (!\U5|Div1|auto_generated|divider|divider|selnose\(364) & (((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eef0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	datab => \U5|Div1|auto_generated|divider|divider|selnose\(336),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~65_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|selnose\(364),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[209]~187_combout\);

-- Location: LC_X24_Y8_N0
\U5|Div1|auto_generated|divider|divider|StageOut[208]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut\(208) = (\U3|frequency_r\(0)) # (((\U3|frequency_r\(14)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	datac => \U3|frequency_r\(14),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut\(208));

-- Location: LC_X25_Y6_N8
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~82\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~82_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[0]~COUTCOUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~82_combout\);

-- Location: LC_X24_Y8_N2
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77_cout0\ = CARRY(((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~82_combout\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77COUT1_98\ = CARRY(((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~75\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77COUT1_98\);

-- Location: LC_X24_Y8_N3
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~70\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~70_combout\ = \U3|frequency_r\(1) $ (\U5|Div1|auto_generated|divider|divider|StageOut\(208) $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77_cout0\) # (!\U5|Div1|auto_generated|divider|divider|StageOut\(208)))) # 
-- (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut\(208) & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72COUT1_100\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77COUT1_98\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut\(208)))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut\(208) & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77COUT1_98\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut\(208),
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~77COUT1_98\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~70_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72COUT1_100\);

-- Location: LC_X24_Y8_N4
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~65_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[209]~187_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ = CARRY((\U3|frequency_r\(2) & (\U5|Div1|auto_generated|divider|divider|StageOut[209]~187_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72COUT1_100\)) # (!\U3|frequency_r\(2) & ((\U5|Div1|auto_generated|divider|divider|StageOut[209]~187_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72COUT1_100\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[209]~187_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~72COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~65_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\);

-- Location: LC_X23_Y8_N7
\U5|Div1|auto_generated|divider|divider|StageOut[213]~316\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[213]~316_combout\ = (\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[196]~132_combout\)) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~45_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|StageOut[196]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[196]~132_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[213]~316_combout\);

-- Location: LC_X23_Y8_N0
\U5|Div1|auto_generated|divider|divider|StageOut[212]~317\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[212]~317_combout\ = (\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[195]~142_combout\)) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~50_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|StageOut[195]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[195]~142_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[212]~317_combout\);

-- Location: LC_X23_Y8_N8
\U5|Div1|auto_generated|divider|divider|StageOut[211]~318\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[211]~318_combout\ = (\U3|frequency_r\(14) & (((\U5|Div1|auto_generated|divider|divider|StageOut[194]~152_combout\)))) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~55_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|StageOut[194]~152_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef40",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~55_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[194]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[211]~318_combout\);

-- Location: LC_X23_Y7_N1
\U5|Div1|auto_generated|divider|divider|StageOut[210]~319\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[210]~319_combout\ = (\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[193]~163_combout\)) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~60_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|StageOut[193]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[193]~163_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~60_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[210]~319_combout\);

-- Location: LC_X24_Y8_N5
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[210]~319_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[210]~319_combout\))) # 
-- (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[210]~319_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62COUT1_102\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[210]~319_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[210]~319_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[210]~319_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~60_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62COUT1_102\);

-- Location: LC_X24_Y8_N6
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~55_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[211]~318_combout\ $ (\U3|frequency_r\(4) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62\) # (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ & \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62COUT1_102\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[211]~318_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62\) # (!\U3|frequency_r\(4)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[211]~318_combout\ & (!\U3|frequency_r\(4) & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57COUT1_104\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[211]~318_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62COUT1_102\) # 
-- (!\U3|frequency_r\(4)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[211]~318_combout\ & (!\U3|frequency_r\(4) & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62COUT1_102\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[211]~318_combout\,
	datab => \U3|frequency_r\(4),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~62COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57COUT1_104\);

-- Location: LC_X24_Y8_N7
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[212]~317_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57\) # (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ & \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57COUT1_104\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[212]~317_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[212]~317_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52COUT1_106\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57COUT1_104\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[212]~317_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[212]~317_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[212]~317_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~57COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52COUT1_106\);

-- Location: LC_X24_Y8_N8
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[213]~316_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52\) # (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ & \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52COUT1_106\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[213]~316_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52\)) # 
-- (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[213]~316_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47COUT1_108\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[213]~316_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52COUT1_106\)) # (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[213]~316_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[213]~316_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~52COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~45_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47COUT1_108\);

-- Location: LC_X24_Y8_N9
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(7) $ (\U5|Div1|auto_generated|divider|divider|StageOut[214]~315_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47\) # (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\ & \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47COUT1_108\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47COUT1_108\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[214]~315_combout\))) # (!\U3|frequency_r\(7) & (!\U5|Div1|auto_generated|divider|divider|StageOut[214]~315_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47COUT1_108\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[214]~315_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~67\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~47COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~40_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\);

-- Location: LC_X23_Y7_N9
\U5|Div1|auto_generated|divider|divider|StageOut[218]~311\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[218]~311_combout\ = (\U3|frequency_r\(14) & (((\U5|Div1|auto_generated|divider|divider|StageOut[201]~90_combout\)))) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~20_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|StageOut[201]~90_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~20_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[201]~90_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[218]~311_combout\);

-- Location: LC_X23_Y7_N4
\U5|Div1|auto_generated|divider|divider|StageOut[217]~312\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[217]~312_combout\ = (\U3|frequency_r\(14) & (((\U5|Div1|auto_generated|divider|divider|StageOut[200]~97_combout\)))) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~25_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|StageOut[200]~97_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~25_combout\,
	datab => \U3|frequency_r\(14),
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[200]~97_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[217]~312_combout\);

-- Location: LC_X21_Y7_N1
\U5|Div1|auto_generated|divider|divider|StageOut[216]~313\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[216]~313_combout\ = (\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[199]~105_combout\)) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~30_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|StageOut[199]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[199]~105_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~30_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[216]~313_combout\);

-- Location: LC_X23_Y4_N6
\U5|Div1|auto_generated|divider|divider|StageOut[215]~314\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[215]~314_combout\ = (\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[198]~114_combout\)) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~35_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|StageOut[198]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[198]~114_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[215]~314_combout\);

-- Location: LC_X24_Y7_N0
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(8) $ (\U5|Div1|auto_generated|divider|divider|StageOut[215]~314_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[215]~314_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\)) # 
-- (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[215]~314_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37COUT1_110\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[215]~314_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\)) # (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[215]~314_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[215]~314_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37COUT1_110\);

-- Location: LC_X24_Y7_N1
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(9) $ (\U5|Div1|auto_generated|divider|divider|StageOut[216]~313_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37\) # (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ & \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37COUT1_110\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[216]~313_combout\))) # 
-- (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[216]~313_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32COUT1_112\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37COUT1_110\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[216]~313_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[216]~313_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[216]~313_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~37COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32COUT1_112\);

-- Location: LC_X24_Y7_N2
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(10) $ (\U5|Div1|auto_generated|divider|divider|StageOut[217]~312_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32\) # (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ & \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32COUT1_112\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[217]~312_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32\)) # 
-- (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[217]~312_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27COUT1_114\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[217]~312_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32COUT1_112\)) # (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[217]~312_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[217]~312_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~32COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27COUT1_114\);

-- Location: LC_X24_Y7_N3
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(11) $ (\U5|Div1|auto_generated|divider|divider|StageOut[218]~311_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ & \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27COUT1_114\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[218]~311_combout\))) # 
-- (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[218]~311_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22COUT1_116\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27COUT1_114\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[218]~311_combout\))) # (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[218]~311_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[218]~311_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~27COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22COUT1_116\);

-- Location: LC_X24_Y7_N4
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(12) $ (\U5|Div1|auto_generated|divider|divider|StageOut[219]~310_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22\) # (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\ & \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22COUT1_116\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(12) & (\U5|Div1|auto_generated|divider|divider|StageOut[219]~310_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22COUT1_116\)) # (!\U3|frequency_r\(12) & ((\U5|Div1|auto_generated|divider|divider|StageOut[219]~310_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22COUT1_116\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[219]~310_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~42\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~22COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~15_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\);

-- Location: LC_X23_Y7_N0
\U5|Div1|auto_generated|divider|divider|StageOut[221]~306\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[221]~306_combout\ = (\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[204]~74_combout\)) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~5_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|StageOut[204]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[204]~74_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~5_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[221]~306_combout\);

-- Location: LC_X23_Y7_N7
\U5|Div1|auto_generated|divider|divider|StageOut[220]~308\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[220]~308_combout\ = (\U3|frequency_r\(14) & (((\U5|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\)))) # (!\U3|frequency_r\(14) & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~10_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~10_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[203]~79_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[220]~308_combout\);

-- Location: LC_X24_Y7_N5
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(13) $ (\U5|Div1|auto_generated|divider|divider|StageOut[220]~308_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[220]~308_combout\))) # 
-- (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[220]~308_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12COUT1_118\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[220]~308_combout\))) # (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[220]~308_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(13),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[220]~308_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12COUT1_118\);

-- Location: LC_X24_Y7_N6
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~5_combout\ = \U3|frequency_r\(14) $ (\U5|Div1|auto_generated|divider|divider|StageOut[221]~306_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12\) # (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\ & \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12COUT1_118\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7\ = CARRY((\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[221]~306_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12\)) # 
-- (!\U3|frequency_r\(14) & ((\U5|Div1|auto_generated|divider|divider|StageOut[221]~306_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7COUT1_120\ = CARRY((\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[221]~306_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12COUT1_118\)) # (!\U3|frequency_r\(14) & ((\U5|Div1|auto_generated|divider|divider|StageOut[221]~306_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12COUT1_118\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[221]~306_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~12COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~5_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7COUT1_120\);

-- Location: LC_X24_Y7_N7
\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ = ((((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\ & \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\ & \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7COUT1_120\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~17\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~7COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\);

-- Location: LC_X25_Y6_N4
\U5|Div1|auto_generated|divider|divider|StageOut[224]~225\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[224]~225_combout\ = (((!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella\(0) & \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella\(0),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[224]~225_combout\);

-- Location: LC_X21_Y5_N0
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella\(0) = ((\U3|frequency_r\(0)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUT\ = CARRY(((\U3|frequency_r\(0))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUTCOUT1_130\ = CARRY(((\U3|frequency_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cccc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella\(0),
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUTCOUT1_130\);

-- Location: LC_X21_Y5_N1
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~87\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~87_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[0]~COUTCOUT1_130\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~87_combout\);

-- Location: LC_X24_Y6_N2
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82_cout0\ = CARRY(((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~87_combout\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82COUT1_104\ = CARRY(((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~80\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82COUT1_104\);

-- Location: LC_X24_Y6_N3
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~75\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~75_combout\ = \U3|frequency_r\(1) $ (\U5|Div1|auto_generated|divider|divider|StageOut[224]~225_combout\ $ 
-- ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82_cout0\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[224]~225_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut[224]~225_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77COUT1_106\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82COUT1_104\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[224]~225_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut[224]~225_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[224]~225_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~82COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~75_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77COUT1_106\);

-- Location: LC_X24_Y7_N9
\U5|Div1|auto_generated|divider|divider|StageOut[235]~106\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[235]~106_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~20_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[218]~311_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[218]~311_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[235]~106_combout\);

-- Location: LC_X24_Y6_N0
\U5|Div1|auto_generated|divider|divider|StageOut[230]~153\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[230]~153_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~45_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[213]~316_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[213]~316_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~45_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[230]~153_combout\);

-- Location: LC_X23_Y6_N5
\U5|Div1|auto_generated|divider|divider|StageOut[225]~213\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[225]~213_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~70_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (((\U3|frequency_r\(0)) # (\U5|Div1|auto_generated|divider|divider|selnose\(364)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aafc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~70_combout\,
	datab => \U3|frequency_r\(0),
	datac => \U5|Div1|auto_generated|divider|divider|selnose\(364),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[225]~213_combout\);

-- Location: LC_X24_Y6_N4
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~70\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~70_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[225]~213_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ = CARRY((\U3|frequency_r\(2) & (\U5|Div1|auto_generated|divider|divider|StageOut[225]~213_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77COUT1_106\)) # (!\U3|frequency_r\(2) & ((\U5|Div1|auto_generated|divider|divider|StageOut[225]~213_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[225]~213_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~77COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~70_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\);

-- Location: LC_X23_Y8_N6
\U5|Div1|auto_generated|divider|divider|StageOut[229]~164\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[229]~164_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~50_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[212]~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~50_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[212]~317_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[229]~164_combout\);

-- Location: LC_X23_Y6_N2
\U5|Div1|auto_generated|divider|divider|StageOut[228]~175\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[228]~175_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~55_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[211]~318_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[211]~318_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[228]~175_combout\);

-- Location: LC_X23_Y7_N2
\U5|Div1|auto_generated|divider|divider|StageOut[227]~188\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[227]~188_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~60_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (((\U5|Div1|auto_generated|divider|divider|StageOut[210]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~60_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[210]~319_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[227]~188_combout\);

-- Location: LC_X23_Y6_N7
\U5|Div1|auto_generated|divider|divider|StageOut[226]~201\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[226]~201_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~65_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[209]~187_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[209]~187_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~65_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[226]~201_combout\);

-- Location: LC_X24_Y6_N5
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~65_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[226]~201_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[226]~201_combout\))) # 
-- (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[226]~201_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67COUT1_108\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[226]~201_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[226]~201_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[226]~201_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~65_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67COUT1_108\);

-- Location: LC_X24_Y6_N6
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[227]~188_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67\) # (\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67COUT1_108\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[227]~188_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[227]~188_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62COUT1_110\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[227]~188_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67COUT1_108\)) # (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[227]~188_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67COUT1_108\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[227]~188_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~67COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~60_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62COUT1_110\);

-- Location: LC_X24_Y6_N7
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~55_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[228]~175_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62\) # (\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62COUT1_110\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[228]~175_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[228]~175_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57COUT1_112\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62COUT1_110\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[228]~175_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[228]~175_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[228]~175_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~62COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57COUT1_112\);

-- Location: LC_X24_Y6_N8
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[229]~164_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57\) # (\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57COUT1_112\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[229]~164_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57\)) # 
-- (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[229]~164_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52COUT1_114\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[229]~164_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57COUT1_112\)) # (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[229]~164_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[229]~164_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~57COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52COUT1_114\);

-- Location: LC_X24_Y6_N9
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(7) $ (\U5|Div1|auto_generated|divider|divider|StageOut[230]~153_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52\) # (\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52COUT1_114\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52COUT1_114\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[230]~153_combout\))) # (!\U3|frequency_r\(7) & (!\U5|Div1|auto_generated|divider|divider|StageOut[230]~153_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[230]~153_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~52COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~45_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\);

-- Location: LC_X24_Y7_N8
\U5|Div1|auto_generated|divider|divider|StageOut[234]~115\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[234]~115_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~25_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[217]~312_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[217]~312_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~25_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[234]~115_combout\);

-- Location: LC_X23_Y3_N9
\U5|Div1|auto_generated|divider|divider|StageOut[233]~124\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[233]~124_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~30_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[216]~313_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[216]~313_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[233]~124_combout\);

-- Location: LC_X23_Y4_N0
\U5|Div1|auto_generated|divider|divider|StageOut[232]~133\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[232]~133_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~35_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[215]~314_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[215]~314_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[232]~133_combout\);

-- Location: LC_X24_Y8_N1
\U5|Div1|auto_generated|divider|divider|StageOut[231]~143\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[231]~143_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~40_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[214]~315_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[214]~315_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~40_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[231]~143_combout\);

-- Location: LC_X24_Y5_N0
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(8) $ (\U5|Div1|auto_generated|divider|divider|StageOut[231]~143_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[231]~143_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\)) # 
-- (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[231]~143_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42COUT1_116\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[231]~143_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\)) # (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[231]~143_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[231]~143_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42COUT1_116\);

-- Location: LC_X24_Y5_N1
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(9) $ (\U5|Div1|auto_generated|divider|divider|StageOut[232]~133_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42\) # (\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42COUT1_116\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[232]~133_combout\))) # 
-- (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[232]~133_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37COUT1_118\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42COUT1_116\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[232]~133_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[232]~133_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42COUT1_116\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[232]~133_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~42COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37COUT1_118\);

-- Location: LC_X24_Y5_N2
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(10) $ (\U5|Div1|auto_generated|divider|divider|StageOut[233]~124_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37\) # (\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37COUT1_118\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[233]~124_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37\)) # 
-- (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[233]~124_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32COUT1_120\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[233]~124_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37COUT1_118\)) # (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[233]~124_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37COUT1_118\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[233]~124_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~37COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32COUT1_120\);

-- Location: LC_X24_Y5_N3
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(11) $ (\U5|Div1|auto_generated|divider|divider|StageOut[234]~115_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32\) # (\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32COUT1_120\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[234]~115_combout\))) # 
-- (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[234]~115_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27COUT1_122\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32COUT1_120\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[234]~115_combout\))) # (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[234]~115_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[234]~115_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~32COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27COUT1_122\);

-- Location: LC_X24_Y5_N4
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~20_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[235]~106_combout\ $ (\U3|frequency_r\(12) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27COUT1_122\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[235]~106_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27COUT1_122\) # 
-- (!\U3|frequency_r\(12)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[235]~106_combout\ & (!\U3|frequency_r\(12) & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27COUT1_122\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[235]~106_combout\,
	datab => \U3|frequency_r\(12),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~27COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~20_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\);

-- Location: LC_X24_Y5_N9
\U5|Div1|auto_generated|divider|divider|StageOut[238]~86\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[238]~86_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~5_combout\ & \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~5_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[238]~86_combout\);

-- Location: LC_X23_Y5_N9
\U5|Div1|auto_generated|divider|divider|StageOut[238]~85\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[238]~85_combout\ = (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|selnose\(364) & 
-- (\U5|Div1|auto_generated|divider|divider|StageOut[204]~74_combout\)) # (!\U5|Div1|auto_generated|divider|divider|selnose\(364) & ((\U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00b8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[204]~74_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|selnose\(364),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~5_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[238]~85_combout\);

-- Location: LC_X23_Y7_N8
\U5|Div1|auto_generated|divider|divider|StageOut[237]~91\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[237]~91_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~10_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[220]~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~10_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[220]~308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[237]~91_combout\);

-- Location: LC_X23_Y5_N4
\U5|Div1|auto_generated|divider|divider|StageOut[236]~98\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[236]~98_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~15_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[219]~310_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[219]~310_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[236]~98_combout\);

-- Location: LC_X24_Y5_N5
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(13) $ (\U5|Div1|auto_generated|divider|divider|StageOut[236]~98_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[236]~98_combout\))) # 
-- (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[236]~98_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17COUT1_124\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[236]~98_combout\))) # (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[236]~98_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(13),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[236]~98_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17COUT1_124\);

-- Location: LC_X24_Y5_N6
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(14) $ (\U5|Div1|auto_generated|divider|divider|StageOut[237]~91_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17COUT1_124\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[237]~91_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17\)) # 
-- (!\U3|frequency_r\(14) & ((\U5|Div1|auto_generated|divider|divider|StageOut[237]~91_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12COUT1_126\ = CARRY((\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[237]~91_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17COUT1_124\)) # (!\U3|frequency_r\(14) & ((\U5|Div1|auto_generated|divider|divider|StageOut[237]~91_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17COUT1_124\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[237]~91_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~17COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12COUT1_126\);

-- Location: LC_X24_Y5_N7
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7_cout0\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[238]~86_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[238]~85_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7COUT1_128\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[238]~86_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[238]~85_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12COUT1_126\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff01",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[238]~86_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[238]~85_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~12COUT1_126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~5\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7COUT1_128\);

-- Location: LC_X24_Y5_N8
\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7_cout0\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7COUT1_128\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~7COUT1_128\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\);

-- Location: LC_X25_Y4_N5
\U5|Div1|auto_generated|divider|divider|StageOut[241]~226\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[241]~226_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~75_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella\(0) & (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f044",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella\(0),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~75_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[241]~226_combout\);

-- Location: LC_X23_Y4_N9
\U5|Div1|auto_generated|divider|divider|StageOut[251]~116\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[251]~116_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~25_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[234]~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[234]~115_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[251]~116_combout\);

-- Location: LC_X24_Y4_N0
\U5|Div1|auto_generated|divider|divider|StageOut[246]~165\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[246]~165_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~50_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[229]~164_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[229]~164_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~50_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[246]~165_combout\);

-- Location: LC_X24_Y4_N1
\U5|Div1|auto_generated|divider|divider|StageOut[240]~237\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[240]~237_combout\ = (((!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella\(0) & \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella\(0),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[240]~237_combout\);

-- Location: LC_X23_Y5_N5
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella\(0) = (\U3|frequency_r\(0))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[0]~COUT\ = CARRY((\U3|frequency_r\(0)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[0]~COUTCOUT1_130\ = CARRY((\U3|frequency_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaaa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella\(0),
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[0]~COUTCOUT1_130\);

-- Location: LC_X23_Y5_N6
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~87\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~87_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[0]~COUTCOUT1_130\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~87_combout\);

-- Location: LC_X24_Y4_N2
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82_cout0\ = CARRY(((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~87_combout\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82COUT1_104\ = CARRY(((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~80\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82COUT1_104\);

-- Location: LC_X24_Y4_N3
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~75\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~75_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[240]~237_combout\ $ (\U3|frequency_r\(1) $ 
-- ((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[240]~237_combout\ & (\U3|frequency_r\(1) & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82_cout0\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[240]~237_combout\ & ((\U3|frequency_r\(1)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82_cout0\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77COUT1_106\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[240]~237_combout\ & (\U3|frequency_r\(1) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82COUT1_104\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[240]~237_combout\ & ((\U3|frequency_r\(1)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82COUT1_104\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[240]~237_combout\,
	datab => \U3|frequency_r\(1),
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~82COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~75_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77COUT1_106\);

-- Location: LC_X24_Y4_N4
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~70\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~70_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[241]~226_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\ = CARRY((\U3|frequency_r\(2) & (\U5|Div1|auto_generated|divider|divider|StageOut[241]~226_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77COUT1_106\)) # (!\U3|frequency_r\(2) & ((\U5|Div1|auto_generated|divider|divider|StageOut[241]~226_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[241]~226_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~77COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~70_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\);

-- Location: LC_X23_Y6_N0
\U5|Div1|auto_generated|divider|divider|StageOut[245]~176\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[245]~176_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~55_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[228]~175_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[228]~175_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~55_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[245]~176_combout\);

-- Location: LC_X23_Y7_N3
\U5|Div1|auto_generated|divider|divider|StageOut[244]~189\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[244]~189_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~60_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[227]~188_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[227]~188_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[244]~189_combout\);

-- Location: LC_X23_Y6_N8
\U5|Div1|auto_generated|divider|divider|StageOut[243]~202\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[243]~202_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~65_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[226]~201_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[226]~201_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~65_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[243]~202_combout\);

-- Location: LC_X23_Y6_N9
\U5|Div1|auto_generated|divider|divider|StageOut[242]~214\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[242]~214_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~70_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[225]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~70_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[225]~213_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[242]~214_combout\);

-- Location: LC_X24_Y4_N5
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~65_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[242]~214_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[242]~214_combout\))) # 
-- (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[242]~214_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67COUT1_108\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[242]~214_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[242]~214_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[242]~214_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~65_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67COUT1_108\);

-- Location: LC_X24_Y4_N6
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[243]~202_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67\) # (\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67COUT1_108\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[243]~202_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[243]~202_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62COUT1_110\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[243]~202_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67COUT1_108\)) # (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[243]~202_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67COUT1_108\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[243]~202_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~67COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~60_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62COUT1_110\);

-- Location: LC_X24_Y4_N7
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~55_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[244]~189_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62\) # (\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62COUT1_110\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[244]~189_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[244]~189_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57COUT1_112\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62COUT1_110\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[244]~189_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[244]~189_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[244]~189_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~62COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57COUT1_112\);

-- Location: LC_X24_Y4_N8
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[245]~176_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57\) # (\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57COUT1_112\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[245]~176_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57\)) # 
-- (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[245]~176_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52COUT1_114\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[245]~176_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57COUT1_112\)) # (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[245]~176_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[245]~176_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~57COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52COUT1_114\);

-- Location: LC_X24_Y4_N9
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(7) $ (\U5|Div1|auto_generated|divider|divider|StageOut[246]~165_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52\) # (\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52COUT1_114\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52COUT1_114\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[246]~165_combout\))) # (!\U3|frequency_r\(7) & (!\U5|Div1|auto_generated|divider|divider|StageOut[246]~165_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[246]~165_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~52COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~45_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\);

-- Location: LC_X23_Y3_N7
\U5|Div1|auto_generated|divider|divider|StageOut[250]~125\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[250]~125_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~30_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[233]~124_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[233]~124_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~30_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[250]~125_combout\);

-- Location: LC_X23_Y4_N1
\U5|Div1|auto_generated|divider|divider|StageOut[249]~134\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[249]~134_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~35_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[232]~133_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[232]~133_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[249]~134_combout\);

-- Location: LC_X23_Y3_N2
\U5|Div1|auto_generated|divider|divider|StageOut[248]~144\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[248]~144_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~40_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[231]~143_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[231]~143_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~40_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[248]~144_combout\);

-- Location: LC_X24_Y6_N1
\U5|Div1|auto_generated|divider|divider|StageOut[247]~154\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[247]~154_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~45_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[230]~153_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[230]~153_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~45_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[247]~154_combout\);

-- Location: LC_X24_Y3_N0
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(8) $ (\U5|Div1|auto_generated|divider|divider|StageOut[247]~154_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[247]~154_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\)) # 
-- (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[247]~154_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42COUT1_116\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[247]~154_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\)) # (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[247]~154_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[247]~154_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42COUT1_116\);

-- Location: LC_X24_Y3_N1
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(9) $ (\U5|Div1|auto_generated|divider|divider|StageOut[248]~144_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42\) # (\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42COUT1_116\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[248]~144_combout\))) # 
-- (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[248]~144_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37COUT1_118\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42COUT1_116\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[248]~144_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[248]~144_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42COUT1_116\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[248]~144_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~42COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37COUT1_118\);

-- Location: LC_X24_Y3_N2
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(10) $ (\U5|Div1|auto_generated|divider|divider|StageOut[249]~134_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37\) # (\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37COUT1_118\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[249]~134_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37\)) # 
-- (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[249]~134_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32COUT1_120\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[249]~134_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37COUT1_118\)) # (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[249]~134_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37COUT1_118\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[249]~134_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~37COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32COUT1_120\);

-- Location: LC_X24_Y3_N3
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(11) $ (\U5|Div1|auto_generated|divider|divider|StageOut[250]~125_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32\) # (\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32COUT1_120\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[250]~125_combout\))) # 
-- (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[250]~125_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27COUT1_122\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32COUT1_120\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[250]~125_combout\))) # (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[250]~125_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[250]~125_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~32COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27COUT1_122\);

-- Location: LC_X24_Y3_N4
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(12) $ (\U5|Div1|auto_generated|divider|divider|StageOut[251]~116_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27COUT1_122\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(12) & (\U5|Div1|auto_generated|divider|divider|StageOut[251]~116_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27COUT1_122\)) # (!\U3|frequency_r\(12) & ((\U5|Div1|auto_generated|divider|divider|StageOut[251]~116_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27COUT1_122\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[251]~116_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~27COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~20_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\);

-- Location: LC_X24_Y3_N9
\U5|Div1|auto_generated|divider|divider|StageOut[254]~93\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[254]~93_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[254]~93_combout\);

-- Location: LC_X23_Y3_N5
\U5|Div1|auto_generated|divider|divider|StageOut[254]~92\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[254]~92_combout\ = (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~10_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[220]~308_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~10_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[220]~308_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[254]~92_combout\);

-- Location: LC_X23_Y5_N2
\U5|Div1|auto_generated|divider|divider|StageOut[253]~99\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[253]~99_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~15_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[236]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[236]~98_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[253]~99_combout\);

-- Location: LC_X23_Y5_N7
\U5|Div1|auto_generated|divider|divider|StageOut[252]~107\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[252]~107_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~20_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[235]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~20_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[235]~106_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[252]~107_combout\);

-- Location: LC_X24_Y3_N5
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(13) $ (\U5|Div1|auto_generated|divider|divider|StageOut[252]~107_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[252]~107_combout\))) # 
-- (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[252]~107_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17COUT1_124\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[252]~107_combout\))) # (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[252]~107_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(13),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[252]~107_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17COUT1_124\);

-- Location: LC_X24_Y3_N6
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~10_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[253]~99_combout\ $ (\U3|frequency_r\(14) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17COUT1_124\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[253]~99_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17\) # (!\U3|frequency_r\(14)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[253]~99_combout\ & (!\U3|frequency_r\(14) & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12COUT1_126\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[253]~99_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17COUT1_124\) # 
-- (!\U3|frequency_r\(14)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[253]~99_combout\ & (!\U3|frequency_r\(14) & !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17COUT1_124\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[253]~99_combout\,
	datab => \U3|frequency_r\(14),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~17COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12COUT1_126\);

-- Location: LC_X24_Y3_N7
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7_cout0\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[254]~93_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[254]~92_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7COUT1_128\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[254]~93_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[254]~92_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12COUT1_126\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff01",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[254]~93_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[254]~92_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~12COUT1_126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~5\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7COUT1_128\);

-- Location: LC_X24_Y3_N8
\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7_cout0\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7COUT1_128\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~7COUT1_128\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\);

-- Location: LC_X25_Y4_N3
\U5|Div1|auto_generated|divider|divider|StageOut[258]~227\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[258]~227_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~70_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[241]~226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[241]~226_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[258]~227_combout\);

-- Location: LC_X21_Y5_N9
\U5|Div1|auto_generated|divider|divider|StageOut[257]~238\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[257]~238_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & (((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~75_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f022",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella\(0),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~75_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[257]~238_combout\);

-- Location: LC_X22_Y5_N0
\U5|Div1|auto_generated|divider|divider|StageOut[256]~248\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[256]~248_combout\ = (((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella\(0) & \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella\(0),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[256]~248_combout\);

-- Location: LC_X21_Y5_N2
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella\(0) = ((\U3|frequency_r\(0)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[0]~COUT\ = CARRY(((\U3|frequency_r\(0))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[0]~COUTCOUT1_130\ = CARRY(((\U3|frequency_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cccc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella\(0),
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[0]~COUTCOUT1_130\);

-- Location: LC_X21_Y5_N3
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~87\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~87_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[0]~COUTCOUT1_130\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~87_combout\);

-- Location: LC_X22_Y5_N2
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~82\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~82_cout0\ = CARRY((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~87_combout\))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~82COUT1_104\ = CARRY((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~80\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~82_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~82COUT1_104\);

-- Location: LC_X22_Y5_N3
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~75\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~75_combout\ = \U3|frequency_r\(1) $ (\U5|Div1|auto_generated|divider|divider|StageOut[256]~248_combout\ $ 
-- ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~77\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~82_cout0\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[256]~248_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut[256]~248_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~77COUT1_106\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~82COUT1_104\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[256]~248_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut[256]~248_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~82COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[256]~248_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~82_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~82COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~75_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~77\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~77COUT1_106\);

-- Location: LC_X22_Y5_N4
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~70\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~70_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[257]~238_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~77\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\ = CARRY((\U3|frequency_r\(2) & (\U5|Div1|auto_generated|divider|divider|StageOut[257]~238_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~77COUT1_106\)) # (!\U3|frequency_r\(2) & ((\U5|Div1|auto_generated|divider|divider|StageOut[257]~238_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~77COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[257]~238_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~77\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~77COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~70_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\);

-- Location: LC_X22_Y5_N5
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~65_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[258]~227_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~67\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[258]~227_combout\))) # 
-- (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[258]~227_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~67COUT1_108\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[258]~227_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[258]~227_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[258]~227_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~65_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~67\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~67COUT1_108\);

-- Location: LC_X23_Y3_N4
\U5|Div1|auto_generated|divider|divider|StageOut[267]~126\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[267]~126_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~25_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[250]~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[250]~125_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~25_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[267]~126_combout\);

-- Location: LC_X23_Y5_N0
\U5|Div1|auto_generated|divider|divider|StageOut[262]~177\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[262]~177_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~50_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[245]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~50_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[245]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[262]~177_combout\);

-- Location: LC_X23_Y5_N3
\U5|Div1|auto_generated|divider|divider|StageOut[261]~190\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[261]~190_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~55_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[244]~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[244]~189_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[261]~190_combout\);

-- Location: LC_X23_Y6_N1
\U5|Div1|auto_generated|divider|divider|StageOut[260]~203\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[260]~203_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~60_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[243]~202_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[243]~202_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~60_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[260]~203_combout\);

-- Location: LC_X23_Y6_N6
\U5|Div1|auto_generated|divider|divider|StageOut[259]~215\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[259]~215_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~65_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[242]~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~65_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[242]~214_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[259]~215_combout\);

-- Location: LC_X22_Y5_N6
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[259]~215_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~67\) # (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~67COUT1_108\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~62\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[259]~215_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~67\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[259]~215_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~67\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~62COUT1_110\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[259]~215_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~67COUT1_108\)) # (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[259]~215_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~67COUT1_108\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[259]~215_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~67\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~67COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~60_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~62\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~62COUT1_110\);

-- Location: LC_X22_Y5_N7
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~55_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[260]~203_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~62\) # (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~62COUT1_110\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~57\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~62\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[260]~203_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[260]~203_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~62\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~57COUT1_112\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~62COUT1_110\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[260]~203_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[260]~203_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~62COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[260]~203_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~62\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~62COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~57\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~57COUT1_112\);

-- Location: LC_X22_Y5_N8
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~50_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[261]~190_combout\ $ (\U3|frequency_r\(6) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~57\) # (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~57COUT1_112\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~52\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[261]~190_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~57\) # (!\U3|frequency_r\(6)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[261]~190_combout\ & (!\U3|frequency_r\(6) & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~57\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~52COUT1_114\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[261]~190_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~57COUT1_112\) # 
-- (!\U3|frequency_r\(6)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[261]~190_combout\ & (!\U3|frequency_r\(6) & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~57COUT1_112\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[261]~190_combout\,
	datab => \U3|frequency_r\(6),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~57\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~57COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~52\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~52COUT1_114\);

-- Location: LC_X22_Y5_N9
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(7) $ (\U5|Div1|auto_generated|divider|divider|StageOut[262]~177_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~52\) # (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~52COUT1_114\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~52COUT1_114\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[262]~177_combout\))) # (!\U3|frequency_r\(7) & (!\U5|Div1|auto_generated|divider|divider|StageOut[262]~177_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~52COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[262]~177_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~52\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~52COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~45_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\);

-- Location: LC_X23_Y4_N5
\U5|Div1|auto_generated|divider|divider|StageOut[266]~135\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[266]~135_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~30_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[249]~134_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[249]~134_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~30_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[266]~135_combout\);

-- Location: LC_X23_Y3_N3
\U5|Div1|auto_generated|divider|divider|StageOut[265]~145\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[265]~145_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~35_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[248]~144_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[248]~144_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~35_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[265]~145_combout\);

-- Location: LC_X16_Y4_N7
\U5|Div1|auto_generated|divider|divider|StageOut[264]~155\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[264]~155_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~40_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[247]~154_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[247]~154_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[264]~155_combout\);

-- Location: LC_X23_Y4_N8
\U5|Div1|auto_generated|divider|divider|StageOut[263]~166\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[263]~166_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~45_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[246]~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[246]~165_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~45_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[263]~166_combout\);

-- Location: LC_X22_Y4_N0
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~40_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[263]~166_combout\ $ (\U3|frequency_r\(8) $ ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~42\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[263]~166_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\) # (!\U3|frequency_r\(8)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[263]~166_combout\ & (!\U3|frequency_r\(8) & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~42COUT1_116\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[263]~166_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\) # 
-- (!\U3|frequency_r\(8)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[263]~166_combout\ & (!\U3|frequency_r\(8) & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[263]~166_combout\,
	datab => \U3|frequency_r\(8),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~42\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~42COUT1_116\);

-- Location: LC_X22_Y4_N1
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(9) $ (\U5|Div1|auto_generated|divider|divider|StageOut[264]~155_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~42\) # (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~42COUT1_116\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~42\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[264]~155_combout\))) # 
-- (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[264]~155_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~37COUT1_118\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~42COUT1_116\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[264]~155_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[264]~155_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~42COUT1_116\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[264]~155_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~42\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~42COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~37COUT1_118\);

-- Location: LC_X22_Y4_N2
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~30_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[265]~145_combout\ $ (\U3|frequency_r\(10) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~37\) # (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~37COUT1_118\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~32\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[265]~145_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~37\) # (!\U3|frequency_r\(10)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[265]~145_combout\ & (!\U3|frequency_r\(10) & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~37\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~32COUT1_120\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[265]~145_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~37COUT1_118\) # 
-- (!\U3|frequency_r\(10)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[265]~145_combout\ & (!\U3|frequency_r\(10) & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~37COUT1_118\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[265]~145_combout\,
	datab => \U3|frequency_r\(10),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~37COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~32COUT1_120\);

-- Location: LC_X22_Y4_N3
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(11) $ (\U5|Div1|auto_generated|divider|divider|StageOut[266]~135_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~32\) # (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~32COUT1_120\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~32\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[266]~135_combout\))) # 
-- (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[266]~135_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~27COUT1_122\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~32COUT1_120\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[266]~135_combout\))) # (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[266]~135_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~32COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[266]~135_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~32COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~27COUT1_122\);

-- Location: LC_X22_Y4_N4
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(12) $ (\U5|Div1|auto_generated|divider|divider|StageOut[267]~126_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~27COUT1_122\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(12) & (\U5|Div1|auto_generated|divider|divider|StageOut[267]~126_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~27COUT1_122\)) # (!\U3|frequency_r\(12) & ((\U5|Div1|auto_generated|divider|divider|StageOut[267]~126_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~27COUT1_122\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[267]~126_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~27COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~20_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~22\);

-- Location: LC_X23_Y4_N2
\U5|Div1|auto_generated|divider|divider|StageOut[270]~101\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[270]~101_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~10_combout\ & \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~10_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[270]~101_combout\);

-- Location: LC_X23_Y5_N8
\U5|Div1|auto_generated|divider|divider|StageOut[270]~100\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[270]~100_combout\ = (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~15_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[236]~98_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0d08",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~15_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[236]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[270]~100_combout\);

-- Location: LC_X23_Y4_N3
\U5|Div1|auto_generated|divider|divider|StageOut[269]~108\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[269]~108_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~15_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[252]~107_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[252]~107_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[269]~108_combout\);

-- Location: LC_X23_Y4_N4
\U5|Div1|auto_generated|divider|divider|StageOut[268]~117\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[268]~117_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~20_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[251]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~20_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[251]~116_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[268]~117_combout\);

-- Location: LC_X22_Y4_N5
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(13) $ (\U5|Div1|auto_generated|divider|divider|StageOut[268]~117_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~22\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[268]~117_combout\))) # 
-- (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[268]~117_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~17COUT1_124\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~22\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[268]~117_combout\))) # (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[268]~117_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(13),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[268]~117_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~17COUT1_124\);

-- Location: LC_X22_Y4_N6
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~10_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[269]~108_combout\ $ (\U3|frequency_r\(14) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~22\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~17COUT1_124\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~12\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[269]~108_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~17\) # (!\U3|frequency_r\(14)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[269]~108_combout\ & (!\U3|frequency_r\(14) & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~17\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~12COUT1_126\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[269]~108_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~17COUT1_124\) # 
-- (!\U3|frequency_r\(14)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[269]~108_combout\ & (!\U3|frequency_r\(14) & !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~17COUT1_124\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[269]~108_combout\,
	datab => \U3|frequency_r\(14),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~17COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~12COUT1_126\);

-- Location: LC_X22_Y4_N7
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~7\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~7_cout0\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[270]~101_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[270]~100_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~7COUT1_128\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[270]~101_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[270]~100_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~12COUT1_126\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff01",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[270]~101_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[270]~100_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~12COUT1_126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~5\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~7_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~7COUT1_128\);

-- Location: LC_X22_Y4_N8
\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~7_cout0\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~7COUT1_128\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~7_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~7COUT1_128\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\);

-- Location: LC_X25_Y4_N8
\U5|Div1|auto_generated|divider|divider|StageOut[275]~228\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[275]~228_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~65_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[258]~227_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[258]~227_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~65_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[275]~228_combout\);

-- Location: LC_X21_Y5_N4
\U5|Div1|auto_generated|divider|divider|StageOut[274]~239\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[274]~239_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~70_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[257]~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~70_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[257]~238_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[274]~239_combout\);

-- Location: LC_X21_Y5_N5
\U5|Div1|auto_generated|divider|divider|StageOut[273]~249\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[273]~249_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~75_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & (((!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella\(0) & \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~75_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella\(0),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[273]~249_combout\);

-- Location: LC_X23_Y4_N7
\U5|Div1|auto_generated|divider|divider|StageOut[272]~258\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[272]~258_combout\ = ((!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella\(0) & (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella\(0),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[272]~258_combout\);

-- Location: LC_X21_Y4_N2
\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~75\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~75_combout\ = \U3|frequency_r\(1) $ ((\U5|Div1|auto_generated|divider|divider|StageOut[272]~258_combout\))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~77\ = CARRY(((\U5|Div1|auto_generated|divider|divider|StageOut[272]~258_combout\)) # (!\U3|frequency_r\(1)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~77COUT1_94\ = CARRY(((\U5|Div1|auto_generated|divider|divider|StageOut[272]~258_combout\)) # (!\U3|frequency_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "66dd",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[272]~258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~75_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~77\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~77COUT1_94\);

-- Location: LC_X21_Y4_N3
\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~70\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~70_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[273]~249_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~77\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~72\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~77\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[273]~249_combout\))) # 
-- (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[273]~249_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~77\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~72COUT1_96\ = CARRY((\U3|frequency_r\(2) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~77COUT1_94\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[273]~249_combout\))) # (!\U3|frequency_r\(2) & (!\U5|Div1|auto_generated|divider|divider|StageOut[273]~249_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~77COUT1_94\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[273]~249_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~77\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~77COUT1_94\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~70_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~72\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~72COUT1_96\);

-- Location: LC_X21_Y4_N4
\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~65_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[274]~239_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\ = CARRY((\U3|frequency_r\(3) & (\U5|Div1|auto_generated|divider|divider|StageOut[274]~239_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~72COUT1_96\)) 
-- # (!\U3|frequency_r\(3) & ((\U5|Div1|auto_generated|divider|divider|StageOut[274]~239_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~72COUT1_96\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[274]~239_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~72\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~72COUT1_96\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~65_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\);

-- Location: LC_X21_Y4_N5
\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[275]~228_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~62\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[275]~228_combout\))) # 
-- (!\U3|frequency_r\(4) & (!\U5|Div1|auto_generated|divider|divider|StageOut[275]~228_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~62COUT1_98\ = CARRY((\U3|frequency_r\(4) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[275]~228_combout\))) # (!\U3|frequency_r\(4) & (!\U5|Div1|auto_generated|divider|divider|StageOut[275]~228_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[275]~228_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~60_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~62\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~62COUT1_98\);

-- Location: LC_X22_Y3_N1
\U5|Div1|auto_generated|divider|divider|StageOut[284]~127\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[284]~127_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~20_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[267]~126_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[267]~126_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[284]~127_combout\);

-- Location: LC_X22_Y5_N1
\U5|Div1|auto_generated|divider|divider|StageOut[279]~178\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[279]~178_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~45_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[262]~177_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[262]~177_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~45_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[279]~178_combout\);

-- Location: LC_X21_Y4_N0
\U5|Div1|auto_generated|divider|divider|StageOut[278]~191\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[278]~191_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~50_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[261]~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~50_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[261]~190_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[278]~191_combout\);

-- Location: LC_X22_Y6_N3
\U5|Div1|auto_generated|divider|divider|StageOut[277]~204\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[277]~204_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~55_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[260]~203_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[260]~203_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~55_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[277]~204_combout\);

-- Location: LC_X22_Y6_N2
\U5|Div1|auto_generated|divider|divider|StageOut[276]~216\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[276]~216_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~60_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[259]~215_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[259]~215_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~60_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[276]~216_combout\);

-- Location: LC_X21_Y4_N6
\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~55_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[276]~216_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~62\) # (\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\ & \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~62COUT1_98\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~57\ = CARRY((\U3|frequency_r\(5) & (\U5|Div1|auto_generated|divider|divider|StageOut[276]~216_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~62\)) # 
-- (!\U3|frequency_r\(5) & ((\U5|Div1|auto_generated|divider|divider|StageOut[276]~216_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~62\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~57COUT1_100\ = CARRY((\U3|frequency_r\(5) & (\U5|Div1|auto_generated|divider|divider|StageOut[276]~216_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~62COUT1_98\)) # (!\U3|frequency_r\(5) & ((\U5|Div1|auto_generated|divider|divider|StageOut[276]~216_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~62COUT1_98\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[276]~216_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~62\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~62COUT1_98\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~57\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~57COUT1_100\);

-- Location: LC_X21_Y4_N7
\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[277]~204_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~57\) # (\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\ & \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~57COUT1_100\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~57\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[277]~204_combout\))) # 
-- (!\U3|frequency_r\(6) & (!\U5|Div1|auto_generated|divider|divider|StageOut[277]~204_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~57\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~52COUT1_102\ = CARRY((\U3|frequency_r\(6) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~57COUT1_100\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[277]~204_combout\))) # (!\U3|frequency_r\(6) & (!\U5|Div1|auto_generated|divider|divider|StageOut[277]~204_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~57COUT1_100\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[277]~204_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~57\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~57COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~52\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~52COUT1_102\);

-- Location: LC_X21_Y4_N8
\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(7) $ (\U5|Div1|auto_generated|divider|divider|StageOut[278]~191_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~52\) # (\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\ & \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~52COUT1_102\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(7) & (\U5|Div1|auto_generated|divider|divider|StageOut[278]~191_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~52\)) # 
-- (!\U3|frequency_r\(7) & ((\U5|Div1|auto_generated|divider|divider|StageOut[278]~191_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~52\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~47COUT1_104\ = CARRY((\U3|frequency_r\(7) & (\U5|Div1|auto_generated|divider|divider|StageOut[278]~191_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~52COUT1_102\)) # (!\U3|frequency_r\(7) & ((\U5|Div1|auto_generated|divider|divider|StageOut[278]~191_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~52COUT1_102\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[278]~191_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~52\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~52COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~45_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~47\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~47COUT1_104\);

-- Location: LC_X21_Y4_N9
\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~40_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[279]~178_combout\ $ (\U3|frequency_r\(8) $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~47\) # (\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\ & \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~47COUT1_104\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[279]~178_combout\ & (\U3|frequency_r\(8) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~47COUT1_104\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[279]~178_combout\ & ((\U3|frequency_r\(8)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~47COUT1_104\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[279]~178_combout\,
	datab => \U3|frequency_r\(8),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~67\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~47\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~47COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~40_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\);

-- Location: LC_X22_Y4_N9
\U5|Div1|auto_generated|divider|divider|StageOut[283]~136\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[283]~136_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~25_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[266]~135_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[266]~135_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[283]~136_combout\);

-- Location: LC_X22_Y3_N5
\U5|Div1|auto_generated|divider|divider|StageOut[282]~146\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[282]~146_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~30_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[265]~145_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[265]~145_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~30_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[282]~146_combout\);

-- Location: LC_X16_Y4_N8
\U5|Div1|auto_generated|divider|divider|StageOut[281]~156\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[281]~156_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~35_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[264]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~35_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[264]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[281]~156_combout\);

-- Location: LC_X22_Y3_N2
\U5|Div1|auto_generated|divider|divider|StageOut[280]~167\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[280]~167_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~40_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[263]~166_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[263]~166_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~40_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[280]~167_combout\);

-- Location: LC_X21_Y3_N0
\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~35_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[280]~167_combout\ $ (\U3|frequency_r\(9) $ ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~37\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[280]~167_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\) # (!\U3|frequency_r\(9)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[280]~167_combout\ & (!\U3|frequency_r\(9) & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~37COUT1_106\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[280]~167_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\) # 
-- (!\U3|frequency_r\(9)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[280]~167_combout\ & (!\U3|frequency_r\(9) & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[280]~167_combout\,
	datab => \U3|frequency_r\(9),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~37COUT1_106\);

-- Location: LC_X21_Y3_N1
\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(10) $ (\U5|Div1|auto_generated|divider|divider|StageOut[281]~156_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~37\) # (\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\ & \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~37COUT1_106\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(10) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~37\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[281]~156_combout\))) # 
-- (!\U3|frequency_r\(10) & (!\U5|Div1|auto_generated|divider|divider|StageOut[281]~156_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~37\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~32COUT1_108\ = CARRY((\U3|frequency_r\(10) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~37COUT1_106\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[281]~156_combout\))) # (!\U3|frequency_r\(10) & (!\U5|Div1|auto_generated|divider|divider|StageOut[281]~156_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~37COUT1_106\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[281]~156_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~37COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~32COUT1_108\);

-- Location: LC_X21_Y3_N2
\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(11) $ (\U5|Div1|auto_generated|divider|divider|StageOut[282]~146_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~32\) # (\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\ & \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~32COUT1_108\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(11) & (\U5|Div1|auto_generated|divider|divider|StageOut[282]~146_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~32\)) # 
-- (!\U3|frequency_r\(11) & ((\U5|Div1|auto_generated|divider|divider|StageOut[282]~146_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~32\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~27COUT1_110\ = CARRY((\U3|frequency_r\(11) & (\U5|Div1|auto_generated|divider|divider|StageOut[282]~146_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~32COUT1_108\)) # (!\U3|frequency_r\(11) & ((\U5|Div1|auto_generated|divider|divider|StageOut[282]~146_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~32COUT1_108\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[282]~146_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~32COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~27COUT1_110\);

-- Location: LC_X21_Y3_N3
\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(12) $ (\U5|Div1|auto_generated|divider|divider|StageOut[283]~136_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\ & \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~27COUT1_110\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(12) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~27\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[283]~136_combout\))) # 
-- (!\U3|frequency_r\(12) & (!\U5|Div1|auto_generated|divider|divider|StageOut[283]~136_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~27\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~22COUT1_112\ = CARRY((\U3|frequency_r\(12) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~27COUT1_110\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[283]~136_combout\))) # (!\U3|frequency_r\(12) & (!\U5|Div1|auto_generated|divider|divider|StageOut[283]~136_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~27COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[283]~136_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~27COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~20_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~22\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~22COUT1_112\);

-- Location: LC_X21_Y3_N4
\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~15_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[284]~127_combout\ $ (\U3|frequency_r\(13) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~22\) # (\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\ & \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~22COUT1_112\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~17\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[284]~127_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~22COUT1_112\) # 
-- (!\U3|frequency_r\(13)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[284]~127_combout\ & (!\U3|frequency_r\(13) & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~22COUT1_112\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[284]~127_combout\,
	datab => \U3|frequency_r\(13),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~42\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~22\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~22COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~15_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~17\);

-- Location: LC_X22_Y3_N6
\U5|Div1|auto_generated|divider|divider|StageOut[286]~110\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[286]~110_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[286]~110_combout\);

-- Location: LC_X22_Y3_N9
\U5|Div1|auto_generated|divider|divider|StageOut[286]~109\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[286]~109_combout\ = (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~15_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[252]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[252]~107_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[286]~109_combout\);

-- Location: LC_X22_Y3_N4
\U5|Div1|auto_generated|divider|divider|StageOut[285]~118\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[285]~118_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~15_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[268]~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[268]~117_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[285]~118_combout\);

-- Location: LC_X21_Y3_N5
\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(14) $ (\U5|Div1|auto_generated|divider|divider|StageOut[285]~118_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~17\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(14) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~17\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[285]~118_combout\))) # 
-- (!\U3|frequency_r\(14) & (!\U5|Div1|auto_generated|divider|divider|StageOut[285]~118_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~17\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~12COUT1_114\ = CARRY((\U3|frequency_r\(14) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~17\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[285]~118_combout\))) # (!\U3|frequency_r\(14) & (!\U5|Div1|auto_generated|divider|divider|StageOut[285]~118_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~17\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[285]~118_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~12COUT1_114\);

-- Location: LC_X21_Y3_N6
\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~7\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~7_cout0\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[286]~110_combout\) # ((\U5|Div1|auto_generated|divider|divider|StageOut[286]~109_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~7COUT1_116\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[286]~110_combout\) # ((\U5|Div1|auto_generated|divider|divider|StageOut[286]~109_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~12COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ffef",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[286]~110_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[286]~109_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~17\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~12COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~5\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~7_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~7COUT1_116\);

-- Location: LC_X21_Y3_N7
\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ = ((((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~17\ & \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~7_cout0\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~17\ & \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~7COUT1_116\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~17\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~7_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~7COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\);

-- Location: LC_X25_Y4_N9
\U5|Div1|auto_generated|divider|divider|StageOut[292]~229\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[292]~229_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~60_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[275]~228_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[275]~228_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~60_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[292]~229_combout\);

-- Location: LC_X16_Y7_N3
\U5|Div1|auto_generated|divider|divider|StageOut[289]~259\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[289]~259_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & (((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~75_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f022",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella\(0),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~75_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[289]~259_combout\);

-- Location: LC_X25_Y4_N4
\U5|Div1|auto_generated|divider|divider|StageOut[288]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut\(288) = ((\U3|frequency_r\(0)) # ((!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(0),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut\(288));

-- Location: LC_X20_Y5_N2
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella\(0) = ((\U3|frequency_r\(0)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[0]~COUT\ = CARRY(((\U3|frequency_r\(0))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[0]~COUTCOUT1_130\ = CARRY(((\U3|frequency_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cccc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella\(0),
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[0]~COUTCOUT1_130\);

-- Location: LC_X20_Y5_N3
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~87\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~87_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[0]~COUTCOUT1_130\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~87_combout\);

-- Location: LC_X20_Y4_N2
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~82\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~82_cout0\ = CARRY(((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~87_combout\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~82COUT1_104\ = CARRY(((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~80\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~82_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~82COUT1_104\);

-- Location: LC_X20_Y4_N3
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~75\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~75_combout\ = \U3|frequency_r\(1) $ (\U5|Div1|auto_generated|divider|divider|StageOut\(288) $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~77\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~82_cout0\) # (!\U5|Div1|auto_generated|divider|divider|StageOut\(288)))) # 
-- (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut\(288) & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~77COUT1_106\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~82COUT1_104\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut\(288)))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut\(288) & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~82COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut\(288),
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~82_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~82COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~75_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~77\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~77COUT1_106\);

-- Location: LC_X20_Y4_N4
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~70\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~70_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[289]~259_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~77\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\ = CARRY((\U3|frequency_r\(2) & (\U5|Div1|auto_generated|divider|divider|StageOut[289]~259_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~77COUT1_106\)) # (!\U3|frequency_r\(2) & ((\U5|Div1|auto_generated|divider|divider|StageOut[289]~259_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~77COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[289]~259_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~77\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~77COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~70_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\);

-- Location: LC_X20_Y5_N7
\U5|Div1|auto_generated|divider|divider|StageOut[291]~240\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[291]~240_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~65_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[274]~239_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[274]~239_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~65_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[291]~240_combout\);

-- Location: LC_X20_Y5_N4
\U5|Div1|auto_generated|divider|divider|StageOut[290]~250\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[290]~250_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~70_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[273]~249_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[273]~249_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~70_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[290]~250_combout\);

-- Location: LC_X20_Y4_N5
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~65_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[290]~250_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~67\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[290]~250_combout\))) # 
-- (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[290]~250_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~67COUT1_108\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[290]~250_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[290]~250_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[290]~250_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~65_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~67\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~67COUT1_108\);

-- Location: LC_X20_Y4_N6
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[291]~240_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~67\) # (\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~67COUT1_108\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~62\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[291]~240_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~67\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[291]~240_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~67\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~62COUT1_110\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[291]~240_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~67COUT1_108\)) # (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[291]~240_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~67COUT1_108\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[291]~240_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~67\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~67COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~60_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~62\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~62COUT1_110\);

-- Location: LC_X20_Y4_N7
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~55_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[292]~229_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~62\) # (\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~62COUT1_110\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~57\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~62\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[292]~229_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[292]~229_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~62\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~57COUT1_112\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~62COUT1_110\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[292]~229_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[292]~229_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~62COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[292]~229_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~62\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~62COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~57\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~57COUT1_112\);

-- Location: LC_X19_Y3_N7
\U5|Div1|auto_generated|divider|divider|StageOut[299]~147\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[299]~147_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~25_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[282]~146_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[282]~146_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[299]~147_combout\);

-- Location: LC_X20_Y4_N0
\U5|Div1|auto_generated|divider|divider|StageOut[294]~205\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[294]~205_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~50_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[277]~204_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[277]~204_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~50_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[294]~205_combout\);

-- Location: LC_X21_Y6_N8
\U5|Div1|auto_generated|divider|divider|StageOut[293]~217\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[293]~217_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~55_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[276]~216_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[276]~216_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~55_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[293]~217_combout\);

-- Location: LC_X20_Y4_N8
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[293]~217_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~57\) # (\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~57COUT1_112\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[293]~217_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~57\)) # 
-- (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[293]~217_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~57\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~52COUT1_114\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[293]~217_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~57COUT1_112\)) # (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[293]~217_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~57COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[293]~217_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~57\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~57COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~52\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~52COUT1_114\);

-- Location: LC_X20_Y4_N9
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(7) $ (\U5|Div1|auto_generated|divider|divider|StageOut[294]~205_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~52\) # (\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~52COUT1_114\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~52COUT1_114\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[294]~205_combout\))) # (!\U3|frequency_r\(7) & (!\U5|Div1|auto_generated|divider|divider|StageOut[294]~205_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~52COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[294]~205_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~52\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~52COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~45_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\);

-- Location: LC_X16_Y4_N4
\U5|Div1|auto_generated|divider|divider|StageOut[298]~157\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[298]~157_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~30_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[281]~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[281]~156_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~30_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[298]~157_combout\);

-- Location: LC_X22_Y3_N7
\U5|Div1|auto_generated|divider|divider|StageOut[297]~168\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[297]~168_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~35_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[280]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~35_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[280]~167_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[297]~168_combout\);

-- Location: LC_X19_Y3_N9
\U5|Div1|auto_generated|divider|divider|StageOut[296]~179\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[296]~179_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~40_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[279]~178_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[279]~178_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[296]~179_combout\);

-- Location: LC_X21_Y4_N1
\U5|Div1|auto_generated|divider|divider|StageOut[295]~192\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[295]~192_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~45_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[278]~191_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[278]~191_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~45_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[295]~192_combout\);

-- Location: LC_X20_Y3_N0
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(8) $ (\U5|Div1|auto_generated|divider|divider|StageOut[295]~192_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[295]~192_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\)) # 
-- (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[295]~192_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~42COUT1_116\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[295]~192_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\)) # (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[295]~192_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[295]~192_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~42\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~42COUT1_116\);

-- Location: LC_X20_Y3_N1
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(9) $ (\U5|Div1|auto_generated|divider|divider|StageOut[296]~179_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~42\) # (\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~42COUT1_116\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~42\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[296]~179_combout\))) # 
-- (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[296]~179_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~37COUT1_118\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~42COUT1_116\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[296]~179_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[296]~179_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~42COUT1_116\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[296]~179_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~42\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~42COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~37COUT1_118\);

-- Location: LC_X20_Y3_N2
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~30_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[297]~168_combout\ $ (\U3|frequency_r\(10) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~37\) # (\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~37COUT1_118\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~32\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[297]~168_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~37\) # (!\U3|frequency_r\(10)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[297]~168_combout\ & (!\U3|frequency_r\(10) & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~37\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~32COUT1_120\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[297]~168_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~37COUT1_118\) # 
-- (!\U3|frequency_r\(10)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[297]~168_combout\ & (!\U3|frequency_r\(10) & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~37COUT1_118\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[297]~168_combout\,
	datab => \U3|frequency_r\(10),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~37COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~32COUT1_120\);

-- Location: LC_X20_Y3_N3
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(11) $ (\U5|Div1|auto_generated|divider|divider|StageOut[298]~157_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~32\) # (\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~32COUT1_120\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~32\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[298]~157_combout\))) # 
-- (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[298]~157_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~27COUT1_122\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~32COUT1_120\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[298]~157_combout\))) # (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[298]~157_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~32COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[298]~157_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~32COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~27COUT1_122\);

-- Location: LC_X20_Y3_N4
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(12) $ (\U5|Div1|auto_generated|divider|divider|StageOut[299]~147_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~27COUT1_122\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(12) & (\U5|Div1|auto_generated|divider|divider|StageOut[299]~147_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~27COUT1_122\)) # (!\U3|frequency_r\(12) & ((\U5|Div1|auto_generated|divider|divider|StageOut[299]~147_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~27COUT1_122\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[299]~147_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~27COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~20_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~22\);

-- Location: LC_X21_Y3_N8
\U5|Div1|auto_generated|divider|divider|StageOut[302]~120\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[302]~120_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[302]~120_combout\);

-- Location: LC_X20_Y3_N9
\U5|Div1|auto_generated|divider|divider|StageOut[302]~119\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[302]~119_combout\ = (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~15_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[268]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e02",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[268]~117_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[302]~119_combout\);

-- Location: LC_X21_Y3_N9
\U5|Div1|auto_generated|divider|divider|StageOut[301]~128\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[301]~128_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~15_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[284]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~15_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[284]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[301]~128_combout\);

-- Location: LC_X19_Y3_N0
\U5|Div1|auto_generated|divider|divider|StageOut[300]~137\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[300]~137_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~20_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[283]~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[283]~136_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[300]~137_combout\);

-- Location: LC_X20_Y3_N5
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(13) $ (\U5|Div1|auto_generated|divider|divider|StageOut[300]~137_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~22\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[300]~137_combout\))) # 
-- (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[300]~137_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~17COUT1_124\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~22\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[300]~137_combout\))) # (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[300]~137_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(13),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[300]~137_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~17COUT1_124\);

-- Location: LC_X20_Y3_N6
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(14) $ (\U5|Div1|auto_generated|divider|divider|StageOut[301]~128_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~22\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~17COUT1_124\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[301]~128_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~17\)) # 
-- (!\U3|frequency_r\(14) & ((\U5|Div1|auto_generated|divider|divider|StageOut[301]~128_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~17\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~12COUT1_126\ = CARRY((\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[301]~128_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~17COUT1_124\)) # (!\U3|frequency_r\(14) & ((\U5|Div1|auto_generated|divider|divider|StageOut[301]~128_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~17COUT1_124\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[301]~128_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~17COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~12COUT1_126\);

-- Location: LC_X20_Y3_N7
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~7\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~7_cout0\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[302]~120_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[302]~119_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~7COUT1_128\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[302]~120_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[302]~119_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~12COUT1_126\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff01",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[302]~120_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[302]~119_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~12COUT1_126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~5\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~7_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~7COUT1_128\);

-- Location: LC_X20_Y3_N8
\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~7_cout0\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~7COUT1_128\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~7_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~7COUT1_128\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\);

-- Location: LC_X19_Y5_N0
\U5|Div1|auto_generated|divider|divider|StageOut[309]~230\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[309]~230_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~55_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[292]~229_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[292]~229_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~55_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[309]~230_combout\);

-- Location: LC_X16_Y4_N5
\U5|Div1|auto_generated|divider|divider|StageOut[315]~158\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[315]~158_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~25_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[298]~157_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[298]~157_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[315]~158_combout\);

-- Location: LC_X19_Y5_N1
\U5|Div1|auto_generated|divider|divider|StageOut[310]~218\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[310]~218_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~50_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[293]~217_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[293]~217_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~50_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[310]~218_combout\);

-- Location: LC_X20_Y5_N8
\U5|Div1|auto_generated|divider|divider|StageOut[305]~267\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[305]~267_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & (((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~75_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & (((\U3|frequency_r\(0))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0dd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	datab => \U3|frequency_r\(0),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~75_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[305]~267_combout\);

-- Location: LC_X20_Y5_N0
\U5|Div1|auto_generated|divider|divider|StageOut[304]~274\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[304]~274_combout\ = (((!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella\(0) & \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella\(0),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[304]~274_combout\);

-- Location: LC_X18_Y5_N0
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella\(0) = ((\U3|frequency_r\(0)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[0]~COUT\ = CARRY(((\U3|frequency_r\(0))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[0]~COUTCOUT1_130\ = CARRY(((\U3|frequency_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cccc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella\(0),
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[0]~COUTCOUT1_130\);

-- Location: LC_X18_Y5_N1
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~87\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~87_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[0]~COUTCOUT1_130\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~87_combout\);

-- Location: LC_X19_Y5_N2
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~82\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~82_cout0\ = CARRY((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~87_combout\))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~82COUT1_104\ = CARRY((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~80\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~82_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~82COUT1_104\);

-- Location: LC_X19_Y5_N3
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~75\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~75_combout\ = \U3|frequency_r\(1) $ (\U5|Div1|auto_generated|divider|divider|StageOut[304]~274_combout\ $ 
-- ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~77\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~82_cout0\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[304]~274_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut[304]~274_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~77COUT1_106\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~82COUT1_104\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[304]~274_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut[304]~274_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~82COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[304]~274_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~82_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~82COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~75_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~77\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~77COUT1_106\);

-- Location: LC_X19_Y5_N4
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~70\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~70_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[305]~267_combout\ $ (\U3|frequency_r\(2) $ ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~77\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[305]~267_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~77COUT1_106\) # 
-- (!\U3|frequency_r\(2)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[305]~267_combout\ & (!\U3|frequency_r\(2) & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~77COUT1_106\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[305]~267_combout\,
	datab => \U3|frequency_r\(2),
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~77\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~77COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~70_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\);

-- Location: LC_X20_Y5_N5
\U5|Div1|auto_generated|divider|divider|StageOut[308]~241\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[308]~241_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~60_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[291]~240_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[291]~240_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~60_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[308]~241_combout\);

-- Location: LC_X20_Y5_N9
\U5|Div1|auto_generated|divider|divider|StageOut[307]~251\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[307]~251_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~65_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[290]~250_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[290]~250_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[307]~251_combout\);

-- Location: LC_X16_Y7_N6
\U5|Div1|auto_generated|divider|divider|StageOut[306]~260\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[306]~260_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~70_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[289]~259_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[289]~259_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~70_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[306]~260_combout\);

-- Location: LC_X19_Y5_N5
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~65_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[306]~260_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~67\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[306]~260_combout\))) # 
-- (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[306]~260_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~67COUT1_108\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[306]~260_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[306]~260_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[306]~260_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~65_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~67\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~67COUT1_108\);

-- Location: LC_X19_Y5_N6
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[307]~251_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~67\) # (\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~67COUT1_108\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~62\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[307]~251_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~67\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[307]~251_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~67\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~62COUT1_110\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[307]~251_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~67COUT1_108\)) # (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[307]~251_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~67COUT1_108\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[307]~251_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~67\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~67COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~60_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~62\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~62COUT1_110\);

-- Location: LC_X19_Y5_N7
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~55_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[308]~241_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~62\) # (\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~62COUT1_110\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~57\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~62\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[308]~241_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[308]~241_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~62\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~57COUT1_112\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~62COUT1_110\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[308]~241_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[308]~241_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~62COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[308]~241_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~62\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~62COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~57\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~57COUT1_112\);

-- Location: LC_X19_Y5_N8
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[309]~230_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~57\) # (\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~57COUT1_112\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[309]~230_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~57\)) # 
-- (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[309]~230_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~57\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~52COUT1_114\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[309]~230_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~57COUT1_112\)) # (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[309]~230_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~57COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[309]~230_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~57\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~57COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~52\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~52COUT1_114\);

-- Location: LC_X19_Y5_N9
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~45_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[310]~218_combout\ $ (\U3|frequency_r\(7) $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~52\) # (\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~52COUT1_114\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[310]~218_combout\ & (\U3|frequency_r\(7) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~52COUT1_114\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[310]~218_combout\ & ((\U3|frequency_r\(7)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~52COUT1_114\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[310]~218_combout\,
	datab => \U3|frequency_r\(7),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~52\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~52COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~45_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\);

-- Location: LC_X18_Y4_N0
\U5|Div1|auto_generated|divider|divider|StageOut[314]~169\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[314]~169_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~30_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[297]~168_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[297]~168_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~30_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[314]~169_combout\);

-- Location: LC_X19_Y3_N3
\U5|Div1|auto_generated|divider|divider|StageOut[313]~180\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[313]~180_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~35_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[296]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~35_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[296]~179_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[313]~180_combout\);

-- Location: LC_X16_Y6_N6
\U5|Div1|auto_generated|divider|divider|StageOut[312]~193\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[312]~193_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~40_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[295]~192_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[295]~192_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~40_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[312]~193_combout\);

-- Location: LC_X20_Y4_N1
\U5|Div1|auto_generated|divider|divider|StageOut[311]~206\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[311]~206_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~45_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[294]~205_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[294]~205_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~45_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[311]~206_combout\);

-- Location: LC_X19_Y4_N0
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~40_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[311]~206_combout\ $ (\U3|frequency_r\(8) $ ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~42\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[311]~206_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\) # (!\U3|frequency_r\(8)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[311]~206_combout\ & (!\U3|frequency_r\(8) & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~42COUT1_116\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[311]~206_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\) # 
-- (!\U3|frequency_r\(8)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[311]~206_combout\ & (!\U3|frequency_r\(8) & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[311]~206_combout\,
	datab => \U3|frequency_r\(8),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~42\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~42COUT1_116\);

-- Location: LC_X19_Y4_N1
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(9) $ (\U5|Div1|auto_generated|divider|divider|StageOut[312]~193_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~42\) # (\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~42COUT1_116\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~42\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[312]~193_combout\))) # 
-- (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[312]~193_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~37COUT1_118\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~42COUT1_116\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[312]~193_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[312]~193_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~42COUT1_116\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[312]~193_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~42\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~42COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~37COUT1_118\);

-- Location: LC_X19_Y4_N2
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(10) $ (\U5|Div1|auto_generated|divider|divider|StageOut[313]~180_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~37\) # (\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~37COUT1_118\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[313]~180_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~37\)) # 
-- (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[313]~180_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~37\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~32COUT1_120\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[313]~180_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~37COUT1_118\)) # (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[313]~180_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~37COUT1_118\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[313]~180_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~37COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~32COUT1_120\);

-- Location: LC_X19_Y4_N3
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(11) $ (\U5|Div1|auto_generated|divider|divider|StageOut[314]~169_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~32\) # (\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~32COUT1_120\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~32\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[314]~169_combout\))) # 
-- (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[314]~169_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~27COUT1_122\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~32COUT1_120\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[314]~169_combout\))) # (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[314]~169_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~32COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[314]~169_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~32COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~27COUT1_122\);

-- Location: LC_X19_Y4_N4
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(12) $ (\U5|Div1|auto_generated|divider|divider|StageOut[315]~158_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~27COUT1_122\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(12) & (\U5|Div1|auto_generated|divider|divider|StageOut[315]~158_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~27COUT1_122\)) # (!\U3|frequency_r\(12) & ((\U5|Div1|auto_generated|divider|divider|StageOut[315]~158_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~27COUT1_122\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[315]~158_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~27COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~20_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~22\);

-- Location: LC_X19_Y4_N9
\U5|Div1|auto_generated|divider|divider|StageOut[318]~129\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[318]~129_combout\ = (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~15_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[284]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[284]~127_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~15_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[318]~129_combout\);

-- Location: LC_X19_Y3_N2
\U5|Div1|auto_generated|divider|divider|StageOut[318]~130\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[318]~130_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~10_combout\ & (((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~10_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[318]~130_combout\);

-- Location: LC_X19_Y3_N1
\U5|Div1|auto_generated|divider|divider|StageOut[317]~138\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[317]~138_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~15_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[300]~137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[300]~137_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[317]~138_combout\);

-- Location: LC_X19_Y3_N5
\U5|Div1|auto_generated|divider|divider|StageOut[316]~148\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[316]~148_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~20_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[299]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~20_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[299]~147_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[316]~148_combout\);

-- Location: LC_X19_Y4_N5
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(13) $ (\U5|Div1|auto_generated|divider|divider|StageOut[316]~148_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~22\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[316]~148_combout\))) # 
-- (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[316]~148_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~17COUT1_124\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~22\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[316]~148_combout\))) # (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[316]~148_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(13),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[316]~148_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~17COUT1_124\);

-- Location: LC_X19_Y4_N6
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(14) $ (\U5|Div1|auto_generated|divider|divider|StageOut[317]~138_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~22\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~17COUT1_124\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[317]~138_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~17\)) # 
-- (!\U3|frequency_r\(14) & ((\U5|Div1|auto_generated|divider|divider|StageOut[317]~138_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~17\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~12COUT1_126\ = CARRY((\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[317]~138_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~17COUT1_124\)) # (!\U3|frequency_r\(14) & ((\U5|Div1|auto_generated|divider|divider|StageOut[317]~138_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~17COUT1_124\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[317]~138_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~17COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~12COUT1_126\);

-- Location: LC_X19_Y4_N7
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~7\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~7_cout0\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[318]~129_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[318]~130_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~7COUT1_128\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[318]~129_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[318]~130_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~12COUT1_126\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff01",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[318]~129_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[318]~130_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~12COUT1_126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~5\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~7_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~7COUT1_128\);

-- Location: LC_X19_Y4_N8
\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~7_cout0\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~7COUT1_128\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~7_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~7COUT1_128\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\);

-- Location: LC_X18_Y5_N9
\U5|Div1|auto_generated|divider|divider|StageOut[326]~231\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[326]~231_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~50_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[309]~230_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[309]~230_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[326]~231_combout\);

-- Location: LC_X18_Y5_N8
\U5|Div1|auto_generated|divider|divider|StageOut[321]~275\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[321]~275_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & (((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~75_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella\(0) & (\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f404",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella\(0),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[321]~275_combout\);

-- Location: LC_X17_Y5_N0
\U5|Div1|auto_generated|divider|divider|StageOut[320]~281\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[320]~281_combout\ = ((!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella\(0) & (\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella\(0),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[320]~281_combout\);

-- Location: LC_X21_Y7_N8
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella\(0) = ((\U3|frequency_r\(0)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[0]~COUT\ = CARRY(((\U3|frequency_r\(0))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[0]~COUTCOUT1_130\ = CARRY(((\U3|frequency_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cccc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella\(0),
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[0]~COUTCOUT1_130\);

-- Location: LC_X21_Y7_N9
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~87\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~87_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[0]~COUTCOUT1_130\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~87_combout\);

-- Location: LC_X17_Y5_N2
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~82\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~82_cout0\ = CARRY(((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~87_combout\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~82COUT1_104\ = CARRY(((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~80\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~82_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~82COUT1_104\);

-- Location: LC_X17_Y5_N3
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~75\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~75_combout\ = \U3|frequency_r\(1) $ (\U5|Div1|auto_generated|divider|divider|StageOut[320]~281_combout\ $ 
-- ((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~77\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~82_cout0\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[320]~281_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut[320]~281_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~77COUT1_106\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~82COUT1_104\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[320]~281_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut[320]~281_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~82COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[320]~281_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~82_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~82COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~75_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~77\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~77COUT1_106\);

-- Location: LC_X17_Y5_N4
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~70\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~70_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[321]~275_combout\ $ (\U3|frequency_r\(2) $ ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~77\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[321]~275_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~77COUT1_106\) # 
-- (!\U3|frequency_r\(2)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[321]~275_combout\ & (!\U3|frequency_r\(2) & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~77COUT1_106\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[321]~275_combout\,
	datab => \U3|frequency_r\(2),
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~77\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~77COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~70_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\);

-- Location: LC_X18_Y5_N5
\U5|Div1|auto_generated|divider|divider|StageOut[325]~242\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[325]~242_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~55_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[308]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~55_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[308]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[325]~242_combout\);

-- Location: LC_X18_Y5_N2
\U5|Div1|auto_generated|divider|divider|StageOut[324]~252\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[324]~252_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~60_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[307]~251_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[307]~251_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[324]~252_combout\);

-- Location: LC_X16_Y7_N2
\U5|Div1|auto_generated|divider|divider|StageOut[323]~261\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[323]~261_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~65_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[306]~260_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[306]~260_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~65_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[323]~261_combout\);

-- Location: LC_X18_Y5_N4
\U5|Div1|auto_generated|divider|divider|StageOut[322]~268\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[322]~268_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~70_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[305]~267_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[305]~267_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[322]~268_combout\);

-- Location: LC_X17_Y5_N5
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~65_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[322]~268_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~67\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[322]~268_combout\))) # 
-- (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[322]~268_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~67COUT1_108\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[322]~268_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[322]~268_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[322]~268_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~65_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~67\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~67COUT1_108\);

-- Location: LC_X17_Y5_N6
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[323]~261_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~67\) # (\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~67COUT1_108\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~62\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[323]~261_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~67\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[323]~261_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~67\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~62COUT1_110\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[323]~261_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~67COUT1_108\)) # (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[323]~261_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~67COUT1_108\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[323]~261_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~67\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~67COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~60_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~62\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~62COUT1_110\);

-- Location: LC_X17_Y5_N7
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~55_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[324]~252_combout\ $ (\U3|frequency_r\(5) $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~62\) # (\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~62COUT1_110\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~57\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[324]~252_combout\ & (\U3|frequency_r\(5) & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~62\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[324]~252_combout\ & ((\U3|frequency_r\(5)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~62\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~57COUT1_112\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[324]~252_combout\ & (\U3|frequency_r\(5) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~62COUT1_110\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[324]~252_combout\ & ((\U3|frequency_r\(5)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~62COUT1_110\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[324]~252_combout\,
	datab => \U3|frequency_r\(5),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~62\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~62COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~57\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~57COUT1_112\);

-- Location: LC_X17_Y5_N8
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[325]~242_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~57\) # (\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~57COUT1_112\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[325]~242_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~57\)) # 
-- (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[325]~242_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~57\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~52COUT1_114\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[325]~242_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~57COUT1_112\)) # (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[325]~242_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~57COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[325]~242_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~57\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~57COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~52\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~52COUT1_114\);

-- Location: LC_X17_Y5_N9
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(7) $ (\U5|Div1|auto_generated|divider|divider|StageOut[326]~231_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~52\) # (\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~52COUT1_114\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~52COUT1_114\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[326]~231_combout\))) # (!\U3|frequency_r\(7) & (!\U5|Div1|auto_generated|divider|divider|StageOut[326]~231_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~52COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[326]~231_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~52\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~52COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~45_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\);

-- Location: LC_X18_Y4_N4
\U5|Div1|auto_generated|divider|divider|StageOut[331]~170\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[331]~170_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~25_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[314]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~25_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[314]~169_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[331]~170_combout\);

-- Location: LC_X18_Y4_N6
\U5|Div1|auto_generated|divider|divider|StageOut[330]~181\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[330]~181_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~30_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[313]~180_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[313]~180_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~30_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[330]~181_combout\);

-- Location: LC_X16_Y6_N5
\U5|Div1|auto_generated|divider|divider|StageOut[329]~194\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[329]~194_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~35_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[312]~193_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[312]~193_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~35_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[329]~194_combout\);

-- Location: LC_X16_Y4_N9
\U5|Div1|auto_generated|divider|divider|StageOut[328]~207\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[328]~207_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~40_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[311]~206_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[311]~206_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~40_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[328]~207_combout\);

-- Location: LC_X18_Y5_N7
\U5|Div1|auto_generated|divider|divider|StageOut[327]~219\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[327]~219_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~45_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[310]~218_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[310]~218_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[327]~219_combout\);

-- Location: LC_X17_Y4_N0
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(8) $ (\U5|Div1|auto_generated|divider|divider|StageOut[327]~219_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[327]~219_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\)) # 
-- (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[327]~219_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~42COUT1_116\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[327]~219_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\)) # (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[327]~219_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[327]~219_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~42\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~42COUT1_116\);

-- Location: LC_X17_Y4_N1
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(9) $ (\U5|Div1|auto_generated|divider|divider|StageOut[328]~207_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~42\) # (\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~42COUT1_116\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~42\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[328]~207_combout\))) # 
-- (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[328]~207_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~37COUT1_118\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~42COUT1_116\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[328]~207_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[328]~207_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~42COUT1_116\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[328]~207_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~42\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~42COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~37COUT1_118\);

-- Location: LC_X17_Y4_N2
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(10) $ (\U5|Div1|auto_generated|divider|divider|StageOut[329]~194_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~37\) # (\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~37COUT1_118\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[329]~194_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~37\)) # 
-- (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[329]~194_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~37\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~32COUT1_120\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[329]~194_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~37COUT1_118\)) # (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[329]~194_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~37COUT1_118\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[329]~194_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~37COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~32COUT1_120\);

-- Location: LC_X17_Y4_N3
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~25_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[330]~181_combout\ $ (\U3|frequency_r\(11) $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~32\) # (\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~32COUT1_120\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~27\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[330]~181_combout\ & (\U3|frequency_r\(11) & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~32\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[330]~181_combout\ & ((\U3|frequency_r\(11)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~32\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~27COUT1_122\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[330]~181_combout\ & (\U3|frequency_r\(11) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~32COUT1_120\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[330]~181_combout\ & ((\U3|frequency_r\(11)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~32COUT1_120\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[330]~181_combout\,
	datab => \U3|frequency_r\(11),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~32COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~27COUT1_122\);

-- Location: LC_X17_Y4_N4
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(12) $ (\U5|Div1|auto_generated|divider|divider|StageOut[331]~170_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~27COUT1_122\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(12) & (\U5|Div1|auto_generated|divider|divider|StageOut[331]~170_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~27COUT1_122\)) # (!\U3|frequency_r\(12) & ((\U5|Div1|auto_generated|divider|divider|StageOut[331]~170_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~27COUT1_122\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[331]~170_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~27COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~20_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~22\);

-- Location: LC_X18_Y4_N8
\U5|Div1|auto_generated|divider|divider|StageOut[334]~139\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[334]~139_combout\ = (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~15_combout\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[300]~137_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~15_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[300]~137_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[334]~139_combout\);

-- Location: LC_X18_Y4_N5
\U5|Div1|auto_generated|divider|divider|StageOut[334]~140\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[334]~140_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~10_combout\ & (((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~10_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[334]~140_combout\);

-- Location: LC_X18_Y4_N9
\U5|Div1|auto_generated|divider|divider|StageOut[333]~149\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[333]~149_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~15_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[316]~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[316]~148_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[333]~149_combout\);

-- Location: LC_X16_Y4_N2
\U5|Div1|auto_generated|divider|divider|StageOut[332]~159\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[332]~159_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~20_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[315]~158_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[315]~158_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~20_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[332]~159_combout\);

-- Location: LC_X17_Y4_N5
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(13) $ (\U5|Div1|auto_generated|divider|divider|StageOut[332]~159_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~22\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[332]~159_combout\))) # 
-- (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[332]~159_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~17COUT1_124\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~22\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[332]~159_combout\))) # (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[332]~159_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(13),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[332]~159_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~17COUT1_124\);

-- Location: LC_X17_Y4_N6
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(14) $ (\U5|Div1|auto_generated|divider|divider|StageOut[333]~149_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~22\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~17COUT1_124\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[333]~149_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~17\)) # 
-- (!\U3|frequency_r\(14) & ((\U5|Div1|auto_generated|divider|divider|StageOut[333]~149_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~17\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~12COUT1_126\ = CARRY((\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[333]~149_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~17COUT1_124\)) # (!\U3|frequency_r\(14) & ((\U5|Div1|auto_generated|divider|divider|StageOut[333]~149_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~17COUT1_124\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[333]~149_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~17COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~12COUT1_126\);

-- Location: LC_X17_Y4_N7
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~7\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~7_cout0\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[334]~139_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[334]~140_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~7COUT1_128\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[334]~139_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[334]~140_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~12COUT1_126\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff01",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[334]~139_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[334]~140_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~12COUT1_126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~5\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~7_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~7COUT1_128\);

-- Location: LC_X17_Y4_N8
\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~7_cout0\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~7COUT1_128\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~7_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~7COUT1_128\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\);

-- Location: LC_X18_Y5_N6
\U5|Div1|auto_generated|divider|divider|StageOut[343]~232\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[343]~232_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~45_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[326]~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~45_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[326]~231_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[343]~232_combout\);

-- Location: LC_X17_Y7_N0
\U5|Div1|auto_generated|divider|divider|StageOut[342]~243\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[342]~243_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~50_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[325]~242_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[325]~242_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~50_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[342]~243_combout\);

-- Location: LC_X18_Y5_N3
\U5|Div1|auto_generated|divider|divider|StageOut[337]~282\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[337]~282_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & (((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~75_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f022",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella\(0),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~75_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[337]~282_combout\);

-- Location: LC_X16_Y7_N5
\U5|Div1|auto_generated|divider|divider|StageOut[336]~287\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[336]~287_combout\ = (((!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella\(0) & \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella\(0),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[336]~287_combout\);

-- Location: LC_X18_Y11_N5
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella\(0) = (\U3|frequency_r\(0))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[0]~COUT\ = CARRY((\U3|frequency_r\(0)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[0]~COUTCOUT1_130\ = CARRY((\U3|frequency_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaaa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella\(0),
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[0]~COUTCOUT1_130\);

-- Location: LC_X18_Y11_N6
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~87\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~87_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[0]~COUTCOUT1_130\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~87_combout\);

-- Location: LC_X17_Y7_N2
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~82\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~82_cout0\ = CARRY((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~87_combout\))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~82COUT1_104\ = CARRY((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~80\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~82_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~82COUT1_104\);

-- Location: LC_X17_Y7_N3
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~75\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~75_combout\ = \U3|frequency_r\(1) $ (\U5|Div1|auto_generated|divider|divider|StageOut[336]~287_combout\ $ 
-- ((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~77\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~82_cout0\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[336]~287_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut[336]~287_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~77COUT1_106\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~82COUT1_104\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[336]~287_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut[336]~287_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~82COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[336]~287_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~82_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~82COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~75_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~77\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~77COUT1_106\);

-- Location: LC_X17_Y7_N4
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~70\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~70_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[337]~282_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~77\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\ = CARRY((\U3|frequency_r\(2) & (\U5|Div1|auto_generated|divider|divider|StageOut[337]~282_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~77COUT1_106\)) # (!\U3|frequency_r\(2) & ((\U5|Div1|auto_generated|divider|divider|StageOut[337]~282_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~77COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[337]~282_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~77\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~77COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~70_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\);

-- Location: LC_X17_Y5_N1
\U5|Div1|auto_generated|divider|divider|StageOut[341]~253\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[341]~253_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~55_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[324]~252_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[324]~252_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~55_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[341]~253_combout\);

-- Location: LC_X16_Y7_N7
\U5|Div1|auto_generated|divider|divider|StageOut[340]~262\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[340]~262_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~60_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[323]~261_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[323]~261_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~60_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[340]~262_combout\);

-- Location: LC_X19_Y7_N3
\U5|Div1|auto_generated|divider|divider|StageOut[339]~269\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[339]~269_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~65_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[322]~268_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[322]~268_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~65_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[339]~269_combout\);

-- Location: LC_X21_Y7_N6
\U5|Div1|auto_generated|divider|divider|StageOut[338]~276\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[338]~276_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~70_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[321]~275_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[321]~275_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~70_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[338]~276_combout\);

-- Location: LC_X17_Y7_N5
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~65_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[338]~276_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~67\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[338]~276_combout\))) # 
-- (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[338]~276_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~67COUT1_108\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[338]~276_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[338]~276_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[338]~276_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~65_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~67\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~67COUT1_108\);

-- Location: LC_X17_Y7_N6
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[339]~269_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~67\) # (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~67COUT1_108\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~62\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[339]~269_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~67\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[339]~269_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~67\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~62COUT1_110\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[339]~269_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~67COUT1_108\)) # (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[339]~269_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~67COUT1_108\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[339]~269_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~67\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~67COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~60_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~62\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~62COUT1_110\);

-- Location: LC_X17_Y7_N7
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~55_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[340]~262_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~62\) # (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~62COUT1_110\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~57\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~62\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[340]~262_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[340]~262_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~62\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~57COUT1_112\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~62COUT1_110\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[340]~262_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[340]~262_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~62COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[340]~262_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~62\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~62COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~57\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~57COUT1_112\);

-- Location: LC_X17_Y7_N8
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[341]~253_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~57\) # (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~57COUT1_112\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[341]~253_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~57\)) # 
-- (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[341]~253_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~57\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~52COUT1_114\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[341]~253_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~57COUT1_112\)) # (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[341]~253_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~57COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[341]~253_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~57\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~57COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~52\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~52COUT1_114\);

-- Location: LC_X17_Y7_N9
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(7) $ (\U5|Div1|auto_generated|divider|divider|StageOut[342]~243_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~52\) # (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~52COUT1_114\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~52COUT1_114\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[342]~243_combout\))) # (!\U3|frequency_r\(7) & (!\U5|Div1|auto_generated|divider|divider|StageOut[342]~243_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~52COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[342]~243_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~52\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~52COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~45_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\);

-- Location: LC_X17_Y6_N0
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(8) $ (\U5|Div1|auto_generated|divider|divider|StageOut[343]~232_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[343]~232_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\)) # 
-- (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[343]~232_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~42COUT1_116\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[343]~232_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\)) # (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[343]~232_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[343]~232_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~42\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~42COUT1_116\);

-- Location: LC_X18_Y4_N7
\U5|Div1|auto_generated|divider|divider|StageOut[347]~182\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[347]~182_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~25_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[330]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~25_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[330]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[347]~182_combout\);

-- Location: LC_X16_Y6_N7
\U5|Div1|auto_generated|divider|divider|StageOut[346]~195\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[346]~195_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~30_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[329]~194_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[329]~194_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[346]~195_combout\);

-- Location: LC_X16_Y4_N3
\U5|Div1|auto_generated|divider|divider|StageOut[345]~208\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[345]~208_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~35_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[328]~207_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[328]~207_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~35_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[345]~208_combout\);

-- Location: LC_X18_Y4_N2
\U5|Div1|auto_generated|divider|divider|StageOut[344]~220\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[344]~220_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~40_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[327]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~40_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[327]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[344]~220_combout\);

-- Location: LC_X17_Y6_N1
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(9) $ (\U5|Div1|auto_generated|divider|divider|StageOut[344]~220_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~42\) # (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~42COUT1_116\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~42\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[344]~220_combout\))) # 
-- (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[344]~220_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~37COUT1_118\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~42COUT1_116\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[344]~220_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[344]~220_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~42COUT1_116\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[344]~220_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~42\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~42COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~37COUT1_118\);

-- Location: LC_X17_Y6_N2
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(10) $ (\U5|Div1|auto_generated|divider|divider|StageOut[345]~208_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~37\) # (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~37COUT1_118\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[345]~208_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~37\)) # 
-- (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[345]~208_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~37\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~32COUT1_120\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[345]~208_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~37COUT1_118\)) # (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[345]~208_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~37COUT1_118\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[345]~208_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~37COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~32COUT1_120\);

-- Location: LC_X17_Y6_N3
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(11) $ (\U5|Div1|auto_generated|divider|divider|StageOut[346]~195_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~32\) # (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~32COUT1_120\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~32\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[346]~195_combout\))) # 
-- (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[346]~195_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~27COUT1_122\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~32COUT1_120\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[346]~195_combout\))) # (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[346]~195_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~32COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[346]~195_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~32COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~27COUT1_122\);

-- Location: LC_X17_Y6_N4
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(12) $ (\U5|Div1|auto_generated|divider|divider|StageOut[347]~182_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~27COUT1_122\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(12) & (\U5|Div1|auto_generated|divider|divider|StageOut[347]~182_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~27COUT1_122\)) # (!\U3|frequency_r\(12) & ((\U5|Div1|auto_generated|divider|divider|StageOut[347]~182_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~27COUT1_122\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[347]~182_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~27COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~20_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~22\);

-- Location: LC_X16_Y6_N3
\U5|Div1|auto_generated|divider|divider|StageOut[350]~150\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[350]~150_combout\ = (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~15_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[316]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[316]~148_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[350]~150_combout\);

-- Location: LC_X17_Y4_N9
\U5|Div1|auto_generated|divider|divider|StageOut[350]~151\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[350]~151_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[350]~151_combout\);

-- Location: LC_X16_Y4_N1
\U5|Div1|auto_generated|divider|divider|StageOut[349]~160\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[349]~160_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~15_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[332]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~15_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[332]~159_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[349]~160_combout\);

-- Location: LC_X18_Y4_N3
\U5|Div1|auto_generated|divider|divider|StageOut[348]~171\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[348]~171_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~20_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[331]~170_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[331]~170_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[348]~171_combout\);

-- Location: LC_X17_Y6_N5
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(13) $ (\U5|Div1|auto_generated|divider|divider|StageOut[348]~171_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~22\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[348]~171_combout\))) # 
-- (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[348]~171_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~17COUT1_124\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~22\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[348]~171_combout\))) # (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[348]~171_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(13),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[348]~171_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~17COUT1_124\);

-- Location: LC_X17_Y6_N6
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(14) $ (\U5|Div1|auto_generated|divider|divider|StageOut[349]~160_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~22\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~17COUT1_124\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[349]~160_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~17\)) # 
-- (!\U3|frequency_r\(14) & ((\U5|Div1|auto_generated|divider|divider|StageOut[349]~160_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~17\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~12COUT1_126\ = CARRY((\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[349]~160_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~17COUT1_124\)) # (!\U3|frequency_r\(14) & ((\U5|Div1|auto_generated|divider|divider|StageOut[349]~160_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~17COUT1_124\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[349]~160_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~17COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~12COUT1_126\);

-- Location: LC_X17_Y6_N7
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~7\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~7_cout0\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[350]~150_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[350]~151_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~7COUT1_128\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[350]~150_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[350]~151_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~12COUT1_126\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff01",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[350]~150_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[350]~151_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~12COUT1_126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~5\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~7_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~7COUT1_128\);

-- Location: LC_X17_Y6_N8
\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~7_cout0\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~7COUT1_128\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~7_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~7COUT1_128\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\);

-- Location: LC_X19_Y8_N9
\U5|Div1|auto_generated|divider|divider|StageOut[360]~233\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[360]~233_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~40_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[343]~232_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[343]~232_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~40_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[360]~233_combout\);

-- Location: LC_X18_Y7_N1
\U5|Div1|auto_generated|divider|divider|StageOut[358]~254\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[358]~254_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~50_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[341]~253_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[341]~253_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~50_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[358]~254_combout\);

-- Location: LC_X18_Y7_N0
\U5|Div1|auto_generated|divider|divider|StageOut[353]~288\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[353]~288_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & (((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~75_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella\(0) & (\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f044",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella\(0),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~75_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[353]~288_combout\);

-- Location: LC_X19_Y7_N4
\U5|Div1|auto_generated|divider|divider|StageOut[352]~292\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[352]~292_combout\ = (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella\(0) & (((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella\(0),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[352]~292_combout\);

-- Location: LC_X19_Y9_N1
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella\(0) = (\U3|frequency_r\(0))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[0]~COUT\ = CARRY((\U3|frequency_r\(0)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[0]~COUTCOUT1_130\ = CARRY((\U3|frequency_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaaa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella\(0),
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[0]~COUTCOUT1_130\);

-- Location: LC_X19_Y9_N2
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~87\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~87_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[0]~COUTCOUT1_130\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~87_combout\);

-- Location: LC_X18_Y7_N2
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~82\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~82_cout0\ = CARRY(((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~87_combout\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~82COUT1_104\ = CARRY(((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~80\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~82_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~82COUT1_104\);

-- Location: LC_X18_Y7_N3
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~75\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~75_combout\ = \U3|frequency_r\(1) $ (\U5|Div1|auto_generated|divider|divider|StageOut[352]~292_combout\ $ 
-- ((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~77\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~82_cout0\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[352]~292_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut[352]~292_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~77COUT1_106\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~82COUT1_104\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[352]~292_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut[352]~292_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~82COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[352]~292_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~82_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~82COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~75_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~77\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~77COUT1_106\);

-- Location: LC_X18_Y7_N4
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~70\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~70_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[353]~288_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~77\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\ = CARRY((\U3|frequency_r\(2) & (\U5|Div1|auto_generated|divider|divider|StageOut[353]~288_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~77COUT1_106\)) # (!\U3|frequency_r\(2) & ((\U5|Div1|auto_generated|divider|divider|StageOut[353]~288_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~77COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[353]~288_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~77\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~77COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~70_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\);

-- Location: LC_X16_Y7_N8
\U5|Div1|auto_generated|divider|divider|StageOut[357]~263\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[357]~263_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~55_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[340]~262_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[340]~262_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~55_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[357]~263_combout\);

-- Location: LC_X19_Y7_N1
\U5|Div1|auto_generated|divider|divider|StageOut[356]~270\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[356]~270_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~60_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[339]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~60_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[339]~269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[356]~270_combout\);

-- Location: LC_X21_Y7_N7
\U5|Div1|auto_generated|divider|divider|StageOut[355]~277\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[355]~277_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~65_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[338]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~65_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[338]~276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[355]~277_combout\);

-- Location: LC_X19_Y7_N5
\U5|Div1|auto_generated|divider|divider|StageOut[354]~283\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[354]~283_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~70_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[337]~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~70_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[337]~282_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[354]~283_combout\);

-- Location: LC_X18_Y7_N5
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~65_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[354]~283_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~67\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[354]~283_combout\))) # 
-- (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[354]~283_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~67COUT1_108\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[354]~283_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[354]~283_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[354]~283_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~65_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~67\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~67COUT1_108\);

-- Location: LC_X18_Y7_N6
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[355]~277_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~67\) # (\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~67COUT1_108\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~62\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[355]~277_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~67\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[355]~277_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~67\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~62COUT1_110\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[355]~277_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~67COUT1_108\)) # (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[355]~277_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~67COUT1_108\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[355]~277_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~67\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~67COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~60_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~62\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~62COUT1_110\);

-- Location: LC_X18_Y7_N7
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~55_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[356]~270_combout\ $ (\U3|frequency_r\(5) $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~62\) # (\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~62COUT1_110\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~57\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[356]~270_combout\ & (\U3|frequency_r\(5) & !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~62\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[356]~270_combout\ & ((\U3|frequency_r\(5)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~62\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~57COUT1_112\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[356]~270_combout\ & (\U3|frequency_r\(5) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~62COUT1_110\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[356]~270_combout\ & ((\U3|frequency_r\(5)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~62COUT1_110\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[356]~270_combout\,
	datab => \U3|frequency_r\(5),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~62\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~62COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~57\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~57COUT1_112\);

-- Location: LC_X18_Y7_N8
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[357]~263_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~57\) # (\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~57COUT1_112\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[357]~263_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~57\)) # 
-- (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[357]~263_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~57\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~52COUT1_114\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[357]~263_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~57COUT1_112\)) # (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[357]~263_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~57COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[357]~263_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~57\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~57COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~52\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~52COUT1_114\);

-- Location: LC_X18_Y7_N9
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~45_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[358]~254_combout\ $ (\U3|frequency_r\(7) $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~52\) # (\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~52COUT1_114\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[358]~254_combout\ & (\U3|frequency_r\(7) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~52COUT1_114\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[358]~254_combout\ & ((\U3|frequency_r\(7)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~52COUT1_114\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[358]~254_combout\,
	datab => \U3|frequency_r\(7),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~52\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~52COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~45_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\);

-- Location: LC_X17_Y7_N1
\U5|Div1|auto_generated|divider|divider|StageOut[359]~244\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[359]~244_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~45_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[342]~243_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[342]~243_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~45_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[359]~244_combout\);

-- Location: LC_X18_Y6_N0
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(8) $ (\U5|Div1|auto_generated|divider|divider|StageOut[359]~244_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[359]~244_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\)) # 
-- (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[359]~244_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~42COUT1_116\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[359]~244_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\)) # (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[359]~244_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[359]~244_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~42\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~42COUT1_116\);

-- Location: LC_X18_Y6_N1
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(9) $ (\U5|Div1|auto_generated|divider|divider|StageOut[360]~233_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~42\) # (\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~42COUT1_116\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~42\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[360]~233_combout\))) # 
-- (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[360]~233_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~37COUT1_118\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~42COUT1_116\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[360]~233_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[360]~233_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~42COUT1_116\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[360]~233_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~42\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~42COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~37COUT1_118\);

-- Location: LC_X16_Y6_N8
\U5|Div1|auto_generated|divider|divider|StageOut[363]~196\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[363]~196_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~25_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[346]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~25_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[346]~195_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[363]~196_combout\);

-- Location: LC_X16_Y6_N4
\U5|Div1|auto_generated|divider|divider|StageOut[362]~209\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[362]~209_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~30_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[345]~208_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[345]~208_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~30_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[362]~209_combout\);

-- Location: LC_X19_Y6_N0
\U5|Div1|auto_generated|divider|divider|StageOut[361]~221\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[361]~221_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~35_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[344]~220_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[344]~220_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[361]~221_combout\);

-- Location: LC_X18_Y6_N2
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(10) $ (\U5|Div1|auto_generated|divider|divider|StageOut[361]~221_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~37\) # (\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~37COUT1_118\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[361]~221_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~37\)) # 
-- (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[361]~221_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~37\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~32COUT1_120\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[361]~221_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~37COUT1_118\)) # (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[361]~221_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~37COUT1_118\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[361]~221_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~37COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~32COUT1_120\);

-- Location: LC_X18_Y6_N3
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(11) $ (\U5|Div1|auto_generated|divider|divider|StageOut[362]~209_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~32\) # (\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~32COUT1_120\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~32\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[362]~209_combout\))) # 
-- (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[362]~209_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~27COUT1_122\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~32COUT1_120\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[362]~209_combout\))) # (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[362]~209_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~32COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[362]~209_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~32COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~27COUT1_122\);

-- Location: LC_X18_Y6_N4
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(12) $ (\U5|Div1|auto_generated|divider|divider|StageOut[363]~196_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~27COUT1_122\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(12) & (\U5|Div1|auto_generated|divider|divider|StageOut[363]~196_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~27COUT1_122\)) # (!\U3|frequency_r\(12) & ((\U5|Div1|auto_generated|divider|divider|StageOut[363]~196_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~27COUT1_122\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[363]~196_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~27COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~20_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~22\);

-- Location: LC_X18_Y4_N1
\U5|Div1|auto_generated|divider|divider|StageOut[366]~161\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[366]~161_combout\ = (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~15_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[332]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[332]~159_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[366]~161_combout\);

-- Location: LC_X17_Y6_N9
\U5|Div1|auto_generated|divider|divider|StageOut[366]~162\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[366]~162_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[366]~162_combout\);

-- Location: LC_X18_Y6_N9
\U5|Div1|auto_generated|divider|divider|StageOut[365]~172\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[365]~172_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~15_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[348]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~15_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[348]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[365]~172_combout\);

-- Location: LC_X19_Y6_N1
\U5|Div1|auto_generated|divider|divider|StageOut[364]~183\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[364]~183_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~20_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[347]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~20_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[347]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[364]~183_combout\);

-- Location: LC_X18_Y6_N5
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~15_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[364]~183_combout\ $ (\U3|frequency_r\(13) $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~17\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[364]~183_combout\ & (\U3|frequency_r\(13) & !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~22\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[364]~183_combout\ & ((\U3|frequency_r\(13)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~22\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~17COUT1_124\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[364]~183_combout\ & (\U3|frequency_r\(13) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~22\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[364]~183_combout\ & ((\U3|frequency_r\(13)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~22\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[364]~183_combout\,
	datab => \U3|frequency_r\(13),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~17COUT1_124\);

-- Location: LC_X18_Y6_N6
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~10_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[365]~172_combout\ $ (\U3|frequency_r\(14) $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~22\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~17COUT1_124\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~12\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[365]~172_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~17\) # (!\U3|frequency_r\(14)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[365]~172_combout\ & (!\U3|frequency_r\(14) & !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~17\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~12COUT1_126\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[365]~172_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~17COUT1_124\) # 
-- (!\U3|frequency_r\(14)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[365]~172_combout\ & (!\U3|frequency_r\(14) & !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~17COUT1_124\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "962b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[365]~172_combout\,
	datab => \U3|frequency_r\(14),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~17COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~12COUT1_126\);

-- Location: LC_X18_Y6_N7
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~7\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~7_cout0\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[366]~161_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[366]~162_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~7COUT1_128\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[366]~161_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[366]~162_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~12COUT1_126\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff01",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[366]~161_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[366]~162_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~12COUT1_126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~5\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~7_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~7COUT1_128\);

-- Location: LC_X18_Y6_N8
\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~7_cout0\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~7COUT1_128\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~7_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~7COUT1_128\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\);

-- Location: LC_X19_Y8_N6
\U5|Div1|auto_generated|divider|divider|StageOut[377]~234\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[377]~234_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~35_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[360]~233_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[360]~233_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~35_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[377]~234_combout\);

-- Location: LC_X21_Y6_N9
\U5|Div1|auto_generated|divider|divider|StageOut[379]~210\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[379]~210_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~25_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[362]~209_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[362]~209_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[379]~210_combout\);

-- Location: LC_X20_Y7_N0
\U5|Div1|auto_generated|divider|divider|StageOut[374]~264\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[374]~264_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~50_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[357]~263_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[357]~263_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~50_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[374]~264_combout\);

-- Location: LC_X19_Y7_N7
\U5|Div1|auto_generated|divider|divider|StageOut[369]~293\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[369]~293_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & (((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~75_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella\(0) & (\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f044",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella\(0),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~75_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[369]~293_combout\);

-- Location: LC_X21_Y7_N4
\U5|Div1|auto_generated|divider|divider|StageOut[368]~296\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[368]~296_combout\ = ((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella\(0) & ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella\(0),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[368]~296_combout\);

-- Location: LC_X21_Y9_N5
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella\(0) = ((\U3|frequency_r\(0)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[0]~COUT\ = CARRY(((\U3|frequency_r\(0))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[0]~COUTCOUT1_130\ = CARRY(((\U3|frequency_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cccc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella\(0),
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[0]~COUTCOUT1_130\);

-- Location: LC_X21_Y9_N6
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~87\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~87_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[0]~COUTCOUT1_130\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~87_combout\);

-- Location: LC_X20_Y7_N2
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~82\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~82_cout0\ = CARRY((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~87_combout\))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~82COUT1_104\ = CARRY((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~80\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~82_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~82COUT1_104\);

-- Location: LC_X20_Y7_N3
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~75\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~75_combout\ = \U3|frequency_r\(1) $ (\U5|Div1|auto_generated|divider|divider|StageOut[368]~296_combout\ $ 
-- ((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~77\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~82_cout0\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[368]~296_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut[368]~296_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~77COUT1_106\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~82COUT1_104\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[368]~296_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut[368]~296_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~82COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[368]~296_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~82_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~82COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~75_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~77\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~77COUT1_106\);

-- Location: LC_X20_Y7_N4
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~70\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~70_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[369]~293_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~77\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\ = CARRY((\U3|frequency_r\(2) & (\U5|Div1|auto_generated|divider|divider|StageOut[369]~293_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~77COUT1_106\)) # (!\U3|frequency_r\(2) & ((\U5|Div1|auto_generated|divider|divider|StageOut[369]~293_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~77COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[369]~293_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~77\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~77COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~70_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\);

-- Location: LC_X19_Y7_N2
\U5|Div1|auto_generated|divider|divider|StageOut[373]~271\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[373]~271_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~55_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[356]~270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~55_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[356]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[373]~271_combout\);

-- Location: LC_X21_Y7_N5
\U5|Div1|auto_generated|divider|divider|StageOut[372]~278\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[372]~278_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~60_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[355]~277_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[355]~277_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~60_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[372]~278_combout\);

-- Location: LC_X19_Y7_N0
\U5|Div1|auto_generated|divider|divider|StageOut[371]~284\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[371]~284_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~65_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[354]~283_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[354]~283_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~65_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[371]~284_combout\);

-- Location: LC_X19_Y7_N9
\U5|Div1|auto_generated|divider|divider|StageOut[370]~289\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[370]~289_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~70_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[353]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~70_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[353]~288_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[370]~289_combout\);

-- Location: LC_X20_Y7_N5
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~65_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[370]~289_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~67\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[370]~289_combout\))) # 
-- (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[370]~289_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~67COUT1_108\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[370]~289_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[370]~289_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[370]~289_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~65_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~67\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~67COUT1_108\);

-- Location: LC_X20_Y7_N6
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[371]~284_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~67\) # (\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~67COUT1_108\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~62\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[371]~284_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~67\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[371]~284_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~67\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~62COUT1_110\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[371]~284_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~67COUT1_108\)) # (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[371]~284_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~67COUT1_108\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[371]~284_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~67\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~67COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~60_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~62\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~62COUT1_110\);

-- Location: LC_X20_Y7_N7
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~55_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[372]~278_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~62\) # (\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~62COUT1_110\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~57\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~62\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[372]~278_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[372]~278_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~62\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~57COUT1_112\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~62COUT1_110\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[372]~278_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[372]~278_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~62COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[372]~278_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~62\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~62COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~57\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~57COUT1_112\);

-- Location: LC_X20_Y7_N8
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[373]~271_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~57\) # (\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~57COUT1_112\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[373]~271_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~57\)) # 
-- (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[373]~271_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~57\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~52COUT1_114\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[373]~271_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~57COUT1_112\)) # (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[373]~271_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~57COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[373]~271_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~57\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~57COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~52\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~52COUT1_114\);

-- Location: LC_X20_Y7_N9
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(7) $ (\U5|Div1|auto_generated|divider|divider|StageOut[374]~264_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~52\) # (\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~52COUT1_114\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~52COUT1_114\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[374]~264_combout\))) # (!\U3|frequency_r\(7) & (!\U5|Div1|auto_generated|divider|divider|StageOut[374]~264_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~52COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[374]~264_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~52\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~52COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~45_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\);

-- Location: LC_X19_Y6_N8
\U5|Div1|auto_generated|divider|divider|StageOut[378]~222\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[378]~222_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~30_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[361]~221_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[361]~221_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[378]~222_combout\);

-- Location: LC_X19_Y6_N7
\U5|Div1|auto_generated|divider|divider|StageOut[376]~245\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[376]~245_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~40_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[359]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~40_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[359]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[376]~245_combout\);

-- Location: LC_X19_Y6_N5
\U5|Div1|auto_generated|divider|divider|StageOut[375]~255\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[375]~255_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~45_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[358]~254_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[358]~254_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[375]~255_combout\);

-- Location: LC_X20_Y6_N0
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(8) $ (\U5|Div1|auto_generated|divider|divider|StageOut[375]~255_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[375]~255_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\)) # 
-- (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[375]~255_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~42COUT1_116\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[375]~255_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\)) # (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[375]~255_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[375]~255_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~42\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~42COUT1_116\);

-- Location: LC_X20_Y6_N1
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(9) $ (\U5|Div1|auto_generated|divider|divider|StageOut[376]~245_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~42\) # (\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~42COUT1_116\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~42\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[376]~245_combout\))) # 
-- (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[376]~245_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~37COUT1_118\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~42COUT1_116\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[376]~245_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[376]~245_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~42COUT1_116\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[376]~245_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~42\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~42COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~37COUT1_118\);

-- Location: LC_X20_Y6_N2
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(10) $ (\U5|Div1|auto_generated|divider|divider|StageOut[377]~234_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~37\) # (\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~37COUT1_118\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[377]~234_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~37\)) # 
-- (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[377]~234_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~37\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~32COUT1_120\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[377]~234_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~37COUT1_118\)) # (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[377]~234_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~37COUT1_118\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[377]~234_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~37COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~32COUT1_120\);

-- Location: LC_X20_Y6_N3
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~25_combout\ = \U5|Div1|auto_generated|divider|divider|StageOut[378]~222_combout\ $ (\U3|frequency_r\(11) $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~32\) # (\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~32COUT1_120\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~27\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[378]~222_combout\ & (\U3|frequency_r\(11) & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~32\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[378]~222_combout\ & ((\U3|frequency_r\(11)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~32\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~27COUT1_122\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[378]~222_combout\ & (\U3|frequency_r\(11) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~32COUT1_120\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[378]~222_combout\ & ((\U3|frequency_r\(11)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~32COUT1_120\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "694d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[378]~222_combout\,
	datab => \U3|frequency_r\(11),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~32COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~27COUT1_122\);

-- Location: LC_X20_Y6_N4
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(12) $ (\U5|Div1|auto_generated|divider|divider|StageOut[379]~210_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~27COUT1_122\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(12) & (\U5|Div1|auto_generated|divider|divider|StageOut[379]~210_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~27COUT1_122\)) # (!\U3|frequency_r\(12) & ((\U5|Div1|auto_generated|divider|divider|StageOut[379]~210_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~27COUT1_122\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[379]~210_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~27COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~20_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~22\);

-- Location: LC_X19_Y6_N6
\U5|Div1|auto_generated|divider|divider|StageOut[382]~173\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[382]~173_combout\ = (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~15_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[348]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e02",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[348]~171_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[382]~173_combout\);

-- Location: LC_X19_Y6_N4
\U5|Div1|auto_generated|divider|divider|StageOut[382]~174\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[382]~174_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[382]~174_combout\);

-- Location: LC_X19_Y6_N2
\U5|Div1|auto_generated|divider|divider|StageOut[381]~184\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[381]~184_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~15_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[364]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~15_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|StageOut[364]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[381]~184_combout\);

-- Location: LC_X19_Y6_N9
\U5|Div1|auto_generated|divider|divider|StageOut[380]~197\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[380]~197_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~20_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[363]~196_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[363]~196_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[380]~197_combout\);

-- Location: LC_X20_Y6_N5
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(13) $ (\U5|Div1|auto_generated|divider|divider|StageOut[380]~197_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~22\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[380]~197_combout\))) # 
-- (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[380]~197_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~17COUT1_124\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~22\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[380]~197_combout\))) # (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[380]~197_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(13),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[380]~197_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~17COUT1_124\);

-- Location: LC_X20_Y6_N6
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(14) $ (\U5|Div1|auto_generated|divider|divider|StageOut[381]~184_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~22\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~17COUT1_124\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[381]~184_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~17\)) # 
-- (!\U3|frequency_r\(14) & ((\U5|Div1|auto_generated|divider|divider|StageOut[381]~184_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~17\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~12COUT1_126\ = CARRY((\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[381]~184_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~17COUT1_124\)) # (!\U3|frequency_r\(14) & ((\U5|Div1|auto_generated|divider|divider|StageOut[381]~184_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~17COUT1_124\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[381]~184_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~17COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~12COUT1_126\);

-- Location: LC_X20_Y6_N7
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~7\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~7_cout0\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[382]~173_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[382]~174_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~7COUT1_128\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[382]~173_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[382]~174_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~12COUT1_126\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff01",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[382]~173_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[382]~174_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~12COUT1_126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~5\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~7_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~7COUT1_128\);

-- Location: LC_X20_Y6_N8
\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~7_cout0\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~7COUT1_128\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~7_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~7COUT1_128\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\);

-- Location: LC_X19_Y8_N2
\U5|Div1|auto_generated|divider|divider|StageOut[394]~235\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[394]~235_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~30_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[377]~234_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[377]~234_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[394]~235_combout\);

-- Location: LC_X20_Y9_N0
\U5|Div1|auto_generated|divider|divider|StageOut[390]~272\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[390]~272_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~50_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[373]~271_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[373]~271_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~50_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[390]~272_combout\);

-- Location: LC_X19_Y9_N7
\U5|Div1|auto_generated|divider|divider|StageOut[385]~297\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[385]~297_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~75_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & (((!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella\(0) & \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~75_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella\(0),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[385]~297_combout\);

-- Location: LC_X21_Y9_N9
\U5|Div1|auto_generated|divider|divider|StageOut[384]~299\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[384]~299_combout\ = ((!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella\(0) & ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella\(0),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[384]~299_combout\);

-- Location: LC_X20_Y10_N0
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[0]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella\(0) = (\U3|frequency_r\(0))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[0]~COUT\ = CARRY((\U3|frequency_r\(0)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[0]~COUTCOUT1_130\ = CARRY((\U3|frequency_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaaa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella\(0),
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[0]~COUT\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[0]~COUTCOUT1_130\);

-- Location: LC_X20_Y10_N1
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~87\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~87_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[0]~COUT\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[0]~COUT\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[0]~COUTCOUT1_130\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~87_combout\);

-- Location: LC_X20_Y9_N2
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~82\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~82_cout0\ = CARRY(((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~87_combout\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~82COUT1_104\ = CARRY(((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~80\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~82_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~82COUT1_104\);

-- Location: LC_X20_Y9_N3
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~75\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~75_combout\ = \U3|frequency_r\(1) $ (\U5|Div1|auto_generated|divider|divider|StageOut[384]~299_combout\ $ 
-- ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~77\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~82_cout0\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[384]~299_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut[384]~299_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~82_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~77COUT1_106\ = CARRY((\U3|frequency_r\(1) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~82COUT1_104\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[384]~299_combout\))) # (!\U3|frequency_r\(1) & (!\U5|Div1|auto_generated|divider|divider|StageOut[384]~299_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~82COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(1),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[384]~299_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~82_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~82COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~75_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~77\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~77COUT1_106\);

-- Location: LC_X20_Y9_N4
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~70\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~70_combout\ = \U3|frequency_r\(2) $ (\U5|Div1|auto_generated|divider|divider|StageOut[385]~297_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~77\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\ = CARRY((\U3|frequency_r\(2) & (\U5|Div1|auto_generated|divider|divider|StageOut[385]~297_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~77COUT1_106\)) # (!\U3|frequency_r\(2) & ((\U5|Div1|auto_generated|divider|divider|StageOut[385]~297_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~77COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[385]~297_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~77\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~77COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~70_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\);

-- Location: LC_X21_Y7_N3
\U5|Div1|auto_generated|divider|divider|StageOut[389]~279\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[389]~279_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~55_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[372]~278_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[372]~278_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[389]~279_combout\);

-- Location: LC_X19_Y7_N8
\U5|Div1|auto_generated|divider|divider|StageOut[388]~285\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[388]~285_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~60_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[371]~284_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[371]~284_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[388]~285_combout\);

-- Location: LC_X19_Y7_N6
\U5|Div1|auto_generated|divider|divider|StageOut[387]~290\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[387]~290_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~65_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[370]~289_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[370]~289_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~65_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[387]~290_combout\);

-- Location: LC_X19_Y9_N0
\U5|Div1|auto_generated|divider|divider|StageOut[386]~294\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[386]~294_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~70_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[369]~293_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[369]~293_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~70_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[386]~294_combout\);

-- Location: LC_X20_Y9_N5
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~65\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~65_combout\ = \U3|frequency_r\(3) $ (\U5|Div1|auto_generated|divider|divider|StageOut[386]~294_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~67\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[386]~294_combout\))) # 
-- (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[386]~294_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~67COUT1_108\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[386]~294_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[386]~294_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[386]~294_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~65_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~67\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~67COUT1_108\);

-- Location: LC_X20_Y9_N6
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~60\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~60_combout\ = \U3|frequency_r\(4) $ (\U5|Div1|auto_generated|divider|divider|StageOut[387]~290_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~67\) # (\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~67COUT1_108\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~62\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[387]~290_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~67\)) # 
-- (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[387]~290_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~67\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~62COUT1_110\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[387]~290_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~67COUT1_108\)) # (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[387]~290_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~67COUT1_108\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[387]~290_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~67\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~67COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~60_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~62\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~62COUT1_110\);

-- Location: LC_X20_Y9_N7
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~55\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~55_combout\ = \U3|frequency_r\(5) $ (\U5|Div1|auto_generated|divider|divider|StageOut[388]~285_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~62\) # (\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~62COUT1_110\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~57\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~62\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[388]~285_combout\))) # 
-- (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[388]~285_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~62\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~57COUT1_112\ = CARRY((\U3|frequency_r\(5) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~62COUT1_110\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[388]~285_combout\))) # (!\U3|frequency_r\(5) & (!\U5|Div1|auto_generated|divider|divider|StageOut[388]~285_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~62COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(5),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[388]~285_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~62\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~62COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~55_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~57\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~57COUT1_112\);

-- Location: LC_X20_Y9_N8
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~50\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~50_combout\ = \U3|frequency_r\(6) $ (\U5|Div1|auto_generated|divider|divider|StageOut[389]~279_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~57\) # (\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~57COUT1_112\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~52\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[389]~279_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~57\)) # 
-- (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[389]~279_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~57\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~52COUT1_114\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[389]~279_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~57COUT1_112\)) # (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[389]~279_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~57COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[389]~279_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~57\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~57COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~50_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~52\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~52COUT1_114\);

-- Location: LC_X20_Y9_N9
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~45\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~45_combout\ = \U3|frequency_r\(7) $ (\U5|Div1|auto_generated|divider|divider|StageOut[390]~272_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~52\) # (\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\ & \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~52COUT1_114\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\ = CARRY((\U3|frequency_r\(7) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~52COUT1_114\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[390]~272_combout\))) # (!\U3|frequency_r\(7) & (!\U5|Div1|auto_generated|divider|divider|StageOut[390]~272_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~52COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[390]~272_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~72\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~52\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~52COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~45_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\);

-- Location: LC_X19_Y8_N4
\U5|Div1|auto_generated|divider|divider|StageOut[393]~246\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[393]~246_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~35_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[376]~245_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[376]~245_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[393]~246_combout\);

-- Location: LC_X19_Y8_N5
\U5|Div1|auto_generated|divider|divider|StageOut[392]~256\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[392]~256_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~40_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[375]~255_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[375]~255_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~40_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[392]~256_combout\);

-- Location: LC_X20_Y7_N1
\U5|Div1|auto_generated|divider|divider|StageOut[391]~265\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[391]~265_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~45_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[374]~264_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[374]~264_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~45_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[391]~265_combout\);

-- Location: LC_X20_Y8_N0
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~40\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~40_combout\ = \U3|frequency_r\(8) $ (\U5|Div1|auto_generated|divider|divider|StageOut[391]~265_combout\ $ ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~42\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[391]~265_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\)) # 
-- (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[391]~265_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~42COUT1_116\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[391]~265_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\)) # (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[391]~265_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[391]~265_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~40_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~42\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~42COUT1_116\);

-- Location: LC_X20_Y8_N1
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~35\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~35_combout\ = \U3|frequency_r\(9) $ (\U5|Div1|auto_generated|divider|divider|StageOut[392]~256_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~42\) # (\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~42COUT1_116\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~37\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~42\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[392]~256_combout\))) # 
-- (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[392]~256_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~42\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~37COUT1_118\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~42COUT1_116\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[392]~256_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[392]~256_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~42COUT1_116\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[392]~256_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~42\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~42COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~35_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~37\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~37COUT1_118\);

-- Location: LC_X20_Y8_N2
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~30\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~30_combout\ = \U3|frequency_r\(10) $ (\U5|Div1|auto_generated|divider|divider|StageOut[393]~246_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~37\) # (\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~37COUT1_118\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~32\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[393]~246_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~37\)) # 
-- (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[393]~246_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~37\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~32COUT1_120\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[393]~246_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~37COUT1_118\)) # (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[393]~246_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~37COUT1_118\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[393]~246_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~37\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~37COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~30_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~32\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~32COUT1_120\);

-- Location: LC_X20_Y8_N3
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~25_combout\ = \U3|frequency_r\(11) $ (\U5|Div1|auto_generated|divider|divider|StageOut[394]~235_combout\ $ ((!(!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~32\) # (\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~32COUT1_120\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~27\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~32\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[394]~235_combout\))) # 
-- (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[394]~235_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~32\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~27COUT1_122\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~32COUT1_120\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[394]~235_combout\))) # (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[394]~235_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~32COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[394]~235_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~32\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~32COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~25_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~27\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~27COUT1_122\);

-- Location: LC_X19_Y6_N3
\U5|Div1|auto_generated|divider|divider|StageOut[395]~223\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[395]~223_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~25_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[378]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~25_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[378]~222_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[395]~223_combout\);

-- Location: LC_X20_Y8_N4
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~20_combout\ = \U3|frequency_r\(12) $ (\U5|Div1|auto_generated|divider|divider|StageOut[395]~223_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~27\) # (\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\ & \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~27COUT1_122\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~22\ = CARRY((\U3|frequency_r\(12) & (\U5|Div1|auto_generated|divider|divider|StageOut[395]~223_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~27COUT1_122\)) # (!\U3|frequency_r\(12) & ((\U5|Div1|auto_generated|divider|divider|StageOut[395]~223_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~27COUT1_122\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[395]~223_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~47\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~27\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~27COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~20_combout\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~22\);

-- Location: LC_X20_Y6_N9
\U5|Div1|auto_generated|divider|divider|StageOut[398]~186\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[398]~186_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[398]~186_combout\);

-- Location: LC_X19_Y8_N7
\U5|Div1|auto_generated|divider|divider|StageOut[398]~185\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[398]~185_combout\ = (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~15_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[364]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[364]~183_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[398]~185_combout\);

-- Location: LC_X19_Y8_N0
\U5|Div1|auto_generated|divider|divider|StageOut[397]~198\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[397]~198_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~15_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[380]~197_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[380]~197_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[397]~198_combout\);

-- Location: LC_X21_Y6_N4
\U5|Div1|auto_generated|divider|divider|StageOut[396]~211\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[396]~211_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~20_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[379]~210_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[379]~210_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[396]~211_combout\);

-- Location: LC_X20_Y8_N5
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~15_combout\ = \U3|frequency_r\(13) $ (\U5|Div1|auto_generated|divider|divider|StageOut[396]~211_combout\ $ ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~17\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~22\) # (!\U5|Div1|auto_generated|divider|divider|StageOut[396]~211_combout\))) # 
-- (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[396]~211_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~22\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~17COUT1_124\ = CARRY((\U3|frequency_r\(13) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~22\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[396]~211_combout\))) # (!\U3|frequency_r\(13) & (!\U5|Div1|auto_generated|divider|divider|StageOut[396]~211_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "692b",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(13),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[396]~211_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~15_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~17\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~17COUT1_124\);

-- Location: LC_X20_Y8_N6
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~10_combout\ = \U3|frequency_r\(14) $ (\U5|Div1|auto_generated|divider|divider|StageOut[397]~198_combout\ $ (((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~22\ & 
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~17\) # (\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~17COUT1_124\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~12\ = CARRY((\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[397]~198_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~17\)) # 
-- (!\U3|frequency_r\(14) & ((\U5|Div1|auto_generated|divider|divider|StageOut[397]~198_combout\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~17\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~12COUT1_126\ = CARRY((\U3|frequency_r\(14) & (\U5|Div1|auto_generated|divider|divider|StageOut[397]~198_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~17COUT1_124\)) # (!\U3|frequency_r\(14) & ((\U5|Div1|auto_generated|divider|divider|StageOut[397]~198_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~17COUT1_124\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "964d",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(14),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[397]~198_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~17\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~17COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~10_combout\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~12\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~12COUT1_126\);

-- Location: LC_X20_Y8_N7
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~7\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~7_cout0\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[398]~186_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[398]~185_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~12\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~7COUT1_128\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[398]~186_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[398]~185_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~12COUT1_126\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff01",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[398]~186_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[398]~185_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~12\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~12COUT1_126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~5\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~7_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~7COUT1_128\);

-- Location: LC_X20_Y8_N8
\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~7_cout0\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~22\ & \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~7COUT1_128\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~22\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~7_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~7COUT1_128\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\);

-- Location: LC_X19_Y8_N3
\U5|Div1|auto_generated|divider|divider|StageOut[411]~236\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[411]~236_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~25_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[394]~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~25_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[394]~235_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[411]~236_combout\);

-- Location: LC_X19_Y11_N1
\U5|Div1|auto_generated|divider|divider|StageOut[406]~280\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[406]~280_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~50_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[389]~279_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[389]~279_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~50_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[406]~280_combout\);

-- Location: LC_X20_Y11_N4
\U5|Div1|auto_generated|divider|divider|StageOut[401]~300\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[401]~300_combout\ = (\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & (((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~75_combout\)))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella\(0) & (\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f044",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella\(0),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~75_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[401]~300_combout\);

-- Location: LC_X20_Y11_N2
\U5|Div1|auto_generated|divider|divider|StageOut[400]~301\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[400]~301_combout\ = ((!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella\(0) & ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella\(0),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[400]~301_combout\);

-- Location: LC_X19_Y11_N2
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~83\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~83_cout0\ = CARRY((\U3|frequency_r\(0)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~83COUT1_101\ = CARRY((\U3|frequency_r\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~81\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~83_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~83COUT1_101\);

-- Location: LC_X19_Y11_N3
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~78\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~78_cout0\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[400]~301_combout\ & (\U3|frequency_r\(1) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~83_cout0\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[400]~301_combout\ & ((\U3|frequency_r\(1)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~83_cout0\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~78COUT1_103\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[400]~301_combout\ & (\U3|frequency_r\(1) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~83COUT1_101\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[400]~301_combout\ & ((\U3|frequency_r\(1)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~83COUT1_101\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[400]~301_combout\,
	datab => \U3|frequency_r\(1),
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~83_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~83COUT1_101\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~76\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~78_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~78COUT1_103\);

-- Location: LC_X19_Y11_N4
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~73\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~73_cout\ = CARRY((\U3|frequency_r\(2) & (\U5|Div1|auto_generated|divider|divider|StageOut[401]~300_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~78COUT1_103\)) # (!\U3|frequency_r\(2) & ((\U5|Div1|auto_generated|divider|divider|StageOut[401]~300_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~78COUT1_103\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(2),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[401]~300_combout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~78_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~78COUT1_103\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~71\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~73_cout\);

-- Location: LC_X19_Y11_N0
\U5|Div1|auto_generated|divider|divider|StageOut[405]~286\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[405]~286_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~55_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[388]~285_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[388]~285_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~55_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[405]~286_combout\);

-- Location: LC_X20_Y11_N1
\U5|Div1|auto_generated|divider|divider|StageOut[404]~291\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[404]~291_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~60_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[387]~290_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[387]~290_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~60_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[404]~291_combout\);

-- Location: LC_X19_Y9_N4
\U5|Div1|auto_generated|divider|divider|StageOut[403]~295\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[403]~295_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~65_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[386]~294_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[386]~294_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~65_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[403]~295_combout\);

-- Location: LC_X19_Y9_N3
\U5|Div1|auto_generated|divider|divider|StageOut[402]~298\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[402]~298_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~70_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[385]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~70_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|StageOut[385]~297_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[402]~298_combout\);

-- Location: LC_X19_Y11_N5
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~68\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~68_cout0\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~73_cout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[402]~298_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[402]~298_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~73_cout\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~68COUT1_105\ = CARRY((\U3|frequency_r\(3) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~73_cout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[402]~298_combout\))) # (!\U3|frequency_r\(3) & (!\U5|Div1|auto_generated|divider|divider|StageOut[402]~298_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~73_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(3),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[402]~298_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~73_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~66\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~68_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~68COUT1_105\);

-- Location: LC_X19_Y11_N6
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~63\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~63_cout0\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[403]~295_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~68_cout0\)) # (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[403]~295_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~68_cout0\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~63COUT1_107\ = CARRY((\U3|frequency_r\(4) & (\U5|Div1|auto_generated|divider|divider|StageOut[403]~295_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~68COUT1_105\)) # (!\U3|frequency_r\(4) & ((\U5|Div1|auto_generated|divider|divider|StageOut[403]~295_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~68COUT1_105\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(4),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[403]~295_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~73_cout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~68_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~68COUT1_105\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~61\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~63_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~63COUT1_107\);

-- Location: LC_X19_Y11_N7
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~58\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~58_cout0\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[404]~291_combout\ & (\U3|frequency_r\(5) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~63_cout0\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[404]~291_combout\ & ((\U3|frequency_r\(5)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~63_cout0\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~58COUT1_109\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[404]~291_combout\ & (\U3|frequency_r\(5) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~63COUT1_107\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[404]~291_combout\ & ((\U3|frequency_r\(5)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~63COUT1_107\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[404]~291_combout\,
	datab => \U3|frequency_r\(5),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~73_cout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~63_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~63COUT1_107\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~56\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~58_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~58COUT1_109\);

-- Location: LC_X19_Y11_N8
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~53\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~53_cout0\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[405]~286_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~58_cout0\)) # (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[405]~286_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~58_cout0\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~53COUT1_111\ = CARRY((\U3|frequency_r\(6) & (\U5|Div1|auto_generated|divider|divider|StageOut[405]~286_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~58COUT1_109\)) # (!\U3|frequency_r\(6) & ((\U5|Div1|auto_generated|divider|divider|StageOut[405]~286_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~58COUT1_109\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(6),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[405]~286_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~73_cout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~58_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~58COUT1_109\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~51\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~53_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~53COUT1_111\);

-- Location: LC_X19_Y11_N9
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~48\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~48_cout\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[406]~280_combout\ & (\U3|frequency_r\(7) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~53COUT1_111\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[406]~280_combout\ & ((\U3|frequency_r\(7)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~53COUT1_111\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[406]~280_combout\,
	datab => \U3|frequency_r\(7),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~73_cout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~53_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~53COUT1_111\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~46\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~48_cout\);

-- Location: LC_X19_Y8_N1
\U5|Div1|auto_generated|divider|divider|StageOut[410]~247\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[410]~247_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~30_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[393]~246_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[393]~246_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~30_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[410]~247_combout\);

-- Location: LC_X19_Y8_N8
\U5|Div1|auto_generated|divider|divider|StageOut[409]~257\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[409]~257_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~35_combout\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|StageOut[392]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~35_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[392]~256_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[409]~257_combout\);

-- Location: LC_X20_Y10_N5
\U5|Div1|auto_generated|divider|divider|StageOut[408]~266\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[408]~266_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~40_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[391]~265_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[391]~265_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[408]~266_combout\);

-- Location: LC_X20_Y9_N1
\U5|Div1|auto_generated|divider|divider|StageOut[407]~273\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[407]~273_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~45_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[390]~272_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[390]~272_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~45_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[407]~273_combout\);

-- Location: LC_X19_Y10_N0
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~43\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~43_cout0\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[407]~273_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~48_cout\)) # (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[407]~273_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~48_cout\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~43COUT1_113\ = CARRY((\U3|frequency_r\(8) & (\U5|Div1|auto_generated|divider|divider|StageOut[407]~273_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~48_cout\)) # (!\U3|frequency_r\(8) & ((\U5|Div1|auto_generated|divider|divider|StageOut[407]~273_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~48_cout\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(8),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[407]~273_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~48_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~41\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~43_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~43COUT1_113\);

-- Location: LC_X19_Y10_N1
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~38\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~38_cout0\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~43_cout0\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[408]~266_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[408]~266_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~43_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~38COUT1_115\ = CARRY((\U3|frequency_r\(9) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~43COUT1_113\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[408]~266_combout\))) # (!\U3|frequency_r\(9) & (!\U5|Div1|auto_generated|divider|divider|StageOut[408]~266_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~43COUT1_113\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(9),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[408]~266_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~48_cout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~43_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~43COUT1_113\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~36\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~38_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~38COUT1_115\);

-- Location: LC_X19_Y10_N2
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~33\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~33_cout0\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[409]~257_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~38_cout0\)) # (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[409]~257_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~38_cout0\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~33COUT1_117\ = CARRY((\U3|frequency_r\(10) & (\U5|Div1|auto_generated|divider|divider|StageOut[409]~257_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~38COUT1_115\)) # (!\U3|frequency_r\(10) & ((\U5|Div1|auto_generated|divider|divider|StageOut[409]~257_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~38COUT1_115\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(10),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[409]~257_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~48_cout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~38_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~38COUT1_115\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~31\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~33_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~33COUT1_117\);

-- Location: LC_X19_Y10_N3
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~28\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~28_cout0\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~33_cout0\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[410]~247_combout\))) # (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[410]~247_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~33_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~28COUT1_119\ = CARRY((\U3|frequency_r\(11) & ((!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~33COUT1_117\) # 
-- (!\U5|Div1|auto_generated|divider|divider|StageOut[410]~247_combout\))) # (!\U3|frequency_r\(11) & (!\U5|Div1|auto_generated|divider|divider|StageOut[410]~247_combout\ & !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~33COUT1_117\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(11),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[410]~247_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~48_cout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~33_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~33COUT1_117\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~26\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~28_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~28COUT1_119\);

-- Location: LC_X19_Y10_N4
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~23\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~23_cout\ = CARRY((\U3|frequency_r\(12) & (\U5|Div1|auto_generated|divider|divider|StageOut[411]~236_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~28COUT1_119\)) # (!\U3|frequency_r\(12) & ((\U5|Div1|auto_generated|divider|divider|StageOut[411]~236_combout\) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~28COUT1_119\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(12),
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[411]~236_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~48_cout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~28_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~28COUT1_119\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~21\,
	cout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~23_cout\);

-- Location: LC_X20_Y8_N9
\U5|Div1|auto_generated|divider|divider|StageOut[414]~200\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[414]~200_combout\ = (((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[414]~200_combout\);

-- Location: LC_X20_Y10_N9
\U5|Div1|auto_generated|divider|divider|StageOut[414]~199\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[414]~199_combout\ = (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~15_combout\))) # (!\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[380]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e04",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[380]~197_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[414]~199_combout\);

-- Location: LC_X20_Y10_N7
\U5|Div1|auto_generated|divider|divider|StageOut[413]~212\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[413]~212_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~15_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[396]~211_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[396]~211_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~15_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[413]~212_combout\);

-- Location: LC_X19_Y10_N9
\U5|Div1|auto_generated|divider|divider|StageOut[412]~224\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|StageOut[412]~224_combout\ = ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~20_combout\))) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|StageOut[395]~223_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[395]~223_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~20_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|StageOut[412]~224_combout\);

-- Location: LC_X19_Y10_N5
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~18\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~18_cout0\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[412]~224_combout\ & (\U3|frequency_r\(13) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~23_cout\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[412]~224_combout\ & ((\U3|frequency_r\(13)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~23_cout\))))
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~18COUT1_121\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[412]~224_combout\ & (\U3|frequency_r\(13) & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~23_cout\)) # (!\U5|Div1|auto_generated|divider|divider|StageOut[412]~224_combout\ & ((\U3|frequency_r\(13)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[412]~224_combout\,
	datab => \U3|frequency_r\(13),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~23_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~16\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~18_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~18COUT1_121\);

-- Location: LC_X19_Y10_N6
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~13\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~13_cout0\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[413]~212_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~18_cout0\) # 
-- (!\U3|frequency_r\(14)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[413]~212_combout\ & (!\U3|frequency_r\(14) & !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~18_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~13COUT1_123\ = CARRY((\U5|Div1|auto_generated|divider|divider|StageOut[413]~212_combout\ & ((!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~18COUT1_121\) # 
-- (!\U3|frequency_r\(14)))) # (!\U5|Div1|auto_generated|divider|divider|StageOut[413]~212_combout\ & (!\U3|frequency_r\(14) & !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~18COUT1_121\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[413]~212_combout\,
	datab => \U3|frequency_r\(14),
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~23_cout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~18_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~18COUT1_121\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~11\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~13_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~13COUT1_123\);

-- Location: LC_X19_Y10_N7
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~8\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~8_cout0\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[414]~200_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[414]~199_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~13_cout0\)))
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~8COUT1_125\ = CARRY((!\U5|Div1|auto_generated|divider|divider|StageOut[414]~200_combout\ & (!\U5|Div1|auto_generated|divider|divider|StageOut[414]~199_combout\ & 
-- !\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~13COUT1_123\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff01",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|StageOut[414]~200_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|StageOut[414]~199_combout\,
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~23_cout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~13_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~13COUT1_123\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~6\,
	cout0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~8_cout0\,
	cout1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~8COUT1_125\);

-- Location: LC_X19_Y10_N8
\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~0_combout\ = (((!(!\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~23_cout\ & \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~8_cout0\) # 
-- (\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~23_cout\ & \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~8COUT1_125\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~23_cout\,
	cin0 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~8_cout0\,
	cin1 => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~8COUT1_125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~0_combout\);

-- Location: LC_X18_Y10_N1
\U3|frequency_r[15]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~5\ = ((D1_frequency_r[15] & (\U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\)) # (!D1_frequency_r[15] & 
-- ((\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~0_combout\))))
-- \U3|frequency_r\(15) = DFFEAS(\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~5\, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~11_combout\, \U2|mem_2\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	datac => \U2|mem_2\(7),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~0_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~5\,
	regout => \U3|frequency_r\(15));

-- Location: LC_X22_Y9_N6
\U5|tick[26]~0\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[26]~0_combout\ = (\U5|Div1|auto_generated|divider|divider|sel\(1)) # (((\U3|frequency_r\(1)) # (\U3|frequency_r\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(1),
	datac => \U3|frequency_r\(1),
	datad => \U3|frequency_r\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[26]~0_combout\);

-- Location: LC_X22_Y9_N4
\U5|tick[22]~4\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[22]~4_combout\ = (\U3|frequency_r\(15)) # (((!\U5|Div0|auto_generated|divider|divider|selnose[72]~1\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(15),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[22]~4_combout\);

-- Location: LC_X24_Y10_N2
\U5|tick[17]~9\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[17]~9_combout\ = ((\U3|frequency_r\(10)) # ((\U3|frequency_r\(15)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\))) # (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffdf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datab => \U3|frequency_r\(10),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	datad => \U3|frequency_r\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[17]~9_combout\);

-- Location: LC_X22_Y9_N5
\U5|tick[12]~14\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[12]~14_combout\ = (\U3|frequency_r\(15) & (\U5|Div0|auto_generated|divider|divider|selnose[72]~1\ & (\U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\))) # (!\U3|frequency_r\(15) & 
-- (((\U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(15),
	datab => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[12]~14_combout\);

-- Location: LC_X16_Y10_N6
\U5|tick[7]~19\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[7]~19_combout\ = (\U3|frequency_r\(15) & (!\U5|Div1|auto_generated|divider|divider|sel\(9) & (\U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\))) # (!\U3|frequency_r\(15) & 
-- (((\U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7520",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(15),
	datab => \U5|Div1|auto_generated|divider|divider|sel\(9),
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_9|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_19|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[7]~19_combout\);

-- Location: LC_X20_Y10_N8
\U5|tick[2]~24\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[2]~24_combout\ = ((\U3|frequency_r\(15) & (\U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\)) # (!\U3|frequency_r\(15) & ((\U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(15),
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_14|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_24|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[2]~24_combout\);

-- Location: LC_X20_Y10_N4
\U5|tick[1]~25\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[1]~25_combout\ = ((\U3|frequency_r\(15) & (\U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\)) # (!\U3|frequency_r\(15) & ((\U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(15),
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_25|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[1]~25_combout\);

-- Location: LC_X18_Y10_N2
\U5|LessThan2~132\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~132_cout0\ = CARRY((\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~5\ & (!\U5|tock\(0))))
-- \U5|LessThan2~132COUT1_158\ = CARRY((\U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~5\ & (!\U5|tock\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff22",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_26|add_sub_cella[1]~5\,
	datab => \U5|tock\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~130\,
	cout0 => \U5|LessThan2~132_cout0\,
	cout1 => \U5|LessThan2~132COUT1_158\);

-- Location: LC_X18_Y10_N3
\U5|LessThan2~127\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~127_cout0\ = CARRY((\U5|tock\(1) & ((!\U5|LessThan2~132_cout0\) # (!\U5|tick[1]~25_combout\))) # (!\U5|tock\(1) & (!\U5|tick[1]~25_combout\ & !\U5|LessThan2~132_cout0\)))
-- \U5|LessThan2~127COUT1_160\ = CARRY((\U5|tock\(1) & ((!\U5|LessThan2~132COUT1_158\) # (!\U5|tick[1]~25_combout\))) # (!\U5|tock\(1) & (!\U5|tick[1]~25_combout\ & !\U5|LessThan2~132COUT1_158\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(1),
	datab => \U5|tick[1]~25_combout\,
	cin0 => \U5|LessThan2~132_cout0\,
	cin1 => \U5|LessThan2~132COUT1_158\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~125\,
	cout0 => \U5|LessThan2~127_cout0\,
	cout1 => \U5|LessThan2~127COUT1_160\);

-- Location: LC_X18_Y10_N4
\U5|LessThan2~122\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~122_cout\ = CARRY((\U5|tick[2]~24_combout\ & ((!\U5|LessThan2~127COUT1_160\) # (!\U5|tock\(2)))) # (!\U5|tick[2]~24_combout\ & (!\U5|tock\(2) & !\U5|LessThan2~127COUT1_160\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tick[2]~24_combout\,
	datab => \U5|tock\(2),
	cin0 => \U5|LessThan2~127_cout0\,
	cin1 => \U5|LessThan2~127COUT1_160\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~120\,
	cout => \U5|LessThan2~122_cout\);

-- Location: LC_X17_Y10_N0
\U5|tick[6]~20\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[6]~20_combout\ = (\U3|frequency_r\(15) & (\U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\ & (\U5|Div1|auto_generated|divider|divider|sel[9]~0\))) # (!\U3|frequency_r\(15) & 
-- (((\U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_20|add_sub_cella[1]~0_combout\,
	datad => \U3|frequency_r\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[6]~20_combout\);

-- Location: LC_X19_Y9_N9
\U5|tick[5]~21\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[5]~21_combout\ = (\U3|frequency_r\(15) & (\U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|selnose[198]~4\))) # (!\U3|frequency_r\(15) & 
-- (((\U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	datab => \U3|frequency_r\(15),
	datac => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_21|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[5]~21_combout\);

-- Location: LC_X20_Y10_N6
\U5|tick[4]~22\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[4]~22_combout\ = (\U3|frequency_r\(15) & (\U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\ & ((\U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\)))) # (!\U3|frequency_r\(15) & 
-- (((\U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(15),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_12|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_22|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|selnose[216]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[4]~22_combout\);

-- Location: LC_X20_Y10_N3
\U5|tick[3]~23\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[3]~23_combout\ = (\U3|frequency_r\(15) & (\U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\ & ((!\U3|frequency_r\(14))))) # (!\U3|frequency_r\(15) & 
-- (((\U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "50d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(15),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_13|add_sub_cella[1]~0_combout\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_23|add_sub_cella[1]~0_combout\,
	datad => \U3|frequency_r\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[3]~23_combout\);

-- Location: LC_X18_Y10_N5
\U5|LessThan2~117\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~117_cout0\ = CARRY((\U5|tick[3]~23_combout\ & (\U5|tock\(3) & !\U5|LessThan2~122_cout\)) # (!\U5|tick[3]~23_combout\ & ((\U5|tock\(3)) # (!\U5|LessThan2~122_cout\))))
-- \U5|LessThan2~117COUT1_162\ = CARRY((\U5|tick[3]~23_combout\ & (\U5|tock\(3) & !\U5|LessThan2~122_cout\)) # (!\U5|tick[3]~23_combout\ & ((\U5|tock\(3)) # (!\U5|LessThan2~122_cout\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tick[3]~23_combout\,
	datab => \U5|tock\(3),
	cin => \U5|LessThan2~122_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~115\,
	cout0 => \U5|LessThan2~117_cout0\,
	cout1 => \U5|LessThan2~117COUT1_162\);

-- Location: LC_X18_Y10_N6
\U5|LessThan2~112\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~112_cout0\ = CARRY((\U5|tock\(4) & (\U5|tick[4]~22_combout\ & !\U5|LessThan2~117_cout0\)) # (!\U5|tock\(4) & ((\U5|tick[4]~22_combout\) # (!\U5|LessThan2~117_cout0\))))
-- \U5|LessThan2~112COUT1_164\ = CARRY((\U5|tock\(4) & (\U5|tick[4]~22_combout\ & !\U5|LessThan2~117COUT1_162\)) # (!\U5|tock\(4) & ((\U5|tick[4]~22_combout\) # (!\U5|LessThan2~117COUT1_162\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(4),
	datab => \U5|tick[4]~22_combout\,
	cin => \U5|LessThan2~122_cout\,
	cin0 => \U5|LessThan2~117_cout0\,
	cin1 => \U5|LessThan2~117COUT1_162\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~110\,
	cout0 => \U5|LessThan2~112_cout0\,
	cout1 => \U5|LessThan2~112COUT1_164\);

-- Location: LC_X18_Y10_N7
\U5|LessThan2~107\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~107_cout0\ = CARRY((\U5|tick[5]~21_combout\ & (\U5|tock\(5) & !\U5|LessThan2~112_cout0\)) # (!\U5|tick[5]~21_combout\ & ((\U5|tock\(5)) # (!\U5|LessThan2~112_cout0\))))
-- \U5|LessThan2~107COUT1_166\ = CARRY((\U5|tick[5]~21_combout\ & (\U5|tock\(5) & !\U5|LessThan2~112COUT1_164\)) # (!\U5|tick[5]~21_combout\ & ((\U5|tock\(5)) # (!\U5|LessThan2~112COUT1_164\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tick[5]~21_combout\,
	datab => \U5|tock\(5),
	cin => \U5|LessThan2~122_cout\,
	cin0 => \U5|LessThan2~112_cout0\,
	cin1 => \U5|LessThan2~112COUT1_164\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~105\,
	cout0 => \U5|LessThan2~107_cout0\,
	cout1 => \U5|LessThan2~107COUT1_166\);

-- Location: LC_X18_Y10_N8
\U5|LessThan2~102\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~102_cout0\ = CARRY((\U5|tock\(6) & (\U5|tick[6]~20_combout\ & !\U5|LessThan2~107_cout0\)) # (!\U5|tock\(6) & ((\U5|tick[6]~20_combout\) # (!\U5|LessThan2~107_cout0\))))
-- \U5|LessThan2~102COUT1_168\ = CARRY((\U5|tock\(6) & (\U5|tick[6]~20_combout\ & !\U5|LessThan2~107COUT1_166\)) # (!\U5|tock\(6) & ((\U5|tick[6]~20_combout\) # (!\U5|LessThan2~107COUT1_166\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(6),
	datab => \U5|tick[6]~20_combout\,
	cin => \U5|LessThan2~122_cout\,
	cin0 => \U5|LessThan2~107_cout0\,
	cin1 => \U5|LessThan2~107COUT1_166\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~100\,
	cout0 => \U5|LessThan2~102_cout0\,
	cout1 => \U5|LessThan2~102COUT1_168\);

-- Location: LC_X18_Y10_N9
\U5|LessThan2~97\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~97_cout\ = CARRY((\U5|tick[7]~19_combout\ & (\U5|tock\(7) & !\U5|LessThan2~102COUT1_168\)) # (!\U5|tick[7]~19_combout\ & ((\U5|tock\(7)) # (!\U5|LessThan2~102COUT1_168\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tick[7]~19_combout\,
	datab => \U5|tock\(7),
	cin => \U5|LessThan2~122_cout\,
	cin0 => \U5|LessThan2~102_cout0\,
	cin1 => \U5|LessThan2~102COUT1_168\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~95\,
	cout => \U5|LessThan2~97_cout\);

-- Location: LC_X21_Y9_N2
\U5|tick[11]~15\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[11]~15_combout\ = (\U3|frequency_r\(15) & (\U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\ & (!\U5|Div1|auto_generated|divider|divider|sel\(5)))) # (!\U3|frequency_r\(15) & 
-- (((\U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2f20",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\,
	datab => \U5|Div1|auto_generated|divider|divider|sel\(5),
	datac => \U3|frequency_r\(15),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_15|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[11]~15_combout\);

-- Location: LC_X19_Y9_N8
\U5|tick[10]~16\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[10]~16_combout\ = (\U3|frequency_r\(15) & (\U5|Div1|auto_generated|divider|divider|sel[5]~2\ & ((\U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\)))) # (!\U3|frequency_r\(15) & 
-- (((\U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[5]~2\,
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_16|add_sub_cella[1]~0_combout\,
	datac => \U3|frequency_r\(15),
	datad => \U5|Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[10]~16_combout\);

-- Location: LC_X16_Y10_N7
\U5|tick[9]~17\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[9]~17_combout\ = (\U3|frequency_r\(15) & (\U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\ & (\U5|Div0|auto_generated|divider|divider|selnose[126]~0\))) # (!\U3|frequency_r\(15) & 
-- (((\U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(15),
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_17|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[9]~17_combout\);

-- Location: LC_X19_Y9_N6
\U5|tick[8]~18\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[8]~18_combout\ = (\U3|frequency_r\(15) & (\U5|Div0|auto_generated|divider|divider|selnose[144]~3\ & (\U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\))) # (!\U3|frequency_r\(15) & 
-- (((\U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(15),
	datab => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_18|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[8]~18_combout\);

-- Location: LC_X18_Y9_N0
\U5|LessThan2~92\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~92_cout0\ = CARRY((\U5|tick[8]~18_combout\ & ((!\U5|LessThan2~97_cout\) # (!\U5|tock\(8)))) # (!\U5|tick[8]~18_combout\ & (!\U5|tock\(8) & !\U5|LessThan2~97_cout\)))
-- \U5|LessThan2~92COUT1_170\ = CARRY((\U5|tick[8]~18_combout\ & ((!\U5|LessThan2~97_cout\) # (!\U5|tock\(8)))) # (!\U5|tick[8]~18_combout\ & (!\U5|tock\(8) & !\U5|LessThan2~97_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tick[8]~18_combout\,
	datab => \U5|tock\(8),
	cin => \U5|LessThan2~97_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~90\,
	cout0 => \U5|LessThan2~92_cout0\,
	cout1 => \U5|LessThan2~92COUT1_170\);

-- Location: LC_X18_Y9_N1
\U5|LessThan2~87\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~87_cout0\ = CARRY((\U5|tock\(9) & ((!\U5|LessThan2~92_cout0\) # (!\U5|tick[9]~17_combout\))) # (!\U5|tock\(9) & (!\U5|tick[9]~17_combout\ & !\U5|LessThan2~92_cout0\)))
-- \U5|LessThan2~87COUT1_172\ = CARRY((\U5|tock\(9) & ((!\U5|LessThan2~92COUT1_170\) # (!\U5|tick[9]~17_combout\))) # (!\U5|tock\(9) & (!\U5|tick[9]~17_combout\ & !\U5|LessThan2~92COUT1_170\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(9),
	datab => \U5|tick[9]~17_combout\,
	cin => \U5|LessThan2~97_cout\,
	cin0 => \U5|LessThan2~92_cout0\,
	cin1 => \U5|LessThan2~92COUT1_170\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~85\,
	cout0 => \U5|LessThan2~87_cout0\,
	cout1 => \U5|LessThan2~87COUT1_172\);

-- Location: LC_X18_Y9_N2
\U5|LessThan2~82\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~82_cout0\ = CARRY((\U5|tick[10]~16_combout\ & ((!\U5|LessThan2~87_cout0\) # (!\U5|tock\(10)))) # (!\U5|tick[10]~16_combout\ & (!\U5|tock\(10) & !\U5|LessThan2~87_cout0\)))
-- \U5|LessThan2~82COUT1_174\ = CARRY((\U5|tick[10]~16_combout\ & ((!\U5|LessThan2~87COUT1_172\) # (!\U5|tock\(10)))) # (!\U5|tick[10]~16_combout\ & (!\U5|tock\(10) & !\U5|LessThan2~87COUT1_172\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tick[10]~16_combout\,
	datab => \U5|tock\(10),
	cin => \U5|LessThan2~97_cout\,
	cin0 => \U5|LessThan2~87_cout0\,
	cin1 => \U5|LessThan2~87COUT1_172\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~80\,
	cout0 => \U5|LessThan2~82_cout0\,
	cout1 => \U5|LessThan2~82COUT1_174\);

-- Location: LC_X18_Y9_N3
\U5|LessThan2~77\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~77_cout0\ = CARRY((\U5|tock\(11) & ((!\U5|LessThan2~82_cout0\) # (!\U5|tick[11]~15_combout\))) # (!\U5|tock\(11) & (!\U5|tick[11]~15_combout\ & !\U5|LessThan2~82_cout0\)))
-- \U5|LessThan2~77COUT1_176\ = CARRY((\U5|tock\(11) & ((!\U5|LessThan2~82COUT1_174\) # (!\U5|tick[11]~15_combout\))) # (!\U5|tock\(11) & (!\U5|tick[11]~15_combout\ & !\U5|LessThan2~82COUT1_174\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(11),
	datab => \U5|tick[11]~15_combout\,
	cin => \U5|LessThan2~97_cout\,
	cin0 => \U5|LessThan2~82_cout0\,
	cin1 => \U5|LessThan2~82COUT1_174\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~75\,
	cout0 => \U5|LessThan2~77_cout0\,
	cout1 => \U5|LessThan2~77COUT1_176\);

-- Location: LC_X18_Y9_N4
\U5|LessThan2~72\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~72_cout\ = CARRY((\U5|tick[12]~14_combout\ & ((!\U5|LessThan2~77COUT1_176\) # (!\U5|tock\(12)))) # (!\U5|tick[12]~14_combout\ & (!\U5|tock\(12) & !\U5|LessThan2~77COUT1_176\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tick[12]~14_combout\,
	datab => \U5|tock\(12),
	cin => \U5|LessThan2~97_cout\,
	cin0 => \U5|LessThan2~77_cout0\,
	cin1 => \U5|LessThan2~77COUT1_176\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~70\,
	cout => \U5|LessThan2~72_cout\);

-- Location: LC_X21_Y12_N5
\U5|Div1|auto_generated|divider|divider|selnose[280]\ : cyclone_lcell
-- Equation(s):
-- \U5|Div1|auto_generated|divider|divider|selnose\(280) = (((!\U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\))) # (!\U5|Div1|auto_generated|divider|divider|sel[9]~0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f5f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[9]~0\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_10|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|Div1|auto_generated|divider|divider|selnose\(280));

-- Location: LC_X21_Y12_N4
\U5|tick[16]~10\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[16]~10_combout\ = (\U3|frequency_r\(15) & ((\U5|Div1|auto_generated|divider|divider|sel\(1)) # ((\U3|frequency_r\(1))))) # (!\U3|frequency_r\(15) & (((\U5|Div1|auto_generated|divider|divider|selnose\(280)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel\(1),
	datab => \U5|Div1|auto_generated|divider|divider|selnose\(280),
	datac => \U3|frequency_r\(15),
	datad => \U3|frequency_r\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[16]~10_combout\);

-- Location: LC_X22_Y9_N2
\U5|tick[15]~11\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[15]~11_combout\ = (\U3|frequency_r\(15) & (((\U5|Div1|auto_generated|divider|divider|sel\(1))))) # (!\U3|frequency_r\(15) & (((!\U5|Div0|auto_generated|divider|divider|selnose[198]~4\)) # 
-- (!\U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f077",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|add_sub_11|add_sub_cella[1]~0_combout\,
	datab => \U5|Div0|auto_generated|divider|divider|selnose[198]~4\,
	datac => \U5|Div1|auto_generated|divider|divider|sel\(1),
	datad => \U3|frequency_r\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[15]~11_combout\);

-- Location: LC_X21_Y9_N3
\U5|tick[14]~12\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[14]~12_combout\ = (\U3|frequency_r\(15) & (((!\U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\)) # (!\U5|Div1|auto_generated|divider|divider|sel[1]~1\))) # (!\U3|frequency_r\(15) & 
-- (((\U5|Div1|auto_generated|divider|divider|selnose\(336)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7f70",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div1|auto_generated|divider|divider|sel[1]~1\,
	datab => \U5|Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\,
	datac => \U3|frequency_r\(15),
	datad => \U5|Div1|auto_generated|divider|divider|selnose\(336),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[14]~12_combout\);

-- Location: LC_X22_Y9_N8
\U5|tick[13]~13\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[13]~13_combout\ = (\U3|frequency_r\(15) & (((!\U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\)) # (!\U5|Div0|auto_generated|divider|divider|selnose[54]~2\))) # (!\U3|frequency_r\(15) & 
-- (((\U5|Div1|auto_generated|divider|divider|selnose\(364)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7f2a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(15),
	datab => \U5|Div0|auto_generated|divider|divider|selnose[54]~2\,
	datac => \U5|Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\,
	datad => \U5|Div1|auto_generated|divider|divider|selnose\(364),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[13]~13_combout\);

-- Location: LC_X18_Y9_N5
\U5|LessThan2~67\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~67_cout0\ = CARRY((\U5|tick[13]~13_combout\ & ((\U5|tock\(13)) # (!\U5|LessThan2~72_cout\))) # (!\U5|tick[13]~13_combout\ & (\U5|tock\(13) & !\U5|LessThan2~72_cout\)))
-- \U5|LessThan2~67COUT1_178\ = CARRY((\U5|tick[13]~13_combout\ & ((\U5|tock\(13)) # (!\U5|LessThan2~72_cout\))) # (!\U5|tick[13]~13_combout\ & (\U5|tock\(13) & !\U5|LessThan2~72_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff8e",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tick[13]~13_combout\,
	datab => \U5|tock\(13),
	cin => \U5|LessThan2~72_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~65\,
	cout0 => \U5|LessThan2~67_cout0\,
	cout1 => \U5|LessThan2~67COUT1_178\);

-- Location: LC_X18_Y9_N6
\U5|LessThan2~62\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~62_cout0\ = CARRY((\U5|tock\(14) & (!\U5|tick[14]~12_combout\ & !\U5|LessThan2~67_cout0\)) # (!\U5|tock\(14) & ((!\U5|LessThan2~67_cout0\) # (!\U5|tick[14]~12_combout\))))
-- \U5|LessThan2~62COUT1_180\ = CARRY((\U5|tock\(14) & (!\U5|tick[14]~12_combout\ & !\U5|LessThan2~67COUT1_178\)) # (!\U5|tock\(14) & ((!\U5|LessThan2~67COUT1_178\) # (!\U5|tick[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff17",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(14),
	datab => \U5|tick[14]~12_combout\,
	cin => \U5|LessThan2~72_cout\,
	cin0 => \U5|LessThan2~67_cout0\,
	cin1 => \U5|LessThan2~67COUT1_178\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~60\,
	cout0 => \U5|LessThan2~62_cout0\,
	cout1 => \U5|LessThan2~62COUT1_180\);

-- Location: LC_X18_Y9_N7
\U5|LessThan2~57\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~57_cout0\ = CARRY((\U5|tick[15]~11_combout\ & ((\U5|tock\(15)) # (!\U5|LessThan2~62_cout0\))) # (!\U5|tick[15]~11_combout\ & (\U5|tock\(15) & !\U5|LessThan2~62_cout0\)))
-- \U5|LessThan2~57COUT1_182\ = CARRY((\U5|tick[15]~11_combout\ & ((\U5|tock\(15)) # (!\U5|LessThan2~62COUT1_180\))) # (!\U5|tick[15]~11_combout\ & (\U5|tock\(15) & !\U5|LessThan2~62COUT1_180\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff8e",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tick[15]~11_combout\,
	datab => \U5|tock\(15),
	cin => \U5|LessThan2~72_cout\,
	cin0 => \U5|LessThan2~62_cout0\,
	cin1 => \U5|LessThan2~62COUT1_180\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~55\,
	cout0 => \U5|LessThan2~57_cout0\,
	cout1 => \U5|LessThan2~57COUT1_182\);

-- Location: LC_X18_Y9_N8
\U5|LessThan2~52\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~52_cout0\ = CARRY((\U5|tock\(16) & (!\U5|tick[16]~10_combout\ & !\U5|LessThan2~57_cout0\)) # (!\U5|tock\(16) & ((!\U5|LessThan2~57_cout0\) # (!\U5|tick[16]~10_combout\))))
-- \U5|LessThan2~52COUT1_184\ = CARRY((\U5|tock\(16) & (!\U5|tick[16]~10_combout\ & !\U5|LessThan2~57COUT1_182\)) # (!\U5|tock\(16) & ((!\U5|LessThan2~57COUT1_182\) # (!\U5|tick[16]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff17",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(16),
	datab => \U5|tick[16]~10_combout\,
	cin => \U5|LessThan2~72_cout\,
	cin0 => \U5|LessThan2~57_cout0\,
	cin1 => \U5|LessThan2~57COUT1_182\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~50\,
	cout0 => \U5|LessThan2~52_cout0\,
	cout1 => \U5|LessThan2~52COUT1_184\);

-- Location: LC_X18_Y9_N9
\U5|LessThan2~47\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~47_cout\ = CARRY((\U5|tick[17]~9_combout\ & ((\U5|tock\(17)) # (!\U5|LessThan2~52COUT1_184\))) # (!\U5|tick[17]~9_combout\ & (\U5|tock\(17) & !\U5|LessThan2~52COUT1_184\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff8e",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tick[17]~9_combout\,
	datab => \U5|tock\(17),
	cin => \U5|LessThan2~72_cout\,
	cin0 => \U5|LessThan2~52_cout0\,
	cin1 => \U5|LessThan2~52COUT1_184\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~45\,
	cout => \U5|LessThan2~47_cout\);

-- Location: LC_X21_Y9_N4
\U5|tick[21]~5\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[21]~5_combout\ = (\U3|frequency_r\(15)) # (((\U5|Div1|auto_generated|divider|divider|sel\(5)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(15),
	datac => \U5|Div1|auto_generated|divider|divider|sel\(5),
	datad => \U5|Div1|auto_generated|divider|divider|add_sub_5|add_sub_cella[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[21]~5_combout\);

-- Location: LC_X26_Y12_N6
\U5|tick[20]~6\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[20]~6_combout\ = (\U3|frequency_r\(7)) # (((\U3|frequency_r\(15)) # (!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffbf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(7),
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_6|add_sub_cella[1]~0_combout\,
	datac => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	datad => \U3|frequency_r\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[20]~6_combout\);

-- Location: LC_X26_Y12_N7
\U5|tick[19]~7\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[19]~7_combout\ = ((\U3|frequency_r\(15)) # ((!\U5|Div0|auto_generated|divider|divider|selnose[126]~0\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|frequency_r\(15),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_7|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|selnose[126]~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[19]~7_combout\);

-- Location: LC_X26_Y12_N9
\U5|tick[18]~8\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[18]~8_combout\ = (((\U3|frequency_r\(15)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\))) # (!\U5|Div0|auto_generated|divider|divider|selnose[144]~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff5f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|Div0|auto_generated|divider|divider|selnose[144]~3\,
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_8|add_sub_cella[1]~0_combout\,
	datad => \U3|frequency_r\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[18]~8_combout\);

-- Location: LC_X18_Y8_N0
\U5|LessThan2~42\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~42_cout0\ = CARRY((\U5|tick[18]~8_combout\ & (!\U5|tock\(18) & !\U5|LessThan2~47_cout\)) # (!\U5|tick[18]~8_combout\ & ((!\U5|LessThan2~47_cout\) # (!\U5|tock\(18)))))
-- \U5|LessThan2~42COUT1_186\ = CARRY((\U5|tick[18]~8_combout\ & (!\U5|tock\(18) & !\U5|LessThan2~47_cout\)) # (!\U5|tick[18]~8_combout\ & ((!\U5|LessThan2~47_cout\) # (!\U5|tock\(18)))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff17",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tick[18]~8_combout\,
	datab => \U5|tock\(18),
	cin => \U5|LessThan2~47_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~40\,
	cout0 => \U5|LessThan2~42_cout0\,
	cout1 => \U5|LessThan2~42COUT1_186\);

-- Location: LC_X18_Y8_N1
\U5|LessThan2~37\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~37_cout0\ = CARRY((\U5|tock\(19) & ((\U5|tick[19]~7_combout\) # (!\U5|LessThan2~42_cout0\))) # (!\U5|tock\(19) & (\U5|tick[19]~7_combout\ & !\U5|LessThan2~42_cout0\)))
-- \U5|LessThan2~37COUT1_188\ = CARRY((\U5|tock\(19) & ((\U5|tick[19]~7_combout\) # (!\U5|LessThan2~42COUT1_186\))) # (!\U5|tock\(19) & (\U5|tick[19]~7_combout\ & !\U5|LessThan2~42COUT1_186\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff8e",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(19),
	datab => \U5|tick[19]~7_combout\,
	cin => \U5|LessThan2~47_cout\,
	cin0 => \U5|LessThan2~42_cout0\,
	cin1 => \U5|LessThan2~42COUT1_186\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~35\,
	cout0 => \U5|LessThan2~37_cout0\,
	cout1 => \U5|LessThan2~37COUT1_188\);

-- Location: LC_X18_Y8_N2
\U5|LessThan2~32\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~32_cout0\ = CARRY((\U5|tick[20]~6_combout\ & (!\U5|tock\(20) & !\U5|LessThan2~37_cout0\)) # (!\U5|tick[20]~6_combout\ & ((!\U5|LessThan2~37_cout0\) # (!\U5|tock\(20)))))
-- \U5|LessThan2~32COUT1_190\ = CARRY((\U5|tick[20]~6_combout\ & (!\U5|tock\(20) & !\U5|LessThan2~37COUT1_188\)) # (!\U5|tick[20]~6_combout\ & ((!\U5|LessThan2~37COUT1_188\) # (!\U5|tock\(20)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff17",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tick[20]~6_combout\,
	datab => \U5|tock\(20),
	cin => \U5|LessThan2~47_cout\,
	cin0 => \U5|LessThan2~37_cout0\,
	cin1 => \U5|LessThan2~37COUT1_188\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~30\,
	cout0 => \U5|LessThan2~32_cout0\,
	cout1 => \U5|LessThan2~32COUT1_190\);

-- Location: LC_X18_Y8_N3
\U5|LessThan2~27\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~27_cout0\ = CARRY((\U5|tick[21]~5_combout\ & ((\U5|tock\(21)) # (!\U5|LessThan2~32_cout0\))) # (!\U5|tick[21]~5_combout\ & (\U5|tock\(21) & !\U5|LessThan2~32_cout0\)))
-- \U5|LessThan2~27COUT1_192\ = CARRY((\U5|tick[21]~5_combout\ & ((\U5|tock\(21)) # (!\U5|LessThan2~32COUT1_190\))) # (!\U5|tick[21]~5_combout\ & (\U5|tock\(21) & !\U5|LessThan2~32COUT1_190\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff8e",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tick[21]~5_combout\,
	datab => \U5|tock\(21),
	cin => \U5|LessThan2~47_cout\,
	cin0 => \U5|LessThan2~32_cout0\,
	cin1 => \U5|LessThan2~32COUT1_190\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~25\,
	cout0 => \U5|LessThan2~27_cout0\,
	cout1 => \U5|LessThan2~27COUT1_192\);

-- Location: LC_X18_Y8_N4
\U5|LessThan2~22\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~22_cout\ = CARRY((\U5|tock\(22) & (!\U5|tick[22]~4_combout\ & !\U5|LessThan2~27COUT1_192\)) # (!\U5|tock\(22) & ((!\U5|LessThan2~27COUT1_192\) # (!\U5|tick[22]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff17",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(22),
	datab => \U5|tick[22]~4_combout\,
	cin => \U5|LessThan2~47_cout\,
	cin0 => \U5|LessThan2~27_cout0\,
	cin1 => \U5|LessThan2~27COUT1_192\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~20\,
	cout => \U5|LessThan2~22_cout\);

-- Location: LC_X21_Y9_N0
\U5|tick[25]~1\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[25]~1_combout\ = (\U3|frequency_r\(15)) # ((\U5|Div1|auto_generated|divider|divider|sel\(1)) # ((!\U3|frequency_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eeff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(15),
	datab => \U5|Div1|auto_generated|divider|divider|sel\(1),
	datad => \U3|frequency_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[25]~1_combout\);

-- Location: LC_X23_Y9_N4
\U5|tick[24]~2\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[24]~2_combout\ = (((\U3|frequency_r\(15)) # (!\U5|Div1|auto_generated|divider|divider|sel[1]~1\)) # (!\U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|Div1|auto_generated|divider|divider|add_sub_2|add_sub_cella[1]~0_combout\,
	datac => \U3|frequency_r\(15),
	datad => \U5|Div1|auto_generated|divider|divider|sel[1]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[24]~2_combout\);

-- Location: LC_X22_Y9_N9
\U5|tick[23]~3\ : cyclone_lcell
-- Equation(s):
-- \U5|tick[23]~3_combout\ = (\U3|frequency_r\(15)) # ((\U3|frequency_r\(4)) # ((!\U5|Div0|auto_generated|divider|divider|selnose[72]~1\) # (!\U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "efff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|frequency_r\(15),
	datab => \U3|frequency_r\(4),
	datac => \U5|Div1|auto_generated|divider|divider|add_sub_3|add_sub_cella[1]~0_combout\,
	datad => \U5|Div0|auto_generated|divider|divider|selnose[72]~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|tick[23]~3_combout\);

-- Location: LC_X18_Y8_N5
\U5|LessThan2~17\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~17_cout0\ = CARRY((\U5|tick[23]~3_combout\ & ((\U5|tock\(23)) # (!\U5|LessThan2~22_cout\))) # (!\U5|tick[23]~3_combout\ & (\U5|tock\(23) & !\U5|LessThan2~22_cout\)))
-- \U5|LessThan2~17COUT1_194\ = CARRY((\U5|tick[23]~3_combout\ & ((\U5|tock\(23)) # (!\U5|LessThan2~22_cout\))) # (!\U5|tick[23]~3_combout\ & (\U5|tock\(23) & !\U5|LessThan2~22_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff8e",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tick[23]~3_combout\,
	datab => \U5|tock\(23),
	cin => \U5|LessThan2~22_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~15\,
	cout0 => \U5|LessThan2~17_cout0\,
	cout1 => \U5|LessThan2~17COUT1_194\);

-- Location: LC_X18_Y8_N6
\U5|LessThan2~12\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~12_cout0\ = CARRY((\U5|tock\(24) & (!\U5|tick[24]~2_combout\ & !\U5|LessThan2~17_cout0\)) # (!\U5|tock\(24) & ((!\U5|LessThan2~17_cout0\) # (!\U5|tick[24]~2_combout\))))
-- \U5|LessThan2~12COUT1_196\ = CARRY((\U5|tock\(24) & (!\U5|tick[24]~2_combout\ & !\U5|LessThan2~17COUT1_194\)) # (!\U5|tock\(24) & ((!\U5|LessThan2~17COUT1_194\) # (!\U5|tick[24]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff17",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(24),
	datab => \U5|tick[24]~2_combout\,
	cin => \U5|LessThan2~22_cout\,
	cin0 => \U5|LessThan2~17_cout0\,
	cin1 => \U5|LessThan2~17COUT1_194\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~10\,
	cout0 => \U5|LessThan2~12_cout0\,
	cout1 => \U5|LessThan2~12COUT1_196\);

-- Location: LC_X18_Y8_N7
\U5|LessThan2~7\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~7_cout0\ = CARRY((\U5|tick[25]~1_combout\ & ((\U5|tock\(25)) # (!\U5|LessThan2~12_cout0\))) # (!\U5|tick[25]~1_combout\ & (\U5|tock\(25) & !\U5|LessThan2~12_cout0\)))
-- \U5|LessThan2~7COUT1_198\ = CARRY((\U5|tick[25]~1_combout\ & ((\U5|tock\(25)) # (!\U5|LessThan2~12COUT1_196\))) # (!\U5|tick[25]~1_combout\ & (\U5|tock\(25) & !\U5|LessThan2~12COUT1_196\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff8e",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tick[25]~1_combout\,
	datab => \U5|tock\(25),
	cin => \U5|LessThan2~22_cout\,
	cin0 => \U5|LessThan2~12_cout0\,
	cin1 => \U5|LessThan2~12COUT1_196\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~5\,
	cout0 => \U5|LessThan2~7_cout0\,
	cout1 => \U5|LessThan2~7COUT1_198\);

-- Location: LC_X18_Y8_N8
\U5|LessThan2~0\ : cyclone_lcell
-- Equation(s):
-- \U5|LessThan2~0_combout\ = (\U5|tock\(26) & (((!(!\U5|LessThan2~22_cout\ & \U5|LessThan2~7_cout0\) # (\U5|LessThan2~22_cout\ & \U5|LessThan2~7COUT1_198\) & !\U5|tick[26]~0_combout\)))) # (!\U5|tock\(26) & (((!\U5|tick[26]~0_combout\) # 
-- (!(!\U5|LessThan2~22_cout\ & \U5|LessThan2~7_cout0\) # (\U5|LessThan2~22_cout\ & \U5|LessThan2~7COUT1_198\)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "055f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(26),
	datad => \U5|tick[26]~0_combout\,
	cin => \U5|LessThan2~22_cout\,
	cin0 => \U5|LessThan2~7_cout0\,
	cin1 => \U5|LessThan2~7COUT1_198\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|LessThan2~0_combout\);

-- Location: LC_X16_Y9_N1
\U5|trigger_r~3\ : cyclone_lcell
-- Equation(s):
-- \U5|trigger_r~3_combout\ = (!\U5|tock\(11) & (!\U5|tock\(12) & (!\U5|tock\(13) & !\U5|tock\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(11),
	datab => \U5|tock\(12),
	datac => \U5|tock\(13),
	datad => \U5|tock\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|trigger_r~3_combout\);

-- Location: LC_X17_Y10_N1
\U5|trigger_r~1\ : cyclone_lcell
-- Equation(s):
-- \U5|trigger_r~1_combout\ = (!\U5|tock\(4) & (!\U5|tock\(6) & (!\U5|tock\(5) & !\U5|tock\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(4),
	datab => \U5|tock\(6),
	datac => \U5|tock\(5),
	datad => \U5|tock\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|trigger_r~1_combout\);

-- Location: LC_X16_Y9_N9
\U5|trigger_r~2\ : cyclone_lcell
-- Equation(s):
-- \U5|trigger_r~2_combout\ = (!\U5|tock\(10) & (!\U5|tock\(9) & (!\U5|tock\(8) & !\U5|tock\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(10),
	datab => \U5|tock\(9),
	datac => \U5|tock\(8),
	datad => \U5|tock\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|trigger_r~2_combout\);

-- Location: LC_X16_Y9_N3
\U5|trigger_r~0\ : cyclone_lcell
-- Equation(s):
-- \U5|trigger_r~0_combout\ = (!\U5|tock\(2) & (\U3|multi_pulse_r~regout\ & (\U5|tock\(1) $ (\U5|tock\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0440",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(2),
	datab => \U3|multi_pulse_r~regout\,
	datac => \U5|tock\(1),
	datad => \U5|tock\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|trigger_r~0_combout\);

-- Location: LC_X16_Y9_N2
\U5|trigger_r~4\ : cyclone_lcell
-- Equation(s):
-- \U5|trigger_r~4_combout\ = (\U5|trigger_r~3_combout\ & (\U5|trigger_r~1_combout\ & (\U5|trigger_r~2_combout\ & \U5|trigger_r~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|trigger_r~3_combout\,
	datab => \U5|trigger_r~1_combout\,
	datac => \U5|trigger_r~2_combout\,
	datad => \U5|trigger_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|trigger_r~4_combout\);

-- Location: LC_X17_Y8_N9
\U5|trigger_r~7\ : cyclone_lcell
-- Equation(s):
-- \U5|trigger_r~7_combout\ = (!\U5|tock\(24) & (!\U5|tock\(26) & (!\U5|tock\(25) & !\U5|tock\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(24),
	datab => \U5|tock\(26),
	datac => \U5|tock\(25),
	datad => \U5|tock\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|trigger_r~7_combout\);

-- Location: LC_X16_Y9_N8
\U5|trigger_r~5\ : cyclone_lcell
-- Equation(s):
-- \U5|trigger_r~5_combout\ = (!\U5|tock\(16) & (!\U5|tock\(17) & (!\U5|tock\(15) & !\U5|tock\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(16),
	datab => \U5|tock\(17),
	datac => \U5|tock\(15),
	datad => \U5|tock\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|trigger_r~5_combout\);

-- Location: LC_X18_Y8_N9
\U5|trigger_r~6\ : cyclone_lcell
-- Equation(s):
-- \U5|trigger_r~6_combout\ = (!\U5|tock\(19) & (!\U5|tock\(22) & (!\U5|tock\(21) & !\U5|tock\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U5|tock\(19),
	datab => \U5|tock\(22),
	datac => \U5|tock\(21),
	datad => \U5|tock\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|trigger_r~6_combout\);

-- Location: LC_X16_Y9_N6
\U5|trigger_r~8\ : cyclone_lcell
-- Equation(s):
-- \U5|trigger_r~8_combout\ = ((\U5|trigger_r~7_combout\ & (\U5|trigger_r~5_combout\ & \U5|trigger_r~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U5|trigger_r~7_combout\,
	datac => \U5|trigger_r~5_combout\,
	datad => \U5|trigger_r~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U5|trigger_r~8_combout\);

-- Location: LC_X16_Y9_N7
\U5|trigger_r\ : cyclone_lcell
-- Equation(s):
-- \U5|trigger_r~regout\ = DFFEAS((\U5|internal_singal~regout\ & (((\U5|trigger_r~4_combout\ & \U5|trigger_r~8_combout\)) # (!\U3|multi_pulse_r~regout\))) # (!\U5|internal_singal~regout\ & (((\U5|trigger_r~4_combout\ & \U5|trigger_r~8_combout\)))), 
-- GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U5|internal_singal~regout\,
	datab => \U3|multi_pulse_r~regout\,
	datac => \U5|trigger_r~4_combout\,
	datad => \U5|trigger_r~8_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U5|trigger_r~regout\);

-- Location: LC_X11_Y13_N9
\U3|enable_trigger_r[0]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt~36\ = (\U5|trigger_r~regout\ & ((\U3|enable_trigger_r\(1)) # ((\WideOr0~0\) # (D1_enable_trigger_r[0]))))
-- \U3|enable_trigger_r\(0) = DFFEAS(\U6|cnt~36\, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~3_combout\, \U2|mem_2\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fe00",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|enable_trigger_r\(1),
	datab => \WideOr0~0\,
	datac => \U2|mem_2\(0),
	datad => \U5|trigger_r~regout\,
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|cnt~36\,
	regout => \U3|enable_trigger_r\(0));

-- Location: LC_X11_Y13_N7
\U3|enable_trigger_r[1]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt[2]~37\ = (!\U5|trigger_r~regout\ & ((\U3|enable_trigger_r\(0)) # ((\WideOr0~0\) # (D1_enable_trigger_r[1]))))
-- \U3|enable_trigger_r\(1) = DFFEAS(\U6|cnt[2]~37\, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~3_combout\, \U2|mem_2\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00fe",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|enable_trigger_r\(0),
	datab => \WideOr0~0\,
	datac => \U2|mem_2\(1),
	datad => \U5|trigger_r~regout\,
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|cnt[2]~37\,
	regout => \U3|enable_trigger_r\(1));

-- Location: LC_X10_Y10_N4
\U6|cnt[0]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(0) = DFFEAS(((!\U6|cnt\(0))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[0]~39\ = CARRY(((\U6|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(0),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(0),
	cout => \U6|cnt[0]~39\);

-- Location: LC_X10_Y10_N5
\U6|cnt[1]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(1) = DFFEAS((\U6|cnt\(1) $ ((\U6|cnt[0]~39\))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[1]~41\ = CARRY(((!\U6|cnt[0]~39\) # (!\U6|cnt\(1))))
-- \U6|cnt[1]~41COUT1_96\ = CARRY(((!\U6|cnt[0]~39\) # (!\U6|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(1),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[0]~39\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(1),
	cout0 => \U6|cnt[1]~41\,
	cout1 => \U6|cnt[1]~41COUT1_96\);

-- Location: LC_X10_Y10_N6
\U6|cnt[2]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(2) = DFFEAS(\U6|cnt\(2) $ ((((!(!\U6|cnt[0]~39\ & \U6|cnt[1]~41\) # (\U6|cnt[0]~39\ & \U6|cnt[1]~41COUT1_96\))))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[2]~43\ = CARRY((\U6|cnt\(2) & ((!\U6|cnt[1]~41\))))
-- \U6|cnt[2]~43COUT1_98\ = CARRY((\U6|cnt\(2) & ((!\U6|cnt[1]~41COUT1_96\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U6|cnt\(2),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[0]~39\,
	cin0 => \U6|cnt[1]~41\,
	cin1 => \U6|cnt[1]~41COUT1_96\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(2),
	cout0 => \U6|cnt[2]~43\,
	cout1 => \U6|cnt[2]~43COUT1_98\);

-- Location: LC_X10_Y10_N7
\U6|cnt[3]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(3) = DFFEAS(\U6|cnt\(3) $ (((((!\U6|cnt[0]~39\ & \U6|cnt[2]~43\) # (\U6|cnt[0]~39\ & \U6|cnt[2]~43COUT1_98\))))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[3]~45\ = CARRY(((!\U6|cnt[2]~43\)) # (!\U6|cnt\(3)))
-- \U6|cnt[3]~45COUT1_100\ = CARRY(((!\U6|cnt[2]~43COUT1_98\)) # (!\U6|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U6|cnt\(3),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[0]~39\,
	cin0 => \U6|cnt[2]~43\,
	cin1 => \U6|cnt[2]~43COUT1_98\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(3),
	cout0 => \U6|cnt[3]~45\,
	cout1 => \U6|cnt[3]~45COUT1_100\);

-- Location: LC_X10_Y10_N8
\U6|cnt[4]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(4) = DFFEAS((\U6|cnt\(4) $ ((!(!\U6|cnt[0]~39\ & \U6|cnt[3]~45\) # (\U6|cnt[0]~39\ & \U6|cnt[3]~45COUT1_100\)))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[4]~47\ = CARRY(((\U6|cnt\(4) & !\U6|cnt[3]~45\)))
-- \U6|cnt[4]~47COUT1_102\ = CARRY(((\U6|cnt\(4) & !\U6|cnt[3]~45COUT1_100\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(4),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[0]~39\,
	cin0 => \U6|cnt[3]~45\,
	cin1 => \U6|cnt[3]~45COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(4),
	cout0 => \U6|cnt[4]~47\,
	cout1 => \U6|cnt[4]~47COUT1_102\);

-- Location: LC_X10_Y10_N9
\U6|cnt[5]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(5) = DFFEAS(\U6|cnt\(5) $ (((((!\U6|cnt[0]~39\ & \U6|cnt[4]~47\) # (\U6|cnt[0]~39\ & \U6|cnt[4]~47COUT1_102\))))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[5]~49\ = CARRY(((!\U6|cnt[4]~47COUT1_102\)) # (!\U6|cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U6|cnt\(5),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[0]~39\,
	cin0 => \U6|cnt[4]~47\,
	cin1 => \U6|cnt[4]~47COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(5),
	cout => \U6|cnt[5]~49\);

-- Location: LC_X10_Y9_N0
\U6|cnt[6]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(6) = DFFEAS((\U6|cnt\(6) $ ((!\U6|cnt[5]~49\))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[6]~51\ = CARRY(((\U6|cnt\(6) & !\U6|cnt[5]~49\)))
-- \U6|cnt[6]~51COUT1_104\ = CARRY(((\U6|cnt\(6) & !\U6|cnt[5]~49\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(6),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[5]~49\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(6),
	cout0 => \U6|cnt[6]~51\,
	cout1 => \U6|cnt[6]~51COUT1_104\);

-- Location: LC_X10_Y9_N1
\U6|cnt[7]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(7) = DFFEAS(\U6|cnt\(7) $ (((((!\U6|cnt[5]~49\ & \U6|cnt[6]~51\) # (\U6|cnt[5]~49\ & \U6|cnt[6]~51COUT1_104\))))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[7]~53\ = CARRY(((!\U6|cnt[6]~51\)) # (!\U6|cnt\(7)))
-- \U6|cnt[7]~53COUT1_106\ = CARRY(((!\U6|cnt[6]~51COUT1_104\)) # (!\U6|cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U6|cnt\(7),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[5]~49\,
	cin0 => \U6|cnt[6]~51\,
	cin1 => \U6|cnt[6]~51COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(7),
	cout0 => \U6|cnt[7]~53\,
	cout1 => \U6|cnt[7]~53COUT1_106\);

-- Location: LC_X10_Y9_N2
\U6|cnt[8]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(8) = DFFEAS(\U6|cnt\(8) $ ((((!(!\U6|cnt[5]~49\ & \U6|cnt[7]~53\) # (\U6|cnt[5]~49\ & \U6|cnt[7]~53COUT1_106\))))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[8]~55\ = CARRY((\U6|cnt\(8) & ((!\U6|cnt[7]~53\))))
-- \U6|cnt[8]~55COUT1_108\ = CARRY((\U6|cnt\(8) & ((!\U6|cnt[7]~53COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U6|cnt\(8),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[5]~49\,
	cin0 => \U6|cnt[7]~53\,
	cin1 => \U6|cnt[7]~53COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(8),
	cout0 => \U6|cnt[8]~55\,
	cout1 => \U6|cnt[8]~55COUT1_108\);

-- Location: LC_X10_Y9_N3
\U6|cnt[9]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(9) = DFFEAS((\U6|cnt\(9) $ (((!\U6|cnt[5]~49\ & \U6|cnt[8]~55\) # (\U6|cnt[5]~49\ & \U6|cnt[8]~55COUT1_108\)))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[9]~57\ = CARRY(((!\U6|cnt[8]~55\) # (!\U6|cnt\(9))))
-- \U6|cnt[9]~57COUT1_110\ = CARRY(((!\U6|cnt[8]~55COUT1_108\) # (!\U6|cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(9),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[5]~49\,
	cin0 => \U6|cnt[8]~55\,
	cin1 => \U6|cnt[8]~55COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(9),
	cout0 => \U6|cnt[9]~57\,
	cout1 => \U6|cnt[9]~57COUT1_110\);

-- Location: LC_X10_Y9_N4
\U6|cnt[10]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(10) = DFFEAS((\U6|cnt\(10) $ ((!(!\U6|cnt[5]~49\ & \U6|cnt[9]~57\) # (\U6|cnt[5]~49\ & \U6|cnt[9]~57COUT1_110\)))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[10]~59\ = CARRY(((\U6|cnt\(10) & !\U6|cnt[9]~57COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(10),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[5]~49\,
	cin0 => \U6|cnt[9]~57\,
	cin1 => \U6|cnt[9]~57COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(10),
	cout => \U6|cnt[10]~59\);

-- Location: LC_X10_Y9_N5
\U6|cnt[11]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(11) = DFFEAS((\U6|cnt\(11) $ ((\U6|cnt[10]~59\))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[11]~61\ = CARRY(((!\U6|cnt[10]~59\) # (!\U6|cnt\(11))))
-- \U6|cnt[11]~61COUT1_112\ = CARRY(((!\U6|cnt[10]~59\) # (!\U6|cnt\(11))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(11),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[10]~59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(11),
	cout0 => \U6|cnt[11]~61\,
	cout1 => \U6|cnt[11]~61COUT1_112\);

-- Location: LC_X10_Y9_N6
\U6|cnt[12]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(12) = DFFEAS(\U6|cnt\(12) $ ((((!(!\U6|cnt[10]~59\ & \U6|cnt[11]~61\) # (\U6|cnt[10]~59\ & \U6|cnt[11]~61COUT1_112\))))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[12]~63\ = CARRY((\U6|cnt\(12) & ((!\U6|cnt[11]~61\))))
-- \U6|cnt[12]~63COUT1_114\ = CARRY((\U6|cnt\(12) & ((!\U6|cnt[11]~61COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U6|cnt\(12),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[10]~59\,
	cin0 => \U6|cnt[11]~61\,
	cin1 => \U6|cnt[11]~61COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(12),
	cout0 => \U6|cnt[12]~63\,
	cout1 => \U6|cnt[12]~63COUT1_114\);

-- Location: LC_X10_Y9_N7
\U6|cnt[13]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(13) = DFFEAS(\U6|cnt\(13) $ (((((!\U6|cnt[10]~59\ & \U6|cnt[12]~63\) # (\U6|cnt[10]~59\ & \U6|cnt[12]~63COUT1_114\))))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[13]~65\ = CARRY(((!\U6|cnt[12]~63\)) # (!\U6|cnt\(13)))
-- \U6|cnt[13]~65COUT1_116\ = CARRY(((!\U6|cnt[12]~63COUT1_114\)) # (!\U6|cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U6|cnt\(13),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[10]~59\,
	cin0 => \U6|cnt[12]~63\,
	cin1 => \U6|cnt[12]~63COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(13),
	cout0 => \U6|cnt[13]~65\,
	cout1 => \U6|cnt[13]~65COUT1_116\);

-- Location: LC_X10_Y9_N8
\U6|cnt[14]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(14) = DFFEAS((\U6|cnt\(14) $ ((!(!\U6|cnt[10]~59\ & \U6|cnt[13]~65\) # (\U6|cnt[10]~59\ & \U6|cnt[13]~65COUT1_116\)))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[14]~67\ = CARRY(((\U6|cnt\(14) & !\U6|cnt[13]~65\)))
-- \U6|cnt[14]~67COUT1_118\ = CARRY(((\U6|cnt\(14) & !\U6|cnt[13]~65COUT1_116\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(14),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[10]~59\,
	cin0 => \U6|cnt[13]~65\,
	cin1 => \U6|cnt[13]~65COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(14),
	cout0 => \U6|cnt[14]~67\,
	cout1 => \U6|cnt[14]~67COUT1_118\);

-- Location: LC_X10_Y9_N9
\U6|cnt[15]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(15) = DFFEAS(\U6|cnt\(15) $ (((((!\U6|cnt[10]~59\ & \U6|cnt[14]~67\) # (\U6|cnt[10]~59\ & \U6|cnt[14]~67COUT1_118\))))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[15]~35\ = CARRY(((!\U6|cnt[14]~67COUT1_118\)) # (!\U6|cnt\(15)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U6|cnt\(15),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[10]~59\,
	cin0 => \U6|cnt[14]~67\,
	cin1 => \U6|cnt[14]~67COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(15),
	cout => \U6|cnt[15]~35\);

-- Location: LC_X10_Y8_N0
\U6|cnt[16]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(16) = DFFEAS((\U6|cnt\(16) $ ((!\U6|cnt[15]~35\))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[16]~1\ = CARRY(((\U6|cnt\(16) & !\U6|cnt[15]~35\)))
-- \U6|cnt[16]~1COUT1_120\ = CARRY(((\U6|cnt\(16) & !\U6|cnt[15]~35\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(16),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[15]~35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(16),
	cout0 => \U6|cnt[16]~1\,
	cout1 => \U6|cnt[16]~1COUT1_120\);

-- Location: LC_X10_Y8_N1
\U6|cnt[17]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(17) = DFFEAS(\U6|cnt\(17) $ (((((!\U6|cnt[15]~35\ & \U6|cnt[16]~1\) # (\U6|cnt[15]~35\ & \U6|cnt[16]~1COUT1_120\))))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[17]~3\ = CARRY(((!\U6|cnt[16]~1\)) # (!\U6|cnt\(17)))
-- \U6|cnt[17]~3COUT1_122\ = CARRY(((!\U6|cnt[16]~1COUT1_120\)) # (!\U6|cnt\(17)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U6|cnt\(17),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[15]~35\,
	cin0 => \U6|cnt[16]~1\,
	cin1 => \U6|cnt[16]~1COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(17),
	cout0 => \U6|cnt[17]~3\,
	cout1 => \U6|cnt[17]~3COUT1_122\);

-- Location: LC_X10_Y8_N2
\U6|cnt[18]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(18) = DFFEAS(\U6|cnt\(18) $ ((((!(!\U6|cnt[15]~35\ & \U6|cnt[17]~3\) # (\U6|cnt[15]~35\ & \U6|cnt[17]~3COUT1_122\))))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[18]~5\ = CARRY((\U6|cnt\(18) & ((!\U6|cnt[17]~3\))))
-- \U6|cnt[18]~5COUT1_124\ = CARRY((\U6|cnt\(18) & ((!\U6|cnt[17]~3COUT1_122\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U6|cnt\(18),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[15]~35\,
	cin0 => \U6|cnt[17]~3\,
	cin1 => \U6|cnt[17]~3COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(18),
	cout0 => \U6|cnt[18]~5\,
	cout1 => \U6|cnt[18]~5COUT1_124\);

-- Location: LC_X10_Y8_N3
\U6|cnt[19]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(19) = DFFEAS((\U6|cnt\(19) $ (((!\U6|cnt[15]~35\ & \U6|cnt[18]~5\) # (\U6|cnt[15]~35\ & \U6|cnt[18]~5COUT1_124\)))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[19]~7\ = CARRY(((!\U6|cnt[18]~5\) # (!\U6|cnt\(19))))
-- \U6|cnt[19]~7COUT1_126\ = CARRY(((!\U6|cnt[18]~5COUT1_124\) # (!\U6|cnt\(19))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(19),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[15]~35\,
	cin0 => \U6|cnt[18]~5\,
	cin1 => \U6|cnt[18]~5COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(19),
	cout0 => \U6|cnt[19]~7\,
	cout1 => \U6|cnt[19]~7COUT1_126\);

-- Location: LC_X11_Y8_N7
\U6|LessThan0~5\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan0~5_combout\ = (((!\U6|cnt\(17)) # (!\U6|cnt\(16))) # (!\U6|cnt\(18))) # (!\U6|cnt\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7fff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(19),
	datab => \U6|cnt\(18),
	datac => \U6|cnt\(16),
	datad => \U6|cnt\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan0~5_combout\);

-- Location: LC_X10_Y8_N4
\U6|cnt[20]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(20) = DFFEAS((\U6|cnt\(20) $ ((!(!\U6|cnt[15]~35\ & \U6|cnt[19]~7\) # (\U6|cnt[15]~35\ & \U6|cnt[19]~7COUT1_126\)))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[20]~9\ = CARRY(((\U6|cnt\(20) & !\U6|cnt[19]~7COUT1_126\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(20),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[15]~35\,
	cin0 => \U6|cnt[19]~7\,
	cin1 => \U6|cnt[19]~7COUT1_126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(20),
	cout => \U6|cnt[20]~9\);

-- Location: LC_X10_Y8_N5
\U6|cnt[21]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(21) = DFFEAS((\U6|cnt\(21) $ ((\U6|cnt[20]~9\))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[21]~11\ = CARRY(((!\U6|cnt[20]~9\) # (!\U6|cnt\(21))))
-- \U6|cnt[21]~11COUT1_128\ = CARRY(((!\U6|cnt[20]~9\) # (!\U6|cnt\(21))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(21),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[20]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(21),
	cout0 => \U6|cnt[21]~11\,
	cout1 => \U6|cnt[21]~11COUT1_128\);

-- Location: LC_X10_Y8_N6
\U6|cnt[22]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(22) = DFFEAS(\U6|cnt\(22) $ ((((!(!\U6|cnt[20]~9\ & \U6|cnt[21]~11\) # (\U6|cnt[20]~9\ & \U6|cnt[21]~11COUT1_128\))))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[22]~13\ = CARRY((\U6|cnt\(22) & ((!\U6|cnt[21]~11\))))
-- \U6|cnt[22]~13COUT1_130\ = CARRY((\U6|cnt\(22) & ((!\U6|cnt[21]~11COUT1_128\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U6|cnt\(22),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[20]~9\,
	cin0 => \U6|cnt[21]~11\,
	cin1 => \U6|cnt[21]~11COUT1_128\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(22),
	cout0 => \U6|cnt[22]~13\,
	cout1 => \U6|cnt[22]~13COUT1_130\);

-- Location: LC_X10_Y8_N7
\U6|cnt[23]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(23) = DFFEAS(\U6|cnt\(23) $ (((((!\U6|cnt[20]~9\ & \U6|cnt[22]~13\) # (\U6|cnt[20]~9\ & \U6|cnt[22]~13COUT1_130\))))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[23]~15\ = CARRY(((!\U6|cnt[22]~13\)) # (!\U6|cnt\(23)))
-- \U6|cnt[23]~15COUT1_132\ = CARRY(((!\U6|cnt[22]~13COUT1_130\)) # (!\U6|cnt\(23)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U6|cnt\(23),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[20]~9\,
	cin0 => \U6|cnt[22]~13\,
	cin1 => \U6|cnt[22]~13COUT1_130\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(23),
	cout0 => \U6|cnt[23]~15\,
	cout1 => \U6|cnt[23]~15COUT1_132\);

-- Location: LC_X11_Y8_N5
\U6|LessThan0~6\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan0~6_combout\ = (((!\U6|cnt\(20)) # (!\U6|cnt\(21))) # (!\U6|cnt\(23))) # (!\U6|cnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7fff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(22),
	datab => \U6|cnt\(23),
	datac => \U6|cnt\(21),
	datad => \U6|cnt\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan0~6_combout\);

-- Location: LC_X10_Y8_N8
\U6|cnt[24]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(24) = DFFEAS((\U6|cnt\(24) $ ((!(!\U6|cnt[20]~9\ & \U6|cnt[23]~15\) # (\U6|cnt[20]~9\ & \U6|cnt[23]~15COUT1_132\)))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[24]~17\ = CARRY(((\U6|cnt\(24) & !\U6|cnt[23]~15\)))
-- \U6|cnt[24]~17COUT1_134\ = CARRY(((\U6|cnt\(24) & !\U6|cnt[23]~15COUT1_132\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(24),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[20]~9\,
	cin0 => \U6|cnt[23]~15\,
	cin1 => \U6|cnt[23]~15COUT1_132\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(24),
	cout0 => \U6|cnt[24]~17\,
	cout1 => \U6|cnt[24]~17COUT1_134\);

-- Location: LC_X10_Y8_N9
\U6|cnt[25]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(25) = DFFEAS(\U6|cnt\(25) $ (((((!\U6|cnt[20]~9\ & \U6|cnt[24]~17\) # (\U6|cnt[20]~9\ & \U6|cnt[24]~17COUT1_134\))))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[25]~19\ = CARRY(((!\U6|cnt[24]~17COUT1_134\)) # (!\U6|cnt\(25)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U6|cnt\(25),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[20]~9\,
	cin0 => \U6|cnt[24]~17\,
	cin1 => \U6|cnt[24]~17COUT1_134\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(25),
	cout => \U6|cnt[25]~19\);

-- Location: LC_X10_Y7_N0
\U6|cnt[26]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(26) = DFFEAS((\U6|cnt\(26) $ ((!\U6|cnt[25]~19\))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[26]~21\ = CARRY(((\U6|cnt\(26) & !\U6|cnt[25]~19\)))
-- \U6|cnt[26]~21COUT1_136\ = CARRY(((\U6|cnt\(26) & !\U6|cnt[25]~19\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(26),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[25]~19\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(26),
	cout0 => \U6|cnt[26]~21\,
	cout1 => \U6|cnt[26]~21COUT1_136\);

-- Location: LC_X10_Y7_N1
\U6|cnt[27]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(27) = DFFEAS(\U6|cnt\(27) $ (((((!\U6|cnt[25]~19\ & \U6|cnt[26]~21\) # (\U6|cnt[25]~19\ & \U6|cnt[26]~21COUT1_136\))))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[27]~23\ = CARRY(((!\U6|cnt[26]~21\)) # (!\U6|cnt\(27)))
-- \U6|cnt[27]~23COUT1_138\ = CARRY(((!\U6|cnt[26]~21COUT1_136\)) # (!\U6|cnt\(27)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U6|cnt\(27),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[25]~19\,
	cin0 => \U6|cnt[26]~21\,
	cin1 => \U6|cnt[26]~21COUT1_136\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(27),
	cout0 => \U6|cnt[27]~23\,
	cout1 => \U6|cnt[27]~23COUT1_138\);

-- Location: LC_X10_Y7_N2
\U6|cnt[28]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(28) = DFFEAS(\U6|cnt\(28) $ ((((!(!\U6|cnt[25]~19\ & \U6|cnt[27]~23\) # (\U6|cnt[25]~19\ & \U6|cnt[27]~23COUT1_138\))))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[28]~25\ = CARRY((\U6|cnt\(28) & ((!\U6|cnt[27]~23\))))
-- \U6|cnt[28]~25COUT1_140\ = CARRY((\U6|cnt\(28) & ((!\U6|cnt[27]~23COUT1_138\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U6|cnt\(28),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[25]~19\,
	cin0 => \U6|cnt[27]~23\,
	cin1 => \U6|cnt[27]~23COUT1_138\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(28),
	cout0 => \U6|cnt[28]~25\,
	cout1 => \U6|cnt[28]~25COUT1_140\);

-- Location: LC_X10_Y7_N3
\U6|cnt[29]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(29) = DFFEAS((\U6|cnt\(29) $ (((!\U6|cnt[25]~19\ & \U6|cnt[28]~25\) # (\U6|cnt[25]~19\ & \U6|cnt[28]~25COUT1_140\)))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[29]~27\ = CARRY(((!\U6|cnt[28]~25\) # (!\U6|cnt\(29))))
-- \U6|cnt[29]~27COUT1_142\ = CARRY(((!\U6|cnt[28]~25COUT1_140\) # (!\U6|cnt\(29))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(29),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[25]~19\,
	cin0 => \U6|cnt[28]~25\,
	cin1 => \U6|cnt[28]~25COUT1_140\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(29),
	cout0 => \U6|cnt[29]~27\,
	cout1 => \U6|cnt[29]~27COUT1_142\);

-- Location: LC_X10_Y7_N4
\U6|cnt[30]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(30) = DFFEAS((\U6|cnt\(30) $ ((!(!\U6|cnt[25]~19\ & \U6|cnt[29]~27\) # (\U6|cnt[25]~19\ & \U6|cnt[29]~27COUT1_142\)))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[30]~29\ = CARRY(((\U6|cnt\(30) & !\U6|cnt[29]~27COUT1_142\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(30),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[25]~19\,
	cin0 => \U6|cnt[29]~27\,
	cin1 => \U6|cnt[29]~27COUT1_142\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(30),
	cout => \U6|cnt[30]~29\);

-- Location: LC_X10_Y7_N5
\U6|cnt[31]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(31) = DFFEAS((\U6|cnt\(31) $ ((\U6|cnt[30]~29\))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)
-- \U6|cnt[31]~31\ = CARRY(((!\U6|cnt[30]~29\) # (!\U6|cnt\(31))))
-- \U6|cnt[31]~31COUT1_144\ = CARRY(((!\U6|cnt[30]~29\) # (!\U6|cnt\(31))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \U6|cnt\(31),
	datac => VCC,
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[30]~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(31),
	cout0 => \U6|cnt[31]~31\,
	cout1 => \U6|cnt[31]~31COUT1_144\);

-- Location: LC_X10_Y7_N9
\U6|LessThan0~8\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan0~8_combout\ = (((!\U6|cnt\(29)) # (!\U6|cnt\(30))) # (!\U6|cnt\(31))) # (!\U6|cnt\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7fff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(28),
	datab => \U6|cnt\(31),
	datac => \U6|cnt\(30),
	datad => \U6|cnt\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan0~8_combout\);

-- Location: LC_X11_Y8_N3
\U6|LessThan0~7\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan0~7_combout\ = (((!\U6|cnt\(27)) # (!\U6|cnt\(26))) # (!\U6|cnt\(25))) # (!\U6|cnt\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7fff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(24),
	datab => \U6|cnt\(25),
	datac => \U6|cnt\(26),
	datad => \U6|cnt\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan0~7_combout\);

-- Location: LC_X11_Y8_N1
\U6|LessThan0~9\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan0~9_combout\ = (\U6|LessThan0~5_combout\) # ((\U6|LessThan0~6_combout\) # ((\U6|LessThan0~8_combout\) # (\U6|LessThan0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|LessThan0~5_combout\,
	datab => \U6|LessThan0~6_combout\,
	datac => \U6|LessThan0~8_combout\,
	datad => \U6|LessThan0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan0~9_combout\);

-- Location: LC_X10_Y10_N3
\U6|LessThan0~0\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan0~0_combout\ = (((!\U6|cnt\(2)) # (!\U6|cnt\(0))) # (!\U6|cnt\(1))) # (!\U6|cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7fff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(3),
	datab => \U6|cnt\(1),
	datac => \U6|cnt\(0),
	datad => \U6|cnt\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan0~0_combout\);

-- Location: LC_X11_Y10_N8
\U6|LessThan0~1\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan0~1_combout\ = (((!\U6|cnt\(7)) # (!\U6|cnt\(4))) # (!\U6|cnt\(5))) # (!\U6|cnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7fff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(6),
	datab => \U6|cnt\(5),
	datac => \U6|cnt\(4),
	datad => \U6|cnt\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan0~1_combout\);

-- Location: LC_X11_Y9_N9
\U6|LessThan0~3\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan0~3_combout\ = (((!\U6|cnt\(15)) # (!\U6|cnt\(14))) # (!\U6|cnt\(13))) # (!\U6|cnt\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7fff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(12),
	datab => \U6|cnt\(13),
	datac => \U6|cnt\(14),
	datad => \U6|cnt\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan0~3_combout\);

-- Location: LC_X11_Y10_N4
\U6|LessThan0~2\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan0~2_combout\ = (((!\U6|cnt\(8)) # (!\U6|cnt\(11))) # (!\U6|cnt\(9))) # (!\U6|cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7fff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(10),
	datab => \U6|cnt\(9),
	datac => \U6|cnt\(11),
	datad => \U6|cnt\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan0~2_combout\);

-- Location: LC_X11_Y10_N5
\U6|LessThan0~4\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan0~4_combout\ = (\U6|LessThan0~0_combout\) # ((\U6|LessThan0~1_combout\) # ((\U6|LessThan0~3_combout\) # (\U6|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|LessThan0~0_combout\,
	datab => \U6|LessThan0~1_combout\,
	datac => \U6|LessThan0~3_combout\,
	datad => \U6|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan0~4_combout\);

-- Location: LC_X11_Y10_N6
\U6|cnt[2]~68\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt[2]~68_combout\ = ((\U6|cnt\(32) & (!\U6|LessThan0~9_combout\ & !\U6|LessThan0~4_combout\))) # (!\U6|cnt[2]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "333b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(32),
	datab => \U6|cnt[2]~37\,
	datac => \U6|LessThan0~9_combout\,
	datad => \U6|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|cnt[2]~68_combout\);

-- Location: LC_X10_Y7_N6
\U6|cnt[32]\ : cyclone_lcell
-- Equation(s):
-- \U6|cnt\(32) = DFFEAS((((!\U6|cnt[30]~29\ & \U6|cnt[31]~31\) # (\U6|cnt[30]~29\ & \U6|cnt[31]~31COUT1_144\) $ (!\U6|cnt\(32)))), GLOBAL(\clk~combout\), VCC, , , VCC, !GLOBAL(\U1|r~regout\), \U6|cnt~36\, \U6|cnt[2]~68_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f00f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => VCC,
	datad => \U6|cnt\(32),
	aclr => GND,
	aload => \U1|ALT_INV_r~regout\,
	sclr => \U6|cnt~36\,
	sload => \U6|cnt[2]~68_combout\,
	cin => \U6|cnt[30]~29\,
	cin0 => \U6|cnt[31]~31\,
	cin1 => \U6|cnt[31]~31COUT1_144\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|cnt\(32));

-- Location: LC_X10_Y7_N8
\U6|Pulse_2~3\ : cyclone_lcell
-- Equation(s):
-- \U6|Pulse_2~3_combout\ = (!\U6|cnt\(32) & (!\U6|cnt\(29) & (!\U6|cnt\(30) & !\U6|cnt\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(32),
	datab => \U6|cnt\(29),
	datac => \U6|cnt\(30),
	datad => \U6|cnt\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Pulse_2~3_combout\);

-- Location: LC_X11_Y8_N8
\U6|Pulse_2~2\ : cyclone_lcell
-- Equation(s):
-- \U6|Pulse_2~2_combout\ = (!\U6|cnt\(28) & (!\U6|cnt\(26) & (!\U6|cnt\(27) & !\U6|cnt\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(28),
	datab => \U6|cnt\(26),
	datac => \U6|cnt\(27),
	datad => \U6|cnt\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Pulse_2~2_combout\);

-- Location: LC_X11_Y8_N9
\U6|Pulse_2~1\ : cyclone_lcell
-- Equation(s):
-- \U6|Pulse_2~1_combout\ = (!\U6|cnt\(24) & (!\U6|cnt\(23) & (!\U6|cnt\(21) & !\U6|cnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(24),
	datab => \U6|cnt\(23),
	datac => \U6|cnt\(21),
	datad => \U6|cnt\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Pulse_2~1_combout\);

-- Location: LC_X11_Y8_N6
\U6|Pulse_2~0\ : cyclone_lcell
-- Equation(s):
-- \U6|Pulse_2~0_combout\ = (!\U6|cnt\(17) & (!\U6|cnt\(18) & (!\U6|cnt\(19) & !\U6|cnt\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(17),
	datab => \U6|cnt\(18),
	datac => \U6|cnt\(19),
	datad => \U6|cnt\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Pulse_2~0_combout\);

-- Location: LC_X11_Y8_N4
\U6|Pulse_2~4\ : cyclone_lcell
-- Equation(s):
-- \U6|Pulse_2~4_combout\ = (\U6|Pulse_2~3_combout\ & (\U6|Pulse_2~2_combout\ & (\U6|Pulse_2~1_combout\ & \U6|Pulse_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Pulse_2~3_combout\,
	datab => \U6|Pulse_2~2_combout\,
	datac => \U6|Pulse_2~1_combout\,
	datad => \U6|Pulse_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Pulse_2~4_combout\);

-- Location: LC_X5_Y9_N4
\U3|Decoder0~4\ : cyclone_lcell
-- Equation(s):
-- \U3|Decoder0~4_combout\ = ((\U2|mem_1\(6) & (!\U2|mem_1\(5) & \U3|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U2|mem_1\(6),
	datac => \U2|mem_1\(5),
	datad => \U3|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|Decoder0~4_combout\);

-- Location: LC_X5_Y9_N9
\U3|Decoder0~8\ : cyclone_lcell
-- Equation(s):
-- \U3|Decoder0~8_combout\ = (\U2|mem_1\(0) & (!\U2|mem_1\(1) & (\U3|Decoder0~4_combout\ & !\U2|mem_1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|mem_1\(0),
	datab => \U2|mem_1\(1),
	datac => \U3|Decoder0~4_combout\,
	datad => \U2|mem_1\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|Decoder0~8_combout\);

-- Location: LC_X8_Y5_N5
\U3|pulse_width_0_r[12]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_0_r\(12) = DFFEAS((((\U2|mem_2\(4)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~8_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(4),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_0_r\(12));

-- Location: LC_X6_Y9_N2
\U3|Decoder0~5\ : cyclone_lcell
-- Equation(s):
-- \U3|Decoder0~5_combout\ = (\U2|mem_1\(0) & (\U2|mem_1\(4) & (!\U2|mem_1\(1) & \U3|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|mem_1\(0),
	datab => \U2|mem_1\(4),
	datac => \U2|mem_1\(1),
	datad => \U3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|Decoder0~5_combout\);

-- Location: LC_X8_Y9_N9
\U3|pulse_delay_0_r[12]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_0_r\(12) = DFFEAS((((\U2|mem_2\(4)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~5_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(4),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_0_r\(12));

-- Location: LC_X7_Y9_N0
\U3|pulse_width_0_r[7]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_0_r\(7) = DFFEAS((((\U2|mem_3\(7)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~8_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(7),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_0_r\(7));

-- Location: LC_X7_Y10_N3
\U3|pulse_delay_0_r[7]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_0_r\(7) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~5_combout\, \U2|mem_3\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(7),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_0_r\(7));

-- Location: LC_X7_Y9_N3
\U3|pulse_delay_0_r[2]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_0_r\(2) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~5_combout\, \U2|mem_3\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(2),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_0_r\(2));

-- Location: LC_X7_Y9_N4
\U3|pulse_width_0_r[2]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_0_r\(2) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~8_combout\, \U2|mem_3\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(2),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_0_r\(2));

-- Location: LC_X8_Y8_N1
\U3|pulse_width_0_r[1]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_0_r\(1) = DFFEAS((((\U2|mem_3\(1)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~8_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(1),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_0_r\(1));

-- Location: LC_X7_Y10_N9
\U3|pulse_delay_0_r[1]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_0_r\(1) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~5_combout\, \U2|mem_3\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(1),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_0_r\(1));

-- Location: LC_X9_Y8_N0
\U3|pulse_width_0_r[0]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_0_r\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~8_combout\, \U2|mem_3\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(0),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_0_r\(0));

-- Location: LC_X7_Y10_N8
\U3|pulse_delay_0_r[0]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_0_r\(0) = DFFEAS((((\U2|mem_3\(0)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~5_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(0),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_0_r\(0));

-- Location: LC_X8_Y8_N2
\U6|Add1~80\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~80_combout\ = \U3|pulse_width_0_r\(0) $ ((!\U3|pulse_delay_0_r\(0)))
-- \U6|Add1~82\ = CARRY((\U3|pulse_width_0_r\(0)) # ((\U3|pulse_delay_0_r\(0))))
-- \U6|Add1~82COUT1_100\ = CARRY((\U3|pulse_width_0_r\(0)) # ((\U3|pulse_delay_0_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "99ee",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_0_r\(0),
	datab => \U3|pulse_delay_0_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~80_combout\,
	cout0 => \U6|Add1~82\,
	cout1 => \U6|Add1~82COUT1_100\);

-- Location: LC_X8_Y8_N3
\U6|Add1~75\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~75_combout\ = \U3|pulse_width_0_r\(1) $ (\U3|pulse_delay_0_r\(1) $ ((\U6|Add1~82\)))
-- \U6|Add1~77\ = CARRY((\U3|pulse_width_0_r\(1) & (!\U3|pulse_delay_0_r\(1) & !\U6|Add1~82\)) # (!\U3|pulse_width_0_r\(1) & ((!\U6|Add1~82\) # (!\U3|pulse_delay_0_r\(1)))))
-- \U6|Add1~77COUT1_102\ = CARRY((\U3|pulse_width_0_r\(1) & (!\U3|pulse_delay_0_r\(1) & !\U6|Add1~82COUT1_100\)) # (!\U3|pulse_width_0_r\(1) & ((!\U6|Add1~82COUT1_100\) # (!\U3|pulse_delay_0_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_0_r\(1),
	datab => \U3|pulse_delay_0_r\(1),
	cin0 => \U6|Add1~82\,
	cin1 => \U6|Add1~82COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~75_combout\,
	cout0 => \U6|Add1~77\,
	cout1 => \U6|Add1~77COUT1_102\);

-- Location: LC_X8_Y8_N4
\U6|Add1~70\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~70_combout\ = \U3|pulse_delay_0_r\(2) $ (\U3|pulse_width_0_r\(2) $ ((!\U6|Add1~77\)))
-- \U6|Add1~72\ = CARRY((\U3|pulse_delay_0_r\(2) & ((\U3|pulse_width_0_r\(2)) # (!\U6|Add1~77COUT1_102\))) # (!\U3|pulse_delay_0_r\(2) & (\U3|pulse_width_0_r\(2) & !\U6|Add1~77COUT1_102\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_0_r\(2),
	datab => \U3|pulse_width_0_r\(2),
	cin0 => \U6|Add1~77\,
	cin1 => \U6|Add1~77COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~70_combout\,
	cout => \U6|Add1~72\);

-- Location: LC_X7_Y10_N0
\U3|pulse_delay_0_r[6]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_0_r\(6) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~5_combout\, \U2|mem_3\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(6),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_0_r\(6));

-- Location: LC_X7_Y10_N4
\U3|pulse_width_0_r[6]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_0_r\(6) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~8_combout\, \U2|mem_3\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(6),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_0_r\(6));

-- Location: LC_X7_Y10_N5
\U3|pulse_delay_0_r[5]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_0_r\(5) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~5_combout\, \U2|mem_3\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(5),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_0_r\(5));

-- Location: LC_X7_Y9_N5
\U3|pulse_width_0_r[5]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_0_r\(5) = DFFEAS((((\U2|mem_3\(5)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~8_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(5),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_0_r\(5));

-- Location: LC_X8_Y8_N0
\U3|pulse_width_0_r[4]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_0_r\(4) = DFFEAS((((\U2|mem_3\(4)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~8_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(4),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_0_r\(4));

-- Location: LC_X7_Y10_N6
\U3|pulse_delay_0_r[4]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_0_r\(4) = DFFEAS((((\U2|mem_3\(4)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~5_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(4),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_0_r\(4));

-- Location: LC_X9_Y8_N1
\U3|pulse_width_0_r[3]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_0_r\(3) = DFFEAS((((\U2|mem_3\(3)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~8_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(3),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_0_r\(3));

-- Location: LC_X7_Y10_N7
\U3|pulse_delay_0_r[3]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_0_r\(3) = DFFEAS((((\U2|mem_3\(3)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~5_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(3),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_0_r\(3));

-- Location: LC_X8_Y8_N5
\U6|Add1~65\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~65_combout\ = \U3|pulse_width_0_r\(3) $ (\U3|pulse_delay_0_r\(3) $ ((\U6|Add1~72\)))
-- \U6|Add1~67\ = CARRY((\U3|pulse_width_0_r\(3) & (!\U3|pulse_delay_0_r\(3) & !\U6|Add1~72\)) # (!\U3|pulse_width_0_r\(3) & ((!\U6|Add1~72\) # (!\U3|pulse_delay_0_r\(3)))))
-- \U6|Add1~67COUT1_104\ = CARRY((\U3|pulse_width_0_r\(3) & (!\U3|pulse_delay_0_r\(3) & !\U6|Add1~72\)) # (!\U3|pulse_width_0_r\(3) & ((!\U6|Add1~72\) # (!\U3|pulse_delay_0_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_0_r\(3),
	datab => \U3|pulse_delay_0_r\(3),
	cin => \U6|Add1~72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~65_combout\,
	cout0 => \U6|Add1~67\,
	cout1 => \U6|Add1~67COUT1_104\);

-- Location: LC_X8_Y8_N6
\U6|Add1~60\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~60_combout\ = \U3|pulse_width_0_r\(4) $ (\U3|pulse_delay_0_r\(4) $ ((!(!\U6|Add1~72\ & \U6|Add1~67\) # (\U6|Add1~72\ & \U6|Add1~67COUT1_104\))))
-- \U6|Add1~62\ = CARRY((\U3|pulse_width_0_r\(4) & ((\U3|pulse_delay_0_r\(4)) # (!\U6|Add1~67\))) # (!\U3|pulse_width_0_r\(4) & (\U3|pulse_delay_0_r\(4) & !\U6|Add1~67\)))
-- \U6|Add1~62COUT1_106\ = CARRY((\U3|pulse_width_0_r\(4) & ((\U3|pulse_delay_0_r\(4)) # (!\U6|Add1~67COUT1_104\))) # (!\U3|pulse_width_0_r\(4) & (\U3|pulse_delay_0_r\(4) & !\U6|Add1~67COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_0_r\(4),
	datab => \U3|pulse_delay_0_r\(4),
	cin => \U6|Add1~72\,
	cin0 => \U6|Add1~67\,
	cin1 => \U6|Add1~67COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~60_combout\,
	cout0 => \U6|Add1~62\,
	cout1 => \U6|Add1~62COUT1_106\);

-- Location: LC_X8_Y8_N7
\U6|Add1~55\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~55_combout\ = \U3|pulse_delay_0_r\(5) $ (\U3|pulse_width_0_r\(5) $ (((!\U6|Add1~72\ & \U6|Add1~62\) # (\U6|Add1~72\ & \U6|Add1~62COUT1_106\))))
-- \U6|Add1~57\ = CARRY((\U3|pulse_delay_0_r\(5) & (!\U3|pulse_width_0_r\(5) & !\U6|Add1~62\)) # (!\U3|pulse_delay_0_r\(5) & ((!\U6|Add1~62\) # (!\U3|pulse_width_0_r\(5)))))
-- \U6|Add1~57COUT1_108\ = CARRY((\U3|pulse_delay_0_r\(5) & (!\U3|pulse_width_0_r\(5) & !\U6|Add1~62COUT1_106\)) # (!\U3|pulse_delay_0_r\(5) & ((!\U6|Add1~62COUT1_106\) # (!\U3|pulse_width_0_r\(5)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_0_r\(5),
	datab => \U3|pulse_width_0_r\(5),
	cin => \U6|Add1~72\,
	cin0 => \U6|Add1~62\,
	cin1 => \U6|Add1~62COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~55_combout\,
	cout0 => \U6|Add1~57\,
	cout1 => \U6|Add1~57COUT1_108\);

-- Location: LC_X8_Y8_N8
\U6|Add1~50\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~50_combout\ = \U3|pulse_delay_0_r\(6) $ (\U3|pulse_width_0_r\(6) $ ((!(!\U6|Add1~72\ & \U6|Add1~57\) # (\U6|Add1~72\ & \U6|Add1~57COUT1_108\))))
-- \U6|Add1~52\ = CARRY((\U3|pulse_delay_0_r\(6) & ((\U3|pulse_width_0_r\(6)) # (!\U6|Add1~57\))) # (!\U3|pulse_delay_0_r\(6) & (\U3|pulse_width_0_r\(6) & !\U6|Add1~57\)))
-- \U6|Add1~52COUT1_110\ = CARRY((\U3|pulse_delay_0_r\(6) & ((\U3|pulse_width_0_r\(6)) # (!\U6|Add1~57COUT1_108\))) # (!\U3|pulse_delay_0_r\(6) & (\U3|pulse_width_0_r\(6) & !\U6|Add1~57COUT1_108\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_0_r\(6),
	datab => \U3|pulse_width_0_r\(6),
	cin => \U6|Add1~72\,
	cin0 => \U6|Add1~57\,
	cin1 => \U6|Add1~57COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~50_combout\,
	cout0 => \U6|Add1~52\,
	cout1 => \U6|Add1~52COUT1_110\);

-- Location: LC_X8_Y8_N9
\U6|Add1~45\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~45_combout\ = \U3|pulse_width_0_r\(7) $ (\U3|pulse_delay_0_r\(7) $ (((!\U6|Add1~72\ & \U6|Add1~52\) # (\U6|Add1~72\ & \U6|Add1~52COUT1_110\))))
-- \U6|Add1~47\ = CARRY((\U3|pulse_width_0_r\(7) & (!\U3|pulse_delay_0_r\(7) & !\U6|Add1~52COUT1_110\)) # (!\U3|pulse_width_0_r\(7) & ((!\U6|Add1~52COUT1_110\) # (!\U3|pulse_delay_0_r\(7)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_0_r\(7),
	datab => \U3|pulse_delay_0_r\(7),
	cin => \U6|Add1~72\,
	cin0 => \U6|Add1~52\,
	cin1 => \U6|Add1~52COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~45_combout\,
	cout => \U6|Add1~47\);

-- Location: LC_X8_Y5_N4
\U3|pulse_width_0_r[11]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_0_r\(11) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~8_combout\, \U2|mem_2\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(3),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_0_r\(11));

-- Location: LC_X7_Y9_N6
\U3|pulse_delay_0_r[11]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_0_r\(11) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~5_combout\, \U2|mem_2\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(3),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_0_r\(11));

-- Location: LC_X7_Y9_N8
\U3|pulse_delay_0_r[10]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_0_r\(10) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~5_combout\, \U2|mem_2\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(2),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_0_r\(10));

-- Location: LC_X9_Y5_N2
\U3|pulse_width_0_r[10]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_0_r\(10) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~8_combout\, \U2|mem_2\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(2),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_0_r\(10));

-- Location: LC_X8_Y5_N2
\U3|pulse_width_0_r[9]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_0_r\(9) = DFFEAS((((\U2|mem_2\(1)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~8_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(1),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_0_r\(9));

-- Location: LC_X8_Y9_N8
\U3|pulse_delay_0_r[9]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_0_r\(9) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~5_combout\, \U2|mem_2\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(1),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_0_r\(9));

-- Location: LC_X8_Y7_N9
\U3|pulse_delay_0_r[8]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_0_r\(8) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~5_combout\, \U2|mem_2\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(0),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_0_r\(8));

-- Location: LC_X8_Y5_N9
\U3|pulse_width_0_r[8]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_0_r\(8) = DFFEAS((((\U2|mem_2\(0)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~8_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(0),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_0_r\(8));

-- Location: LC_X8_Y7_N0
\U6|Add1~40\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~40_combout\ = \U3|pulse_delay_0_r\(8) $ (\U3|pulse_width_0_r\(8) $ ((!\U6|Add1~47\)))
-- \U6|Add1~42\ = CARRY((\U3|pulse_delay_0_r\(8) & ((\U3|pulse_width_0_r\(8)) # (!\U6|Add1~47\))) # (!\U3|pulse_delay_0_r\(8) & (\U3|pulse_width_0_r\(8) & !\U6|Add1~47\)))
-- \U6|Add1~42COUT1_112\ = CARRY((\U3|pulse_delay_0_r\(8) & ((\U3|pulse_width_0_r\(8)) # (!\U6|Add1~47\))) # (!\U3|pulse_delay_0_r\(8) & (\U3|pulse_width_0_r\(8) & !\U6|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_0_r\(8),
	datab => \U3|pulse_width_0_r\(8),
	cin => \U6|Add1~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~40_combout\,
	cout0 => \U6|Add1~42\,
	cout1 => \U6|Add1~42COUT1_112\);

-- Location: LC_X8_Y7_N1
\U6|Add1~35\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~35_combout\ = \U3|pulse_width_0_r\(9) $ (\U3|pulse_delay_0_r\(9) $ (((!\U6|Add1~47\ & \U6|Add1~42\) # (\U6|Add1~47\ & \U6|Add1~42COUT1_112\))))
-- \U6|Add1~37\ = CARRY((\U3|pulse_width_0_r\(9) & (!\U3|pulse_delay_0_r\(9) & !\U6|Add1~42\)) # (!\U3|pulse_width_0_r\(9) & ((!\U6|Add1~42\) # (!\U3|pulse_delay_0_r\(9)))))
-- \U6|Add1~37COUT1_114\ = CARRY((\U3|pulse_width_0_r\(9) & (!\U3|pulse_delay_0_r\(9) & !\U6|Add1~42COUT1_112\)) # (!\U3|pulse_width_0_r\(9) & ((!\U6|Add1~42COUT1_112\) # (!\U3|pulse_delay_0_r\(9)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_0_r\(9),
	datab => \U3|pulse_delay_0_r\(9),
	cin => \U6|Add1~47\,
	cin0 => \U6|Add1~42\,
	cin1 => \U6|Add1~42COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~35_combout\,
	cout0 => \U6|Add1~37\,
	cout1 => \U6|Add1~37COUT1_114\);

-- Location: LC_X8_Y7_N2
\U6|Add1~30\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~30_combout\ = \U3|pulse_delay_0_r\(10) $ (\U3|pulse_width_0_r\(10) $ ((!(!\U6|Add1~47\ & \U6|Add1~37\) # (\U6|Add1~47\ & \U6|Add1~37COUT1_114\))))
-- \U6|Add1~32\ = CARRY((\U3|pulse_delay_0_r\(10) & ((\U3|pulse_width_0_r\(10)) # (!\U6|Add1~37\))) # (!\U3|pulse_delay_0_r\(10) & (\U3|pulse_width_0_r\(10) & !\U6|Add1~37\)))
-- \U6|Add1~32COUT1_116\ = CARRY((\U3|pulse_delay_0_r\(10) & ((\U3|pulse_width_0_r\(10)) # (!\U6|Add1~37COUT1_114\))) # (!\U3|pulse_delay_0_r\(10) & (\U3|pulse_width_0_r\(10) & !\U6|Add1~37COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_0_r\(10),
	datab => \U3|pulse_width_0_r\(10),
	cin => \U6|Add1~47\,
	cin0 => \U6|Add1~37\,
	cin1 => \U6|Add1~37COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~30_combout\,
	cout0 => \U6|Add1~32\,
	cout1 => \U6|Add1~32COUT1_116\);

-- Location: LC_X8_Y7_N3
\U6|Add1~25\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~25_combout\ = \U3|pulse_width_0_r\(11) $ (\U3|pulse_delay_0_r\(11) $ (((!\U6|Add1~47\ & \U6|Add1~32\) # (\U6|Add1~47\ & \U6|Add1~32COUT1_116\))))
-- \U6|Add1~27\ = CARRY((\U3|pulse_width_0_r\(11) & (!\U3|pulse_delay_0_r\(11) & !\U6|Add1~32\)) # (!\U3|pulse_width_0_r\(11) & ((!\U6|Add1~32\) # (!\U3|pulse_delay_0_r\(11)))))
-- \U6|Add1~27COUT1_118\ = CARRY((\U3|pulse_width_0_r\(11) & (!\U3|pulse_delay_0_r\(11) & !\U6|Add1~32COUT1_116\)) # (!\U3|pulse_width_0_r\(11) & ((!\U6|Add1~32COUT1_116\) # (!\U3|pulse_delay_0_r\(11)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_0_r\(11),
	datab => \U3|pulse_delay_0_r\(11),
	cin => \U6|Add1~47\,
	cin0 => \U6|Add1~32\,
	cin1 => \U6|Add1~32COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~25_combout\,
	cout0 => \U6|Add1~27\,
	cout1 => \U6|Add1~27COUT1_118\);

-- Location: LC_X8_Y7_N4
\U6|Add1~20\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~20_combout\ = \U3|pulse_width_0_r\(12) $ (\U3|pulse_delay_0_r\(12) $ ((!(!\U6|Add1~47\ & \U6|Add1~27\) # (\U6|Add1~47\ & \U6|Add1~27COUT1_118\))))
-- \U6|Add1~22\ = CARRY((\U3|pulse_width_0_r\(12) & ((\U3|pulse_delay_0_r\(12)) # (!\U6|Add1~27COUT1_118\))) # (!\U3|pulse_width_0_r\(12) & (\U3|pulse_delay_0_r\(12) & !\U6|Add1~27COUT1_118\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_0_r\(12),
	datab => \U3|pulse_delay_0_r\(12),
	cin => \U6|Add1~47\,
	cin0 => \U6|Add1~27\,
	cin1 => \U6|Add1~27COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~20_combout\,
	cout => \U6|Add1~22\);

-- Location: LC_X8_Y5_N7
\U3|pulse_delay_0_r[15]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_0_r\(15) = DFFEAS((((\U2|mem_2\(7)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~5_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(7),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_0_r\(15));

-- Location: LC_X8_Y5_N8
\U3|pulse_width_0_r[15]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_0_r\(15) = DFFEAS((((\U2|mem_2\(7)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~8_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(7),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_0_r\(15));

-- Location: LC_X7_Y9_N2
\U3|pulse_delay_0_r[14]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_0_r\(14) = DFFEAS((((\U2|mem_2\(6)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~5_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(6),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_0_r\(14));

-- Location: LC_X8_Y5_N6
\U3|pulse_width_0_r[14]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_0_r\(14) = DFFEAS((((\U2|mem_2\(6)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~8_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(6),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_0_r\(14));

-- Location: LC_X8_Y5_N3
\U3|pulse_width_0_r[13]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_0_r\(13) = DFFEAS((((\U2|mem_2\(5)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~8_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(5),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_0_r\(13));

-- Location: LC_X7_Y9_N1
\U3|pulse_delay_0_r[13]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_0_r\(13) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~5_combout\, \U2|mem_2\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(5),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_0_r\(13));

-- Location: LC_X8_Y7_N5
\U6|Add1~15\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~15_combout\ = \U3|pulse_width_0_r\(13) $ (\U3|pulse_delay_0_r\(13) $ ((\U6|Add1~22\)))
-- \U6|Add1~17\ = CARRY((\U3|pulse_width_0_r\(13) & (!\U3|pulse_delay_0_r\(13) & !\U6|Add1~22\)) # (!\U3|pulse_width_0_r\(13) & ((!\U6|Add1~22\) # (!\U3|pulse_delay_0_r\(13)))))
-- \U6|Add1~17COUT1_120\ = CARRY((\U3|pulse_width_0_r\(13) & (!\U3|pulse_delay_0_r\(13) & !\U6|Add1~22\)) # (!\U3|pulse_width_0_r\(13) & ((!\U6|Add1~22\) # (!\U3|pulse_delay_0_r\(13)))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_0_r\(13),
	datab => \U3|pulse_delay_0_r\(13),
	cin => \U6|Add1~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~15_combout\,
	cout0 => \U6|Add1~17\,
	cout1 => \U6|Add1~17COUT1_120\);

-- Location: LC_X8_Y7_N6
\U6|Add1~10\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~10_combout\ = \U3|pulse_delay_0_r\(14) $ (\U3|pulse_width_0_r\(14) $ ((!(!\U6|Add1~22\ & \U6|Add1~17\) # (\U6|Add1~22\ & \U6|Add1~17COUT1_120\))))
-- \U6|Add1~12\ = CARRY((\U3|pulse_delay_0_r\(14) & ((\U3|pulse_width_0_r\(14)) # (!\U6|Add1~17\))) # (!\U3|pulse_delay_0_r\(14) & (\U3|pulse_width_0_r\(14) & !\U6|Add1~17\)))
-- \U6|Add1~12COUT1_122\ = CARRY((\U3|pulse_delay_0_r\(14) & ((\U3|pulse_width_0_r\(14)) # (!\U6|Add1~17COUT1_120\))) # (!\U3|pulse_delay_0_r\(14) & (\U3|pulse_width_0_r\(14) & !\U6|Add1~17COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_0_r\(14),
	datab => \U3|pulse_width_0_r\(14),
	cin => \U6|Add1~22\,
	cin0 => \U6|Add1~17\,
	cin1 => \U6|Add1~17COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~10_combout\,
	cout0 => \U6|Add1~12\,
	cout1 => \U6|Add1~12COUT1_122\);

-- Location: LC_X8_Y7_N7
\U6|Add1~5\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~5_combout\ = \U3|pulse_delay_0_r\(15) $ (\U3|pulse_width_0_r\(15) $ (((!\U6|Add1~22\ & \U6|Add1~12\) # (\U6|Add1~22\ & \U6|Add1~12COUT1_122\))))
-- \U6|Add1~7\ = CARRY((\U3|pulse_delay_0_r\(15) & (!\U3|pulse_width_0_r\(15) & !\U6|Add1~12\)) # (!\U3|pulse_delay_0_r\(15) & ((!\U6|Add1~12\) # (!\U3|pulse_width_0_r\(15)))))
-- \U6|Add1~7COUT1_124\ = CARRY((\U3|pulse_delay_0_r\(15) & (!\U3|pulse_width_0_r\(15) & !\U6|Add1~12COUT1_122\)) # (!\U3|pulse_delay_0_r\(15) & ((!\U6|Add1~12COUT1_122\) # (!\U3|pulse_width_0_r\(15)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_0_r\(15),
	datab => \U3|pulse_width_0_r\(15),
	cin => \U6|Add1~22\,
	cin0 => \U6|Add1~12\,
	cin1 => \U6|Add1~12COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~5_combout\,
	cout0 => \U6|Add1~7\,
	cout1 => \U6|Add1~7COUT1_124\);

-- Location: LC_X8_Y7_N8
\U6|Add1~0\ : cyclone_lcell
-- Equation(s):
-- \U6|Add1~0_combout\ = (((!(!\U6|Add1~22\ & \U6|Add1~7\) # (\U6|Add1~22\ & \U6|Add1~7COUT1_124\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U6|Add1~22\,
	cin0 => \U6|Add1~7\,
	cin1 => \U6|Add1~7COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add1~0_combout\);

-- Location: LC_X9_Y8_N2
\U6|LessThan2~82\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~82_cout0\ = CARRY((!\U6|cnt\(0) & (\U6|Add1~80_combout\)))
-- \U6|LessThan2~82COUT1_100\ = CARRY((!\U6|cnt\(0) & (\U6|Add1~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff44",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(0),
	datab => \U6|Add1~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~80\,
	cout0 => \U6|LessThan2~82_cout0\,
	cout1 => \U6|LessThan2~82COUT1_100\);

-- Location: LC_X9_Y8_N3
\U6|LessThan2~77\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~77_cout0\ = CARRY((\U6|Add1~75_combout\ & (\U6|cnt\(1) & !\U6|LessThan2~82_cout0\)) # (!\U6|Add1~75_combout\ & ((\U6|cnt\(1)) # (!\U6|LessThan2~82_cout0\))))
-- \U6|LessThan2~77COUT1_102\ = CARRY((\U6|Add1~75_combout\ & (\U6|cnt\(1) & !\U6|LessThan2~82COUT1_100\)) # (!\U6|Add1~75_combout\ & ((\U6|cnt\(1)) # (!\U6|LessThan2~82COUT1_100\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add1~75_combout\,
	datab => \U6|cnt\(1),
	cin0 => \U6|LessThan2~82_cout0\,
	cin1 => \U6|LessThan2~82COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~75\,
	cout0 => \U6|LessThan2~77_cout0\,
	cout1 => \U6|LessThan2~77COUT1_102\);

-- Location: LC_X9_Y8_N4
\U6|LessThan2~72\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~72_cout\ = CARRY((\U6|cnt\(2) & (\U6|Add1~70_combout\ & !\U6|LessThan2~77COUT1_102\)) # (!\U6|cnt\(2) & ((\U6|Add1~70_combout\) # (!\U6|LessThan2~77COUT1_102\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(2),
	datab => \U6|Add1~70_combout\,
	cin0 => \U6|LessThan2~77_cout0\,
	cin1 => \U6|LessThan2~77COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~70\,
	cout => \U6|LessThan2~72_cout\);

-- Location: LC_X9_Y8_N5
\U6|LessThan2~67\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~67_cout0\ = CARRY((\U6|cnt\(3) & ((!\U6|LessThan2~72_cout\) # (!\U6|Add1~65_combout\))) # (!\U6|cnt\(3) & (!\U6|Add1~65_combout\ & !\U6|LessThan2~72_cout\)))
-- \U6|LessThan2~67COUT1_104\ = CARRY((\U6|cnt\(3) & ((!\U6|LessThan2~72_cout\) # (!\U6|Add1~65_combout\))) # (!\U6|cnt\(3) & (!\U6|Add1~65_combout\ & !\U6|LessThan2~72_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(3),
	datab => \U6|Add1~65_combout\,
	cin => \U6|LessThan2~72_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~65\,
	cout0 => \U6|LessThan2~67_cout0\,
	cout1 => \U6|LessThan2~67COUT1_104\);

-- Location: LC_X9_Y8_N6
\U6|LessThan2~62\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~62_cout0\ = CARRY((\U6|Add1~60_combout\ & ((!\U6|LessThan2~67_cout0\) # (!\U6|cnt\(4)))) # (!\U6|Add1~60_combout\ & (!\U6|cnt\(4) & !\U6|LessThan2~67_cout0\)))
-- \U6|LessThan2~62COUT1_106\ = CARRY((\U6|Add1~60_combout\ & ((!\U6|LessThan2~67COUT1_104\) # (!\U6|cnt\(4)))) # (!\U6|Add1~60_combout\ & (!\U6|cnt\(4) & !\U6|LessThan2~67COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add1~60_combout\,
	datab => \U6|cnt\(4),
	cin => \U6|LessThan2~72_cout\,
	cin0 => \U6|LessThan2~67_cout0\,
	cin1 => \U6|LessThan2~67COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~60\,
	cout0 => \U6|LessThan2~62_cout0\,
	cout1 => \U6|LessThan2~62COUT1_106\);

-- Location: LC_X9_Y8_N7
\U6|LessThan2~57\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~57_cout0\ = CARRY((\U6|cnt\(5) & ((!\U6|LessThan2~62_cout0\) # (!\U6|Add1~55_combout\))) # (!\U6|cnt\(5) & (!\U6|Add1~55_combout\ & !\U6|LessThan2~62_cout0\)))
-- \U6|LessThan2~57COUT1_108\ = CARRY((\U6|cnt\(5) & ((!\U6|LessThan2~62COUT1_106\) # (!\U6|Add1~55_combout\))) # (!\U6|cnt\(5) & (!\U6|Add1~55_combout\ & !\U6|LessThan2~62COUT1_106\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(5),
	datab => \U6|Add1~55_combout\,
	cin => \U6|LessThan2~72_cout\,
	cin0 => \U6|LessThan2~62_cout0\,
	cin1 => \U6|LessThan2~62COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~55\,
	cout0 => \U6|LessThan2~57_cout0\,
	cout1 => \U6|LessThan2~57COUT1_108\);

-- Location: LC_X9_Y8_N8
\U6|LessThan2~52\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~52_cout0\ = CARRY((\U6|Add1~50_combout\ & ((!\U6|LessThan2~57_cout0\) # (!\U6|cnt\(6)))) # (!\U6|Add1~50_combout\ & (!\U6|cnt\(6) & !\U6|LessThan2~57_cout0\)))
-- \U6|LessThan2~52COUT1_110\ = CARRY((\U6|Add1~50_combout\ & ((!\U6|LessThan2~57COUT1_108\) # (!\U6|cnt\(6)))) # (!\U6|Add1~50_combout\ & (!\U6|cnt\(6) & !\U6|LessThan2~57COUT1_108\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add1~50_combout\,
	datab => \U6|cnt\(6),
	cin => \U6|LessThan2~72_cout\,
	cin0 => \U6|LessThan2~57_cout0\,
	cin1 => \U6|LessThan2~57COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~50\,
	cout0 => \U6|LessThan2~52_cout0\,
	cout1 => \U6|LessThan2~52COUT1_110\);

-- Location: LC_X9_Y8_N9
\U6|LessThan2~47\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~47_cout\ = CARRY((\U6|cnt\(7) & ((!\U6|LessThan2~52COUT1_110\) # (!\U6|Add1~45_combout\))) # (!\U6|cnt\(7) & (!\U6|Add1~45_combout\ & !\U6|LessThan2~52COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(7),
	datab => \U6|Add1~45_combout\,
	cin => \U6|LessThan2~72_cout\,
	cin0 => \U6|LessThan2~52_cout0\,
	cin1 => \U6|LessThan2~52COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~45\,
	cout => \U6|LessThan2~47_cout\);

-- Location: LC_X9_Y7_N0
\U6|LessThan2~42\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~42_cout0\ = CARRY((\U6|cnt\(8) & (\U6|Add1~40_combout\ & !\U6|LessThan2~47_cout\)) # (!\U6|cnt\(8) & ((\U6|Add1~40_combout\) # (!\U6|LessThan2~47_cout\))))
-- \U6|LessThan2~42COUT1_112\ = CARRY((\U6|cnt\(8) & (\U6|Add1~40_combout\ & !\U6|LessThan2~47_cout\)) # (!\U6|cnt\(8) & ((\U6|Add1~40_combout\) # (!\U6|LessThan2~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(8),
	datab => \U6|Add1~40_combout\,
	cin => \U6|LessThan2~47_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~40\,
	cout0 => \U6|LessThan2~42_cout0\,
	cout1 => \U6|LessThan2~42COUT1_112\);

-- Location: LC_X9_Y7_N1
\U6|LessThan2~37\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~37_cout0\ = CARRY((\U6|Add1~35_combout\ & (\U6|cnt\(9) & !\U6|LessThan2~42_cout0\)) # (!\U6|Add1~35_combout\ & ((\U6|cnt\(9)) # (!\U6|LessThan2~42_cout0\))))
-- \U6|LessThan2~37COUT1_114\ = CARRY((\U6|Add1~35_combout\ & (\U6|cnt\(9) & !\U6|LessThan2~42COUT1_112\)) # (!\U6|Add1~35_combout\ & ((\U6|cnt\(9)) # (!\U6|LessThan2~42COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add1~35_combout\,
	datab => \U6|cnt\(9),
	cin => \U6|LessThan2~47_cout\,
	cin0 => \U6|LessThan2~42_cout0\,
	cin1 => \U6|LessThan2~42COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~35\,
	cout0 => \U6|LessThan2~37_cout0\,
	cout1 => \U6|LessThan2~37COUT1_114\);

-- Location: LC_X9_Y7_N2
\U6|LessThan2~32\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~32_cout0\ = CARRY((\U6|cnt\(10) & (\U6|Add1~30_combout\ & !\U6|LessThan2~37_cout0\)) # (!\U6|cnt\(10) & ((\U6|Add1~30_combout\) # (!\U6|LessThan2~37_cout0\))))
-- \U6|LessThan2~32COUT1_116\ = CARRY((\U6|cnt\(10) & (\U6|Add1~30_combout\ & !\U6|LessThan2~37COUT1_114\)) # (!\U6|cnt\(10) & ((\U6|Add1~30_combout\) # (!\U6|LessThan2~37COUT1_114\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(10),
	datab => \U6|Add1~30_combout\,
	cin => \U6|LessThan2~47_cout\,
	cin0 => \U6|LessThan2~37_cout0\,
	cin1 => \U6|LessThan2~37COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~30\,
	cout0 => \U6|LessThan2~32_cout0\,
	cout1 => \U6|LessThan2~32COUT1_116\);

-- Location: LC_X9_Y7_N3
\U6|LessThan2~27\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~27_cout0\ = CARRY((\U6|Add1~25_combout\ & (\U6|cnt\(11) & !\U6|LessThan2~32_cout0\)) # (!\U6|Add1~25_combout\ & ((\U6|cnt\(11)) # (!\U6|LessThan2~32_cout0\))))
-- \U6|LessThan2~27COUT1_118\ = CARRY((\U6|Add1~25_combout\ & (\U6|cnt\(11) & !\U6|LessThan2~32COUT1_116\)) # (!\U6|Add1~25_combout\ & ((\U6|cnt\(11)) # (!\U6|LessThan2~32COUT1_116\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add1~25_combout\,
	datab => \U6|cnt\(11),
	cin => \U6|LessThan2~47_cout\,
	cin0 => \U6|LessThan2~32_cout0\,
	cin1 => \U6|LessThan2~32COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~25\,
	cout0 => \U6|LessThan2~27_cout0\,
	cout1 => \U6|LessThan2~27COUT1_118\);

-- Location: LC_X9_Y7_N4
\U6|LessThan2~22\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~22_cout\ = CARRY((\U6|cnt\(12) & (\U6|Add1~20_combout\ & !\U6|LessThan2~27COUT1_118\)) # (!\U6|cnt\(12) & ((\U6|Add1~20_combout\) # (!\U6|LessThan2~27COUT1_118\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(12),
	datab => \U6|Add1~20_combout\,
	cin => \U6|LessThan2~47_cout\,
	cin0 => \U6|LessThan2~27_cout0\,
	cin1 => \U6|LessThan2~27COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~20\,
	cout => \U6|LessThan2~22_cout\);

-- Location: LC_X9_Y7_N5
\U6|LessThan2~17\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~17_cout0\ = CARRY((\U6|cnt\(13) & ((!\U6|LessThan2~22_cout\) # (!\U6|Add1~15_combout\))) # (!\U6|cnt\(13) & (!\U6|Add1~15_combout\ & !\U6|LessThan2~22_cout\)))
-- \U6|LessThan2~17COUT1_120\ = CARRY((\U6|cnt\(13) & ((!\U6|LessThan2~22_cout\) # (!\U6|Add1~15_combout\))) # (!\U6|cnt\(13) & (!\U6|Add1~15_combout\ & !\U6|LessThan2~22_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(13),
	datab => \U6|Add1~15_combout\,
	cin => \U6|LessThan2~22_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~15\,
	cout0 => \U6|LessThan2~17_cout0\,
	cout1 => \U6|LessThan2~17COUT1_120\);

-- Location: LC_X9_Y7_N6
\U6|LessThan2~12\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~12_cout0\ = CARRY((\U6|Add1~10_combout\ & ((!\U6|LessThan2~17_cout0\) # (!\U6|cnt\(14)))) # (!\U6|Add1~10_combout\ & (!\U6|cnt\(14) & !\U6|LessThan2~17_cout0\)))
-- \U6|LessThan2~12COUT1_122\ = CARRY((\U6|Add1~10_combout\ & ((!\U6|LessThan2~17COUT1_120\) # (!\U6|cnt\(14)))) # (!\U6|Add1~10_combout\ & (!\U6|cnt\(14) & !\U6|LessThan2~17COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add1~10_combout\,
	datab => \U6|cnt\(14),
	cin => \U6|LessThan2~22_cout\,
	cin0 => \U6|LessThan2~17_cout0\,
	cin1 => \U6|LessThan2~17COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~10\,
	cout0 => \U6|LessThan2~12_cout0\,
	cout1 => \U6|LessThan2~12COUT1_122\);

-- Location: LC_X9_Y7_N7
\U6|LessThan2~7\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~7_cout0\ = CARRY((\U6|cnt\(15) & ((!\U6|LessThan2~12_cout0\) # (!\U6|Add1~5_combout\))) # (!\U6|cnt\(15) & (!\U6|Add1~5_combout\ & !\U6|LessThan2~12_cout0\)))
-- \U6|LessThan2~7COUT1_124\ = CARRY((\U6|cnt\(15) & ((!\U6|LessThan2~12COUT1_122\) # (!\U6|Add1~5_combout\))) # (!\U6|cnt\(15) & (!\U6|Add1~5_combout\ & !\U6|LessThan2~12COUT1_122\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(15),
	datab => \U6|Add1~5_combout\,
	cin => \U6|LessThan2~22_cout\,
	cin0 => \U6|LessThan2~12_cout0\,
	cin1 => \U6|LessThan2~12COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~5\,
	cout0 => \U6|LessThan2~7_cout0\,
	cout1 => \U6|LessThan2~7COUT1_124\);

-- Location: LC_X9_Y7_N8
\U6|LessThan2~0\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan2~0_combout\ = (\U6|Add1~0_combout\ & (((!\U6|cnt\(16)) # (!(!\U6|LessThan2~22_cout\ & \U6|LessThan2~7_cout0\) # (\U6|LessThan2~22_cout\ & \U6|LessThan2~7COUT1_124\))))) # (!\U6|Add1~0_combout\ & (((!(!\U6|LessThan2~22_cout\ & 
-- \U6|LessThan2~7_cout0\) # (\U6|LessThan2~22_cout\ & \U6|LessThan2~7COUT1_124\) & !\U6|cnt\(16)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0aaf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add1~0_combout\,
	datad => \U6|cnt\(16),
	cin => \U6|LessThan2~22_cout\,
	cin0 => \U6|LessThan2~7_cout0\,
	cin1 => \U6|LessThan2~7COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan2~0_combout\);

-- Location: LC_X8_Y10_N2
\U6|LessThan1~77\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan1~77_cout0\ = CARRY((!\U3|pulse_delay_0_r\(0) & (\U6|cnt\(0))))
-- \U6|LessThan1~77COUT1_94\ = CARRY((!\U3|pulse_delay_0_r\(0) & (\U6|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff44",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_0_r\(0),
	datab => \U6|cnt\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan1~75\,
	cout0 => \U6|LessThan1~77_cout0\,
	cout1 => \U6|LessThan1~77COUT1_94\);

-- Location: LC_X8_Y10_N3
\U6|LessThan1~72\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan1~72_cout0\ = CARRY((\U6|cnt\(1) & (\U3|pulse_delay_0_r\(1) & !\U6|LessThan1~77_cout0\)) # (!\U6|cnt\(1) & ((\U3|pulse_delay_0_r\(1)) # (!\U6|LessThan1~77_cout0\))))
-- \U6|LessThan1~72COUT1_96\ = CARRY((\U6|cnt\(1) & (\U3|pulse_delay_0_r\(1) & !\U6|LessThan1~77COUT1_94\)) # (!\U6|cnt\(1) & ((\U3|pulse_delay_0_r\(1)) # (!\U6|LessThan1~77COUT1_94\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(1),
	datab => \U3|pulse_delay_0_r\(1),
	cin0 => \U6|LessThan1~77_cout0\,
	cin1 => \U6|LessThan1~77COUT1_94\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan1~70\,
	cout0 => \U6|LessThan1~72_cout0\,
	cout1 => \U6|LessThan1~72COUT1_96\);

-- Location: LC_X8_Y10_N4
\U6|LessThan1~67\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan1~67_cout\ = CARRY((\U6|cnt\(2) & ((!\U6|LessThan1~72COUT1_96\) # (!\U3|pulse_delay_0_r\(2)))) # (!\U6|cnt\(2) & (!\U3|pulse_delay_0_r\(2) & !\U6|LessThan1~72COUT1_96\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(2),
	datab => \U3|pulse_delay_0_r\(2),
	cin0 => \U6|LessThan1~72_cout0\,
	cin1 => \U6|LessThan1~72COUT1_96\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan1~65\,
	cout => \U6|LessThan1~67_cout\);

-- Location: LC_X8_Y10_N5
\U6|LessThan1~62\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan1~62_cout0\ = CARRY((\U6|cnt\(3) & (\U3|pulse_delay_0_r\(3) & !\U6|LessThan1~67_cout\)) # (!\U6|cnt\(3) & ((\U3|pulse_delay_0_r\(3)) # (!\U6|LessThan1~67_cout\))))
-- \U6|LessThan1~62COUT1_98\ = CARRY((\U6|cnt\(3) & (\U3|pulse_delay_0_r\(3) & !\U6|LessThan1~67_cout\)) # (!\U6|cnt\(3) & ((\U3|pulse_delay_0_r\(3)) # (!\U6|LessThan1~67_cout\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(3),
	datab => \U3|pulse_delay_0_r\(3),
	cin => \U6|LessThan1~67_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan1~60\,
	cout0 => \U6|LessThan1~62_cout0\,
	cout1 => \U6|LessThan1~62COUT1_98\);

-- Location: LC_X8_Y10_N6
\U6|LessThan1~57\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan1~57_cout0\ = CARRY((\U3|pulse_delay_0_r\(4) & (\U6|cnt\(4) & !\U6|LessThan1~62_cout0\)) # (!\U3|pulse_delay_0_r\(4) & ((\U6|cnt\(4)) # (!\U6|LessThan1~62_cout0\))))
-- \U6|LessThan1~57COUT1_100\ = CARRY((\U3|pulse_delay_0_r\(4) & (\U6|cnt\(4) & !\U6|LessThan1~62COUT1_98\)) # (!\U3|pulse_delay_0_r\(4) & ((\U6|cnt\(4)) # (!\U6|LessThan1~62COUT1_98\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_0_r\(4),
	datab => \U6|cnt\(4),
	cin => \U6|LessThan1~67_cout\,
	cin0 => \U6|LessThan1~62_cout0\,
	cin1 => \U6|LessThan1~62COUT1_98\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan1~55\,
	cout0 => \U6|LessThan1~57_cout0\,
	cout1 => \U6|LessThan1~57COUT1_100\);

-- Location: LC_X8_Y10_N7
\U6|LessThan1~52\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan1~52_cout0\ = CARRY((\U6|cnt\(5) & (\U3|pulse_delay_0_r\(5) & !\U6|LessThan1~57_cout0\)) # (!\U6|cnt\(5) & ((\U3|pulse_delay_0_r\(5)) # (!\U6|LessThan1~57_cout0\))))
-- \U6|LessThan1~52COUT1_102\ = CARRY((\U6|cnt\(5) & (\U3|pulse_delay_0_r\(5) & !\U6|LessThan1~57COUT1_100\)) # (!\U6|cnt\(5) & ((\U3|pulse_delay_0_r\(5)) # (!\U6|LessThan1~57COUT1_100\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(5),
	datab => \U3|pulse_delay_0_r\(5),
	cin => \U6|LessThan1~67_cout\,
	cin0 => \U6|LessThan1~57_cout0\,
	cin1 => \U6|LessThan1~57COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan1~50\,
	cout0 => \U6|LessThan1~52_cout0\,
	cout1 => \U6|LessThan1~52COUT1_102\);

-- Location: LC_X8_Y10_N8
\U6|LessThan1~47\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan1~47_cout0\ = CARRY((\U3|pulse_delay_0_r\(6) & (\U6|cnt\(6) & !\U6|LessThan1~52_cout0\)) # (!\U3|pulse_delay_0_r\(6) & ((\U6|cnt\(6)) # (!\U6|LessThan1~52_cout0\))))
-- \U6|LessThan1~47COUT1_104\ = CARRY((\U3|pulse_delay_0_r\(6) & (\U6|cnt\(6) & !\U6|LessThan1~52COUT1_102\)) # (!\U3|pulse_delay_0_r\(6) & ((\U6|cnt\(6)) # (!\U6|LessThan1~52COUT1_102\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_0_r\(6),
	datab => \U6|cnt\(6),
	cin => \U6|LessThan1~67_cout\,
	cin0 => \U6|LessThan1~52_cout0\,
	cin1 => \U6|LessThan1~52COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan1~45\,
	cout0 => \U6|LessThan1~47_cout0\,
	cout1 => \U6|LessThan1~47COUT1_104\);

-- Location: LC_X8_Y10_N9
\U6|LessThan1~42\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan1~42_cout\ = CARRY((\U3|pulse_delay_0_r\(7) & ((!\U6|LessThan1~47COUT1_104\) # (!\U6|cnt\(7)))) # (!\U3|pulse_delay_0_r\(7) & (!\U6|cnt\(7) & !\U6|LessThan1~47COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_0_r\(7),
	datab => \U6|cnt\(7),
	cin => \U6|LessThan1~67_cout\,
	cin0 => \U6|LessThan1~47_cout0\,
	cin1 => \U6|LessThan1~47COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan1~40\,
	cout => \U6|LessThan1~42_cout\);

-- Location: LC_X8_Y9_N0
\U6|LessThan1~37\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan1~37_cout0\ = CARRY((\U6|cnt\(8) & ((!\U6|LessThan1~42_cout\) # (!\U3|pulse_delay_0_r\(8)))) # (!\U6|cnt\(8) & (!\U3|pulse_delay_0_r\(8) & !\U6|LessThan1~42_cout\)))
-- \U6|LessThan1~37COUT1_106\ = CARRY((\U6|cnt\(8) & ((!\U6|LessThan1~42_cout\) # (!\U3|pulse_delay_0_r\(8)))) # (!\U6|cnt\(8) & (!\U3|pulse_delay_0_r\(8) & !\U6|LessThan1~42_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(8),
	datab => \U3|pulse_delay_0_r\(8),
	cin => \U6|LessThan1~42_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan1~35\,
	cout0 => \U6|LessThan1~37_cout0\,
	cout1 => \U6|LessThan1~37COUT1_106\);

-- Location: LC_X8_Y9_N1
\U6|LessThan1~32\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan1~32_cout0\ = CARRY((\U6|cnt\(9) & (\U3|pulse_delay_0_r\(9) & !\U6|LessThan1~37_cout0\)) # (!\U6|cnt\(9) & ((\U3|pulse_delay_0_r\(9)) # (!\U6|LessThan1~37_cout0\))))
-- \U6|LessThan1~32COUT1_108\ = CARRY((\U6|cnt\(9) & (\U3|pulse_delay_0_r\(9) & !\U6|LessThan1~37COUT1_106\)) # (!\U6|cnt\(9) & ((\U3|pulse_delay_0_r\(9)) # (!\U6|LessThan1~37COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(9),
	datab => \U3|pulse_delay_0_r\(9),
	cin => \U6|LessThan1~42_cout\,
	cin0 => \U6|LessThan1~37_cout0\,
	cin1 => \U6|LessThan1~37COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan1~30\,
	cout0 => \U6|LessThan1~32_cout0\,
	cout1 => \U6|LessThan1~32COUT1_108\);

-- Location: LC_X8_Y9_N2
\U6|LessThan1~27\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan1~27_cout0\ = CARRY((\U3|pulse_delay_0_r\(10) & (\U6|cnt\(10) & !\U6|LessThan1~32_cout0\)) # (!\U3|pulse_delay_0_r\(10) & ((\U6|cnt\(10)) # (!\U6|LessThan1~32_cout0\))))
-- \U6|LessThan1~27COUT1_110\ = CARRY((\U3|pulse_delay_0_r\(10) & (\U6|cnt\(10) & !\U6|LessThan1~32COUT1_108\)) # (!\U3|pulse_delay_0_r\(10) & ((\U6|cnt\(10)) # (!\U6|LessThan1~32COUT1_108\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_0_r\(10),
	datab => \U6|cnt\(10),
	cin => \U6|LessThan1~42_cout\,
	cin0 => \U6|LessThan1~32_cout0\,
	cin1 => \U6|LessThan1~32COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan1~25\,
	cout0 => \U6|LessThan1~27_cout0\,
	cout1 => \U6|LessThan1~27COUT1_110\);

-- Location: LC_X8_Y9_N3
\U6|LessThan1~22\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan1~22_cout0\ = CARRY((\U3|pulse_delay_0_r\(11) & ((!\U6|LessThan1~27_cout0\) # (!\U6|cnt\(11)))) # (!\U3|pulse_delay_0_r\(11) & (!\U6|cnt\(11) & !\U6|LessThan1~27_cout0\)))
-- \U6|LessThan1~22COUT1_112\ = CARRY((\U3|pulse_delay_0_r\(11) & ((!\U6|LessThan1~27COUT1_110\) # (!\U6|cnt\(11)))) # (!\U3|pulse_delay_0_r\(11) & (!\U6|cnt\(11) & !\U6|LessThan1~27COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_0_r\(11),
	datab => \U6|cnt\(11),
	cin => \U6|LessThan1~42_cout\,
	cin0 => \U6|LessThan1~27_cout0\,
	cin1 => \U6|LessThan1~27COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan1~20\,
	cout0 => \U6|LessThan1~22_cout0\,
	cout1 => \U6|LessThan1~22COUT1_112\);

-- Location: LC_X8_Y9_N4
\U6|LessThan1~17\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan1~17_cout\ = CARRY((\U3|pulse_delay_0_r\(12) & (\U6|cnt\(12) & !\U6|LessThan1~22COUT1_112\)) # (!\U3|pulse_delay_0_r\(12) & ((\U6|cnt\(12)) # (!\U6|LessThan1~22COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_0_r\(12),
	datab => \U6|cnt\(12),
	cin => \U6|LessThan1~42_cout\,
	cin0 => \U6|LessThan1~22_cout0\,
	cin1 => \U6|LessThan1~22COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan1~15\,
	cout => \U6|LessThan1~17_cout\);

-- Location: LC_X8_Y9_N5
\U6|LessThan1~12\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan1~12_cout0\ = CARRY((\U3|pulse_delay_0_r\(13) & ((!\U6|LessThan1~17_cout\) # (!\U6|cnt\(13)))) # (!\U3|pulse_delay_0_r\(13) & (!\U6|cnt\(13) & !\U6|LessThan1~17_cout\)))
-- \U6|LessThan1~12COUT1_114\ = CARRY((\U3|pulse_delay_0_r\(13) & ((!\U6|LessThan1~17_cout\) # (!\U6|cnt\(13)))) # (!\U3|pulse_delay_0_r\(13) & (!\U6|cnt\(13) & !\U6|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_0_r\(13),
	datab => \U6|cnt\(13),
	cin => \U6|LessThan1~17_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan1~10\,
	cout0 => \U6|LessThan1~12_cout0\,
	cout1 => \U6|LessThan1~12COUT1_114\);

-- Location: LC_X8_Y9_N6
\U6|LessThan1~7\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan1~7_cout0\ = CARRY((\U6|cnt\(14) & ((!\U6|LessThan1~12_cout0\) # (!\U3|pulse_delay_0_r\(14)))) # (!\U6|cnt\(14) & (!\U3|pulse_delay_0_r\(14) & !\U6|LessThan1~12_cout0\)))
-- \U6|LessThan1~7COUT1_116\ = CARRY((\U6|cnt\(14) & ((!\U6|LessThan1~12COUT1_114\) # (!\U3|pulse_delay_0_r\(14)))) # (!\U6|cnt\(14) & (!\U3|pulse_delay_0_r\(14) & !\U6|LessThan1~12COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(14),
	datab => \U3|pulse_delay_0_r\(14),
	cin => \U6|LessThan1~17_cout\,
	cin0 => \U6|LessThan1~12_cout0\,
	cin1 => \U6|LessThan1~12COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan1~5\,
	cout0 => \U6|LessThan1~7_cout0\,
	cout1 => \U6|LessThan1~7COUT1_116\);

-- Location: LC_X8_Y9_N7
\U6|LessThan1~0\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan1~0_combout\ = ((\U3|pulse_delay_0_r\(15) & ((!\U6|LessThan1~17_cout\ & \U6|LessThan1~7_cout0\) # (\U6|LessThan1~17_cout\ & \U6|LessThan1~7COUT1_116\) & \U6|cnt\(15))) # (!\U3|pulse_delay_0_r\(15) & (((!\U6|LessThan1~17_cout\ & 
-- \U6|LessThan1~7_cout0\) # (\U6|LessThan1~17_cout\ & \U6|LessThan1~7COUT1_116\)) # (\U6|cnt\(15)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f330",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U3|pulse_delay_0_r\(15),
	datad => \U6|cnt\(15),
	cin => \U6|LessThan1~17_cout\,
	cin0 => \U6|LessThan1~7_cout0\,
	cin1 => \U6|LessThan1~7COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan1~0_combout\);

-- Location: LC_X9_Y7_N9
\U6|always1~0\ : cyclone_lcell
-- Equation(s):
-- \U6|always1~0_combout\ = (!\U6|cnt\(16) & (((!\U6|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0055",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(16),
	datad => \U6|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|always1~0_combout\);

-- Location: LC_X10_Y7_N7
\U6|Pulse_0\ : cyclone_lcell
-- Equation(s):
-- \U6|Pulse_0~regout\ = DFFEAS((\U6|Pulse_2~4_combout\ & (\U3|enable_trigger_r\(0) & (\U6|LessThan2~0_combout\ & !\U6|always1~0_combout\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U6|Pulse_2~4_combout\,
	datab => \U3|enable_trigger_r\(0),
	datac => \U6|LessThan2~0_combout\,
	datad => \U6|always1~0_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|Pulse_0~regout\);

-- Location: LC_X5_Y9_N5
\U3|Decoder0~7\ : cyclone_lcell
-- Equation(s):
-- \U3|Decoder0~7_combout\ = (\U2|mem_1\(0) & (\U2|mem_1\(1) & (\U3|Decoder0~4_combout\ & \U2|mem_1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|mem_1\(0),
	datab => \U2|mem_1\(1),
	datac => \U3|Decoder0~4_combout\,
	datad => \U2|mem_1\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|Decoder0~7_combout\);

-- Location: LC_X10_Y11_N4
\U3|pulse_delay_2_r[15]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_2_r\(15) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~7_combout\, \U2|mem_2\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(7),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_2_r\(15));

-- Location: LC_X10_Y11_N8
\U3|pulse_delay_2_r[12]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_2_r\(12) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~7_combout\, \U2|mem_2\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(4),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_2_r\(12));

-- Location: LC_X10_Y12_N1
\U3|pulse_delay_2_r[7]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_2_r\(7) = DFFEAS((((\U2|mem_3\(7)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~7_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(7),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_2_r\(7));

-- Location: LC_X10_Y12_N3
\U3|pulse_delay_2_r[2]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_2_r\(2) = DFFEAS((((\U2|mem_3\(2)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~7_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(2),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_2_r\(2));

-- Location: LC_X12_Y12_N1
\U3|pulse_delay_2_r[1]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_2_r\(1) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~7_combout\, \U2|mem_3\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(1),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_2_r\(1));

-- Location: LC_X12_Y12_N0
\U3|pulse_delay_2_r[0]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_2_r\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~7_combout\, \U2|mem_3\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(0),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_2_r\(0));

-- Location: LC_X15_Y12_N2
\U6|LessThan5~77\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan5~77_cout0\ = CARRY((!\U3|pulse_delay_2_r\(0) & (\U6|cnt\(0))))
-- \U6|LessThan5~77COUT1_94\ = CARRY((!\U3|pulse_delay_2_r\(0) & (\U6|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff44",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_2_r\(0),
	datab => \U6|cnt\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan5~75\,
	cout0 => \U6|LessThan5~77_cout0\,
	cout1 => \U6|LessThan5~77COUT1_94\);

-- Location: LC_X15_Y12_N3
\U6|LessThan5~72\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan5~72_cout0\ = CARRY((\U3|pulse_delay_2_r\(1) & ((!\U6|LessThan5~77_cout0\) # (!\U6|cnt\(1)))) # (!\U3|pulse_delay_2_r\(1) & (!\U6|cnt\(1) & !\U6|LessThan5~77_cout0\)))
-- \U6|LessThan5~72COUT1_96\ = CARRY((\U3|pulse_delay_2_r\(1) & ((!\U6|LessThan5~77COUT1_94\) # (!\U6|cnt\(1)))) # (!\U3|pulse_delay_2_r\(1) & (!\U6|cnt\(1) & !\U6|LessThan5~77COUT1_94\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_2_r\(1),
	datab => \U6|cnt\(1),
	cin0 => \U6|LessThan5~77_cout0\,
	cin1 => \U6|LessThan5~77COUT1_94\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan5~70\,
	cout0 => \U6|LessThan5~72_cout0\,
	cout1 => \U6|LessThan5~72COUT1_96\);

-- Location: LC_X15_Y12_N4
\U6|LessThan5~67\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan5~67_cout\ = CARRY((\U6|cnt\(2) & ((!\U6|LessThan5~72COUT1_96\) # (!\U3|pulse_delay_2_r\(2)))) # (!\U6|cnt\(2) & (!\U3|pulse_delay_2_r\(2) & !\U6|LessThan5~72COUT1_96\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(2),
	datab => \U3|pulse_delay_2_r\(2),
	cin0 => \U6|LessThan5~72_cout0\,
	cin1 => \U6|LessThan5~72COUT1_96\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan5~65\,
	cout => \U6|LessThan5~67_cout\);

-- Location: LC_X10_Y12_N4
\U3|pulse_delay_2_r[6]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_2_r\(6) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~7_combout\, \U2|mem_3\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(6),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_2_r\(6));

-- Location: LC_X10_Y12_N5
\U3|pulse_delay_2_r[5]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_2_r\(5) = DFFEAS((((\U2|mem_3\(5)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~7_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(5),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_2_r\(5));

-- Location: LC_X10_Y12_N8
\U3|pulse_delay_2_r[4]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_2_r\(4) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~7_combout\, \U2|mem_3\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(4),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_2_r\(4));

-- Location: LC_X15_Y12_N0
\U3|pulse_delay_2_r[3]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_2_r\(3) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~7_combout\, \U2|mem_3\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(3),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_2_r\(3));

-- Location: LC_X15_Y12_N5
\U6|LessThan5~62\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan5~62_cout0\ = CARRY((\U6|cnt\(3) & (\U3|pulse_delay_2_r\(3) & !\U6|LessThan5~67_cout\)) # (!\U6|cnt\(3) & ((\U3|pulse_delay_2_r\(3)) # (!\U6|LessThan5~67_cout\))))
-- \U6|LessThan5~62COUT1_98\ = CARRY((\U6|cnt\(3) & (\U3|pulse_delay_2_r\(3) & !\U6|LessThan5~67_cout\)) # (!\U6|cnt\(3) & ((\U3|pulse_delay_2_r\(3)) # (!\U6|LessThan5~67_cout\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(3),
	datab => \U3|pulse_delay_2_r\(3),
	cin => \U6|LessThan5~67_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan5~60\,
	cout0 => \U6|LessThan5~62_cout0\,
	cout1 => \U6|LessThan5~62COUT1_98\);

-- Location: LC_X15_Y12_N6
\U6|LessThan5~57\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan5~57_cout0\ = CARRY((\U6|cnt\(4) & ((!\U6|LessThan5~62_cout0\) # (!\U3|pulse_delay_2_r\(4)))) # (!\U6|cnt\(4) & (!\U3|pulse_delay_2_r\(4) & !\U6|LessThan5~62_cout0\)))
-- \U6|LessThan5~57COUT1_100\ = CARRY((\U6|cnt\(4) & ((!\U6|LessThan5~62COUT1_98\) # (!\U3|pulse_delay_2_r\(4)))) # (!\U6|cnt\(4) & (!\U3|pulse_delay_2_r\(4) & !\U6|LessThan5~62COUT1_98\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(4),
	datab => \U3|pulse_delay_2_r\(4),
	cin => \U6|LessThan5~67_cout\,
	cin0 => \U6|LessThan5~62_cout0\,
	cin1 => \U6|LessThan5~62COUT1_98\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan5~55\,
	cout0 => \U6|LessThan5~57_cout0\,
	cout1 => \U6|LessThan5~57COUT1_100\);

-- Location: LC_X15_Y12_N7
\U6|LessThan5~52\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan5~52_cout0\ = CARRY((\U3|pulse_delay_2_r\(5) & ((!\U6|LessThan5~57_cout0\) # (!\U6|cnt\(5)))) # (!\U3|pulse_delay_2_r\(5) & (!\U6|cnt\(5) & !\U6|LessThan5~57_cout0\)))
-- \U6|LessThan5~52COUT1_102\ = CARRY((\U3|pulse_delay_2_r\(5) & ((!\U6|LessThan5~57COUT1_100\) # (!\U6|cnt\(5)))) # (!\U3|pulse_delay_2_r\(5) & (!\U6|cnt\(5) & !\U6|LessThan5~57COUT1_100\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_2_r\(5),
	datab => \U6|cnt\(5),
	cin => \U6|LessThan5~67_cout\,
	cin0 => \U6|LessThan5~57_cout0\,
	cin1 => \U6|LessThan5~57COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan5~50\,
	cout0 => \U6|LessThan5~52_cout0\,
	cout1 => \U6|LessThan5~52COUT1_102\);

-- Location: LC_X15_Y12_N8
\U6|LessThan5~47\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan5~47_cout0\ = CARRY((\U6|cnt\(6) & ((!\U6|LessThan5~52_cout0\) # (!\U3|pulse_delay_2_r\(6)))) # (!\U6|cnt\(6) & (!\U3|pulse_delay_2_r\(6) & !\U6|LessThan5~52_cout0\)))
-- \U6|LessThan5~47COUT1_104\ = CARRY((\U6|cnt\(6) & ((!\U6|LessThan5~52COUT1_102\) # (!\U3|pulse_delay_2_r\(6)))) # (!\U6|cnt\(6) & (!\U3|pulse_delay_2_r\(6) & !\U6|LessThan5~52COUT1_102\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(6),
	datab => \U3|pulse_delay_2_r\(6),
	cin => \U6|LessThan5~67_cout\,
	cin0 => \U6|LessThan5~52_cout0\,
	cin1 => \U6|LessThan5~52COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan5~45\,
	cout0 => \U6|LessThan5~47_cout0\,
	cout1 => \U6|LessThan5~47COUT1_104\);

-- Location: LC_X15_Y12_N9
\U6|LessThan5~42\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan5~42_cout\ = CARRY((\U3|pulse_delay_2_r\(7) & ((!\U6|LessThan5~47COUT1_104\) # (!\U6|cnt\(7)))) # (!\U3|pulse_delay_2_r\(7) & (!\U6|cnt\(7) & !\U6|LessThan5~47COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_2_r\(7),
	datab => \U6|cnt\(7),
	cin => \U6|LessThan5~67_cout\,
	cin0 => \U6|LessThan5~47_cout0\,
	cin1 => \U6|LessThan5~47COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan5~40\,
	cout => \U6|LessThan5~42_cout\);

-- Location: LC_X10_Y11_N5
\U3|pulse_delay_2_r[11]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_2_r\(11) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~7_combout\, \U2|mem_2\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(3),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_2_r\(11));

-- Location: LC_X15_Y11_N8
\U3|pulse_delay_2_r[10]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_2_r\(10) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~7_combout\, \U2|mem_2\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(2),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_2_r\(10));

-- Location: LC_X15_Y11_N9
\U3|pulse_delay_2_r[9]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_2_r\(9) = DFFEAS((((\U2|mem_2\(1)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~7_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(1),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_2_r\(9));

-- Location: LC_X10_Y11_N7
\U3|pulse_delay_2_r[8]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_2_r\(8) = DFFEAS((((\U2|mem_2\(0)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~7_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(0),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_2_r\(8));

-- Location: LC_X15_Y11_N0
\U6|LessThan5~37\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan5~37_cout0\ = CARRY((\U3|pulse_delay_2_r\(8) & (\U6|cnt\(8) & !\U6|LessThan5~42_cout\)) # (!\U3|pulse_delay_2_r\(8) & ((\U6|cnt\(8)) # (!\U6|LessThan5~42_cout\))))
-- \U6|LessThan5~37COUT1_106\ = CARRY((\U3|pulse_delay_2_r\(8) & (\U6|cnt\(8) & !\U6|LessThan5~42_cout\)) # (!\U3|pulse_delay_2_r\(8) & ((\U6|cnt\(8)) # (!\U6|LessThan5~42_cout\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_2_r\(8),
	datab => \U6|cnt\(8),
	cin => \U6|LessThan5~42_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan5~35\,
	cout0 => \U6|LessThan5~37_cout0\,
	cout1 => \U6|LessThan5~37COUT1_106\);

-- Location: LC_X15_Y11_N1
\U6|LessThan5~32\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan5~32_cout0\ = CARRY((\U3|pulse_delay_2_r\(9) & ((!\U6|LessThan5~37_cout0\) # (!\U6|cnt\(9)))) # (!\U3|pulse_delay_2_r\(9) & (!\U6|cnt\(9) & !\U6|LessThan5~37_cout0\)))
-- \U6|LessThan5~32COUT1_108\ = CARRY((\U3|pulse_delay_2_r\(9) & ((!\U6|LessThan5~37COUT1_106\) # (!\U6|cnt\(9)))) # (!\U3|pulse_delay_2_r\(9) & (!\U6|cnt\(9) & !\U6|LessThan5~37COUT1_106\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_2_r\(9),
	datab => \U6|cnt\(9),
	cin => \U6|LessThan5~42_cout\,
	cin0 => \U6|LessThan5~37_cout0\,
	cin1 => \U6|LessThan5~37COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan5~30\,
	cout0 => \U6|LessThan5~32_cout0\,
	cout1 => \U6|LessThan5~32COUT1_108\);

-- Location: LC_X15_Y11_N2
\U6|LessThan5~27\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan5~27_cout0\ = CARRY((\U6|cnt\(10) & ((!\U6|LessThan5~32_cout0\) # (!\U3|pulse_delay_2_r\(10)))) # (!\U6|cnt\(10) & (!\U3|pulse_delay_2_r\(10) & !\U6|LessThan5~32_cout0\)))
-- \U6|LessThan5~27COUT1_110\ = CARRY((\U6|cnt\(10) & ((!\U6|LessThan5~32COUT1_108\) # (!\U3|pulse_delay_2_r\(10)))) # (!\U6|cnt\(10) & (!\U3|pulse_delay_2_r\(10) & !\U6|LessThan5~32COUT1_108\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(10),
	datab => \U3|pulse_delay_2_r\(10),
	cin => \U6|LessThan5~42_cout\,
	cin0 => \U6|LessThan5~32_cout0\,
	cin1 => \U6|LessThan5~32COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan5~25\,
	cout0 => \U6|LessThan5~27_cout0\,
	cout1 => \U6|LessThan5~27COUT1_110\);

-- Location: LC_X15_Y11_N3
\U6|LessThan5~22\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan5~22_cout0\ = CARRY((\U3|pulse_delay_2_r\(11) & ((!\U6|LessThan5~27_cout0\) # (!\U6|cnt\(11)))) # (!\U3|pulse_delay_2_r\(11) & (!\U6|cnt\(11) & !\U6|LessThan5~27_cout0\)))
-- \U6|LessThan5~22COUT1_112\ = CARRY((\U3|pulse_delay_2_r\(11) & ((!\U6|LessThan5~27COUT1_110\) # (!\U6|cnt\(11)))) # (!\U3|pulse_delay_2_r\(11) & (!\U6|cnt\(11) & !\U6|LessThan5~27COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_2_r\(11),
	datab => \U6|cnt\(11),
	cin => \U6|LessThan5~42_cout\,
	cin0 => \U6|LessThan5~27_cout0\,
	cin1 => \U6|LessThan5~27COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan5~20\,
	cout0 => \U6|LessThan5~22_cout0\,
	cout1 => \U6|LessThan5~22COUT1_112\);

-- Location: LC_X15_Y11_N4
\U6|LessThan5~17\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan5~17_cout\ = CARRY((\U3|pulse_delay_2_r\(12) & (\U6|cnt\(12) & !\U6|LessThan5~22COUT1_112\)) # (!\U3|pulse_delay_2_r\(12) & ((\U6|cnt\(12)) # (!\U6|LessThan5~22COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_2_r\(12),
	datab => \U6|cnt\(12),
	cin => \U6|LessThan5~42_cout\,
	cin0 => \U6|LessThan5~22_cout0\,
	cin1 => \U6|LessThan5~22COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan5~15\,
	cout => \U6|LessThan5~17_cout\);

-- Location: LC_X12_Y9_N0
\U3|pulse_delay_2_r[14]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_2_r\(14) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~7_combout\, \U2|mem_2\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(6),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_2_r\(14));

-- Location: LC_X10_Y11_N0
\U3|pulse_delay_2_r[13]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_2_r\(13) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~7_combout\, \U2|mem_2\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(5),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_2_r\(13));

-- Location: LC_X15_Y11_N5
\U6|LessThan5~12\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan5~12_cout0\ = CARRY((\U6|cnt\(13) & (\U3|pulse_delay_2_r\(13) & !\U6|LessThan5~17_cout\)) # (!\U6|cnt\(13) & ((\U3|pulse_delay_2_r\(13)) # (!\U6|LessThan5~17_cout\))))
-- \U6|LessThan5~12COUT1_114\ = CARRY((\U6|cnt\(13) & (\U3|pulse_delay_2_r\(13) & !\U6|LessThan5~17_cout\)) # (!\U6|cnt\(13) & ((\U3|pulse_delay_2_r\(13)) # (!\U6|LessThan5~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(13),
	datab => \U3|pulse_delay_2_r\(13),
	cin => \U6|LessThan5~17_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan5~10\,
	cout0 => \U6|LessThan5~12_cout0\,
	cout1 => \U6|LessThan5~12COUT1_114\);

-- Location: LC_X15_Y11_N6
\U6|LessThan5~7\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan5~7_cout0\ = CARRY((\U3|pulse_delay_2_r\(14) & (\U6|cnt\(14) & !\U6|LessThan5~12_cout0\)) # (!\U3|pulse_delay_2_r\(14) & ((\U6|cnt\(14)) # (!\U6|LessThan5~12_cout0\))))
-- \U6|LessThan5~7COUT1_116\ = CARRY((\U3|pulse_delay_2_r\(14) & (\U6|cnt\(14) & !\U6|LessThan5~12COUT1_114\)) # (!\U3|pulse_delay_2_r\(14) & ((\U6|cnt\(14)) # (!\U6|LessThan5~12COUT1_114\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_2_r\(14),
	datab => \U6|cnt\(14),
	cin => \U6|LessThan5~17_cout\,
	cin0 => \U6|LessThan5~12_cout0\,
	cin1 => \U6|LessThan5~12COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan5~5\,
	cout0 => \U6|LessThan5~7_cout0\,
	cout1 => \U6|LessThan5~7COUT1_116\);

-- Location: LC_X15_Y11_N7
\U6|LessThan5~0\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan5~0_combout\ = (\U6|cnt\(15) & ((((!\U6|LessThan5~17_cout\ & \U6|LessThan5~7_cout0\) # (\U6|LessThan5~17_cout\ & \U6|LessThan5~7COUT1_116\)) # (!\U3|pulse_delay_2_r\(15))))) # (!\U6|cnt\(15) & ((((!\U6|LessThan5~17_cout\ & 
-- \U6|LessThan5~7_cout0\) # (\U6|LessThan5~17_cout\ & \U6|LessThan5~7COUT1_116\) & !\U3|pulse_delay_2_r\(15)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a0fa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(15),
	datad => \U3|pulse_delay_2_r\(15),
	cin => \U6|LessThan5~17_cout\,
	cin0 => \U6|LessThan5~7_cout0\,
	cin1 => \U6|LessThan5~7COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan5~0_combout\);

-- Location: LC_X10_Y11_N9
\U6|always3~0\ : cyclone_lcell
-- Equation(s):
-- \U6|always3~0_combout\ = ((!\U6|cnt\(16) & ((!\U6|LessThan5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0033",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U6|cnt\(16),
	datad => \U6|LessThan5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|always3~0_combout\);

-- Location: LC_X6_Y12_N9
\U3|Decoder0~10\ : cyclone_lcell
-- Equation(s):
-- \U3|Decoder0~10_combout\ = (\U2|mem_1\(0) & (\U2|mem_1\(1) & (!\U2|mem_1\(4) & \U3|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|mem_1\(0),
	datab => \U2|mem_1\(1),
	datac => \U2|mem_1\(4),
	datad => \U3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|Decoder0~10_combout\);

-- Location: LC_X7_Y11_N7
\U3|pulse_width_2_r[12]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_2_r\(12) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~10_combout\, \U2|mem_2\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(4),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_2_r\(12));

-- Location: LC_X7_Y12_N2
\U3|pulse_width_2_r[7]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_2_r\(7) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~10_combout\, \U2|mem_3\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(7),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_2_r\(7));

-- Location: LC_X10_Y12_N2
\U3|pulse_width_2_r[2]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_2_r\(2) = DFFEAS((((\U2|mem_3\(2)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~10_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(2),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_2_r\(2));

-- Location: LC_X10_Y12_N9
\U3|pulse_width_2_r[1]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_2_r\(1) = DFFEAS((((\U2|mem_3\(1)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~10_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(1),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_2_r\(1));

-- Location: LC_X11_Y12_N1
\U3|pulse_width_2_r[0]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_2_r\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~10_combout\, \U2|mem_3\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(0),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_2_r\(0));

-- Location: LC_X12_Y12_N2
\U6|Add5~80\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~80_combout\ = \U3|pulse_width_2_r\(0) $ ((!\U3|pulse_delay_2_r\(0)))
-- \U6|Add5~82\ = CARRY((\U3|pulse_width_2_r\(0)) # ((\U3|pulse_delay_2_r\(0))))
-- \U6|Add5~82COUT1_100\ = CARRY((\U3|pulse_width_2_r\(0)) # ((\U3|pulse_delay_2_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "99ee",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_2_r\(0),
	datab => \U3|pulse_delay_2_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~80_combout\,
	cout0 => \U6|Add5~82\,
	cout1 => \U6|Add5~82COUT1_100\);

-- Location: LC_X12_Y12_N3
\U6|Add5~75\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~75_combout\ = \U3|pulse_delay_2_r\(1) $ (\U3|pulse_width_2_r\(1) $ ((\U6|Add5~82\)))
-- \U6|Add5~77\ = CARRY((\U3|pulse_delay_2_r\(1) & (!\U3|pulse_width_2_r\(1) & !\U6|Add5~82\)) # (!\U3|pulse_delay_2_r\(1) & ((!\U6|Add5~82\) # (!\U3|pulse_width_2_r\(1)))))
-- \U6|Add5~77COUT1_102\ = CARRY((\U3|pulse_delay_2_r\(1) & (!\U3|pulse_width_2_r\(1) & !\U6|Add5~82COUT1_100\)) # (!\U3|pulse_delay_2_r\(1) & ((!\U6|Add5~82COUT1_100\) # (!\U3|pulse_width_2_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_2_r\(1),
	datab => \U3|pulse_width_2_r\(1),
	cin0 => \U6|Add5~82\,
	cin1 => \U6|Add5~82COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~75_combout\,
	cout0 => \U6|Add5~77\,
	cout1 => \U6|Add5~77COUT1_102\);

-- Location: LC_X12_Y12_N4
\U6|Add5~70\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~70_combout\ = \U3|pulse_width_2_r\(2) $ (\U3|pulse_delay_2_r\(2) $ ((!\U6|Add5~77\)))
-- \U6|Add5~72\ = CARRY((\U3|pulse_width_2_r\(2) & ((\U3|pulse_delay_2_r\(2)) # (!\U6|Add5~77COUT1_102\))) # (!\U3|pulse_width_2_r\(2) & (\U3|pulse_delay_2_r\(2) & !\U6|Add5~77COUT1_102\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_2_r\(2),
	datab => \U3|pulse_delay_2_r\(2),
	cin0 => \U6|Add5~77\,
	cin1 => \U6|Add5~77COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~70_combout\,
	cout => \U6|Add5~72\);

-- Location: LC_X7_Y12_N9
\U3|pulse_width_2_r[6]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_2_r\(6) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~10_combout\, \U2|mem_3\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(6),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_2_r\(6));

-- Location: LC_X10_Y12_N6
\U3|pulse_width_2_r[5]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_2_r\(5) = DFFEAS((((\U2|mem_3\(5)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~10_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(5),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_2_r\(5));

-- Location: LC_X10_Y12_N7
\U3|pulse_width_2_r[4]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_2_r\(4) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~10_combout\, \U2|mem_3\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(4),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_2_r\(4));

-- Location: LC_X11_Y12_N0
\U3|pulse_width_2_r[3]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_2_r\(3) = DFFEAS((((\U2|mem_3\(3)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~10_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(3),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_2_r\(3));

-- Location: LC_X12_Y12_N5
\U6|Add5~65\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~65_combout\ = \U3|pulse_width_2_r\(3) $ (\U3|pulse_delay_2_r\(3) $ ((\U6|Add5~72\)))
-- \U6|Add5~67\ = CARRY((\U3|pulse_width_2_r\(3) & (!\U3|pulse_delay_2_r\(3) & !\U6|Add5~72\)) # (!\U3|pulse_width_2_r\(3) & ((!\U6|Add5~72\) # (!\U3|pulse_delay_2_r\(3)))))
-- \U6|Add5~67COUT1_104\ = CARRY((\U3|pulse_width_2_r\(3) & (!\U3|pulse_delay_2_r\(3) & !\U6|Add5~72\)) # (!\U3|pulse_width_2_r\(3) & ((!\U6|Add5~72\) # (!\U3|pulse_delay_2_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_2_r\(3),
	datab => \U3|pulse_delay_2_r\(3),
	cin => \U6|Add5~72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~65_combout\,
	cout0 => \U6|Add5~67\,
	cout1 => \U6|Add5~67COUT1_104\);

-- Location: LC_X12_Y12_N6
\U6|Add5~60\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~60_combout\ = \U3|pulse_width_2_r\(4) $ (\U3|pulse_delay_2_r\(4) $ ((!(!\U6|Add5~72\ & \U6|Add5~67\) # (\U6|Add5~72\ & \U6|Add5~67COUT1_104\))))
-- \U6|Add5~62\ = CARRY((\U3|pulse_width_2_r\(4) & ((\U3|pulse_delay_2_r\(4)) # (!\U6|Add5~67\))) # (!\U3|pulse_width_2_r\(4) & (\U3|pulse_delay_2_r\(4) & !\U6|Add5~67\)))
-- \U6|Add5~62COUT1_106\ = CARRY((\U3|pulse_width_2_r\(4) & ((\U3|pulse_delay_2_r\(4)) # (!\U6|Add5~67COUT1_104\))) # (!\U3|pulse_width_2_r\(4) & (\U3|pulse_delay_2_r\(4) & !\U6|Add5~67COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_2_r\(4),
	datab => \U3|pulse_delay_2_r\(4),
	cin => \U6|Add5~72\,
	cin0 => \U6|Add5~67\,
	cin1 => \U6|Add5~67COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~60_combout\,
	cout0 => \U6|Add5~62\,
	cout1 => \U6|Add5~62COUT1_106\);

-- Location: LC_X12_Y12_N7
\U6|Add5~55\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~55_combout\ = \U3|pulse_width_2_r\(5) $ (\U3|pulse_delay_2_r\(5) $ (((!\U6|Add5~72\ & \U6|Add5~62\) # (\U6|Add5~72\ & \U6|Add5~62COUT1_106\))))
-- \U6|Add5~57\ = CARRY((\U3|pulse_width_2_r\(5) & (!\U3|pulse_delay_2_r\(5) & !\U6|Add5~62\)) # (!\U3|pulse_width_2_r\(5) & ((!\U6|Add5~62\) # (!\U3|pulse_delay_2_r\(5)))))
-- \U6|Add5~57COUT1_108\ = CARRY((\U3|pulse_width_2_r\(5) & (!\U3|pulse_delay_2_r\(5) & !\U6|Add5~62COUT1_106\)) # (!\U3|pulse_width_2_r\(5) & ((!\U6|Add5~62COUT1_106\) # (!\U3|pulse_delay_2_r\(5)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_2_r\(5),
	datab => \U3|pulse_delay_2_r\(5),
	cin => \U6|Add5~72\,
	cin0 => \U6|Add5~62\,
	cin1 => \U6|Add5~62COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~55_combout\,
	cout0 => \U6|Add5~57\,
	cout1 => \U6|Add5~57COUT1_108\);

-- Location: LC_X12_Y12_N8
\U6|Add5~50\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~50_combout\ = \U3|pulse_delay_2_r\(6) $ (\U3|pulse_width_2_r\(6) $ ((!(!\U6|Add5~72\ & \U6|Add5~57\) # (\U6|Add5~72\ & \U6|Add5~57COUT1_108\))))
-- \U6|Add5~52\ = CARRY((\U3|pulse_delay_2_r\(6) & ((\U3|pulse_width_2_r\(6)) # (!\U6|Add5~57\))) # (!\U3|pulse_delay_2_r\(6) & (\U3|pulse_width_2_r\(6) & !\U6|Add5~57\)))
-- \U6|Add5~52COUT1_110\ = CARRY((\U3|pulse_delay_2_r\(6) & ((\U3|pulse_width_2_r\(6)) # (!\U6|Add5~57COUT1_108\))) # (!\U3|pulse_delay_2_r\(6) & (\U3|pulse_width_2_r\(6) & !\U6|Add5~57COUT1_108\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_2_r\(6),
	datab => \U3|pulse_width_2_r\(6),
	cin => \U6|Add5~72\,
	cin0 => \U6|Add5~57\,
	cin1 => \U6|Add5~57COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~50_combout\,
	cout0 => \U6|Add5~52\,
	cout1 => \U6|Add5~52COUT1_110\);

-- Location: LC_X12_Y12_N9
\U6|Add5~45\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~45_combout\ = \U3|pulse_delay_2_r\(7) $ (\U3|pulse_width_2_r\(7) $ (((!\U6|Add5~72\ & \U6|Add5~52\) # (\U6|Add5~72\ & \U6|Add5~52COUT1_110\))))
-- \U6|Add5~47\ = CARRY((\U3|pulse_delay_2_r\(7) & (!\U3|pulse_width_2_r\(7) & !\U6|Add5~52COUT1_110\)) # (!\U3|pulse_delay_2_r\(7) & ((!\U6|Add5~52COUT1_110\) # (!\U3|pulse_width_2_r\(7)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_2_r\(7),
	datab => \U3|pulse_width_2_r\(7),
	cin => \U6|Add5~72\,
	cin0 => \U6|Add5~52\,
	cin1 => \U6|Add5~52COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~45_combout\,
	cout => \U6|Add5~47\);

-- Location: LC_X11_Y9_N4
\U3|pulse_width_2_r[11]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_2_r\(11) = DFFEAS((((\U2|mem_2\(3)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~10_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(3),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_2_r\(11));

-- Location: LC_X11_Y10_N3
\U3|pulse_width_2_r[10]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_2_r\(10) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~10_combout\, \U2|mem_2\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(2),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_2_r\(10));

-- Location: LC_X7_Y11_N9
\U3|pulse_width_2_r[9]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_2_r\(9) = DFFEAS((((\U2|mem_2\(1)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~10_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(1),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_2_r\(9));

-- Location: LC_X12_Y11_N9
\U3|pulse_width_2_r[8]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_2_r\(8) = DFFEAS((((\U2|mem_2\(0)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~10_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(0),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_2_r\(8));

-- Location: LC_X12_Y11_N0
\U6|Add5~40\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~40_combout\ = \U3|pulse_width_2_r\(8) $ (\U3|pulse_delay_2_r\(8) $ ((!\U6|Add5~47\)))
-- \U6|Add5~42\ = CARRY((\U3|pulse_width_2_r\(8) & ((\U3|pulse_delay_2_r\(8)) # (!\U6|Add5~47\))) # (!\U3|pulse_width_2_r\(8) & (\U3|pulse_delay_2_r\(8) & !\U6|Add5~47\)))
-- \U6|Add5~42COUT1_112\ = CARRY((\U3|pulse_width_2_r\(8) & ((\U3|pulse_delay_2_r\(8)) # (!\U6|Add5~47\))) # (!\U3|pulse_width_2_r\(8) & (\U3|pulse_delay_2_r\(8) & !\U6|Add5~47\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_2_r\(8),
	datab => \U3|pulse_delay_2_r\(8),
	cin => \U6|Add5~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~40_combout\,
	cout0 => \U6|Add5~42\,
	cout1 => \U6|Add5~42COUT1_112\);

-- Location: LC_X12_Y11_N1
\U6|Add5~35\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~35_combout\ = \U3|pulse_delay_2_r\(9) $ (\U3|pulse_width_2_r\(9) $ (((!\U6|Add5~47\ & \U6|Add5~42\) # (\U6|Add5~47\ & \U6|Add5~42COUT1_112\))))
-- \U6|Add5~37\ = CARRY((\U3|pulse_delay_2_r\(9) & (!\U3|pulse_width_2_r\(9) & !\U6|Add5~42\)) # (!\U3|pulse_delay_2_r\(9) & ((!\U6|Add5~42\) # (!\U3|pulse_width_2_r\(9)))))
-- \U6|Add5~37COUT1_114\ = CARRY((\U3|pulse_delay_2_r\(9) & (!\U3|pulse_width_2_r\(9) & !\U6|Add5~42COUT1_112\)) # (!\U3|pulse_delay_2_r\(9) & ((!\U6|Add5~42COUT1_112\) # (!\U3|pulse_width_2_r\(9)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_2_r\(9),
	datab => \U3|pulse_width_2_r\(9),
	cin => \U6|Add5~47\,
	cin0 => \U6|Add5~42\,
	cin1 => \U6|Add5~42COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~35_combout\,
	cout0 => \U6|Add5~37\,
	cout1 => \U6|Add5~37COUT1_114\);

-- Location: LC_X12_Y11_N2
\U6|Add5~30\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~30_combout\ = \U3|pulse_delay_2_r\(10) $ (\U3|pulse_width_2_r\(10) $ ((!(!\U6|Add5~47\ & \U6|Add5~37\) # (\U6|Add5~47\ & \U6|Add5~37COUT1_114\))))
-- \U6|Add5~32\ = CARRY((\U3|pulse_delay_2_r\(10) & ((\U3|pulse_width_2_r\(10)) # (!\U6|Add5~37\))) # (!\U3|pulse_delay_2_r\(10) & (\U3|pulse_width_2_r\(10) & !\U6|Add5~37\)))
-- \U6|Add5~32COUT1_116\ = CARRY((\U3|pulse_delay_2_r\(10) & ((\U3|pulse_width_2_r\(10)) # (!\U6|Add5~37COUT1_114\))) # (!\U3|pulse_delay_2_r\(10) & (\U3|pulse_width_2_r\(10) & !\U6|Add5~37COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_2_r\(10),
	datab => \U3|pulse_width_2_r\(10),
	cin => \U6|Add5~47\,
	cin0 => \U6|Add5~37\,
	cin1 => \U6|Add5~37COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~30_combout\,
	cout0 => \U6|Add5~32\,
	cout1 => \U6|Add5~32COUT1_116\);

-- Location: LC_X12_Y11_N3
\U6|Add5~25\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~25_combout\ = \U3|pulse_width_2_r\(11) $ (\U3|pulse_delay_2_r\(11) $ (((!\U6|Add5~47\ & \U6|Add5~32\) # (\U6|Add5~47\ & \U6|Add5~32COUT1_116\))))
-- \U6|Add5~27\ = CARRY((\U3|pulse_width_2_r\(11) & (!\U3|pulse_delay_2_r\(11) & !\U6|Add5~32\)) # (!\U3|pulse_width_2_r\(11) & ((!\U6|Add5~32\) # (!\U3|pulse_delay_2_r\(11)))))
-- \U6|Add5~27COUT1_118\ = CARRY((\U3|pulse_width_2_r\(11) & (!\U3|pulse_delay_2_r\(11) & !\U6|Add5~32COUT1_116\)) # (!\U3|pulse_width_2_r\(11) & ((!\U6|Add5~32COUT1_116\) # (!\U3|pulse_delay_2_r\(11)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_2_r\(11),
	datab => \U3|pulse_delay_2_r\(11),
	cin => \U6|Add5~47\,
	cin0 => \U6|Add5~32\,
	cin1 => \U6|Add5~32COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~25_combout\,
	cout0 => \U6|Add5~27\,
	cout1 => \U6|Add5~27COUT1_118\);

-- Location: LC_X12_Y11_N4
\U6|Add5~20\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~20_combout\ = \U3|pulse_delay_2_r\(12) $ (\U3|pulse_width_2_r\(12) $ ((!(!\U6|Add5~47\ & \U6|Add5~27\) # (\U6|Add5~47\ & \U6|Add5~27COUT1_118\))))
-- \U6|Add5~22\ = CARRY((\U3|pulse_delay_2_r\(12) & ((\U3|pulse_width_2_r\(12)) # (!\U6|Add5~27COUT1_118\))) # (!\U3|pulse_delay_2_r\(12) & (\U3|pulse_width_2_r\(12) & !\U6|Add5~27COUT1_118\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_2_r\(12),
	datab => \U3|pulse_width_2_r\(12),
	cin => \U6|Add5~47\,
	cin0 => \U6|Add5~27\,
	cin1 => \U6|Add5~27COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~20_combout\,
	cout => \U6|Add5~22\);

-- Location: LC_X7_Y12_N4
\U3|pulse_width_2_r[15]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_2_r\(15) = DFFEAS((((\U2|mem_2\(7)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~10_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(7),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_2_r\(15));

-- Location: LC_X7_Y12_N7
\U3|pulse_width_2_r[14]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_2_r\(14) = DFFEAS((((\U2|mem_2\(6)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~10_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(6),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_2_r\(14));

-- Location: LC_X7_Y11_N0
\U3|pulse_width_2_r[13]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_2_r\(13) = DFFEAS((((\U2|mem_2\(5)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~10_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(5),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_2_r\(13));

-- Location: LC_X12_Y11_N5
\U6|Add5~15\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~15_combout\ = \U3|pulse_width_2_r\(13) $ (\U3|pulse_delay_2_r\(13) $ ((\U6|Add5~22\)))
-- \U6|Add5~17\ = CARRY((\U3|pulse_width_2_r\(13) & (!\U3|pulse_delay_2_r\(13) & !\U6|Add5~22\)) # (!\U3|pulse_width_2_r\(13) & ((!\U6|Add5~22\) # (!\U3|pulse_delay_2_r\(13)))))
-- \U6|Add5~17COUT1_120\ = CARRY((\U3|pulse_width_2_r\(13) & (!\U3|pulse_delay_2_r\(13) & !\U6|Add5~22\)) # (!\U3|pulse_width_2_r\(13) & ((!\U6|Add5~22\) # (!\U3|pulse_delay_2_r\(13)))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_2_r\(13),
	datab => \U3|pulse_delay_2_r\(13),
	cin => \U6|Add5~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~15_combout\,
	cout0 => \U6|Add5~17\,
	cout1 => \U6|Add5~17COUT1_120\);

-- Location: LC_X12_Y11_N6
\U6|Add5~10\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~10_combout\ = \U3|pulse_delay_2_r\(14) $ (\U3|pulse_width_2_r\(14) $ ((!(!\U6|Add5~22\ & \U6|Add5~17\) # (\U6|Add5~22\ & \U6|Add5~17COUT1_120\))))
-- \U6|Add5~12\ = CARRY((\U3|pulse_delay_2_r\(14) & ((\U3|pulse_width_2_r\(14)) # (!\U6|Add5~17\))) # (!\U3|pulse_delay_2_r\(14) & (\U3|pulse_width_2_r\(14) & !\U6|Add5~17\)))
-- \U6|Add5~12COUT1_122\ = CARRY((\U3|pulse_delay_2_r\(14) & ((\U3|pulse_width_2_r\(14)) # (!\U6|Add5~17COUT1_120\))) # (!\U3|pulse_delay_2_r\(14) & (\U3|pulse_width_2_r\(14) & !\U6|Add5~17COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_2_r\(14),
	datab => \U3|pulse_width_2_r\(14),
	cin => \U6|Add5~22\,
	cin0 => \U6|Add5~17\,
	cin1 => \U6|Add5~17COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~10_combout\,
	cout0 => \U6|Add5~12\,
	cout1 => \U6|Add5~12COUT1_122\);

-- Location: LC_X12_Y11_N7
\U6|Add5~5\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~5_combout\ = \U3|pulse_width_2_r\(15) $ (\U3|pulse_delay_2_r\(15) $ (((!\U6|Add5~22\ & \U6|Add5~12\) # (\U6|Add5~22\ & \U6|Add5~12COUT1_122\))))
-- \U6|Add5~7\ = CARRY((\U3|pulse_width_2_r\(15) & (!\U3|pulse_delay_2_r\(15) & !\U6|Add5~12\)) # (!\U3|pulse_width_2_r\(15) & ((!\U6|Add5~12\) # (!\U3|pulse_delay_2_r\(15)))))
-- \U6|Add5~7COUT1_124\ = CARRY((\U3|pulse_width_2_r\(15) & (!\U3|pulse_delay_2_r\(15) & !\U6|Add5~12COUT1_122\)) # (!\U3|pulse_width_2_r\(15) & ((!\U6|Add5~12COUT1_122\) # (!\U3|pulse_delay_2_r\(15)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_2_r\(15),
	datab => \U3|pulse_delay_2_r\(15),
	cin => \U6|Add5~22\,
	cin0 => \U6|Add5~12\,
	cin1 => \U6|Add5~12COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~5_combout\,
	cout0 => \U6|Add5~7\,
	cout1 => \U6|Add5~7COUT1_124\);

-- Location: LC_X12_Y11_N8
\U6|Add5~0\ : cyclone_lcell
-- Equation(s):
-- \U6|Add5~0_combout\ = (((!(!\U6|Add5~22\ & \U6|Add5~7\) # (\U6|Add5~22\ & \U6|Add5~7COUT1_124\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U6|Add5~22\,
	cin0 => \U6|Add5~7\,
	cin1 => \U6|Add5~7COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add5~0_combout\);

-- Location: LC_X11_Y12_N2
\U6|LessThan6~82\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~82_cout0\ = CARRY((\U6|Add5~80_combout\ & (!\U6|cnt\(0))))
-- \U6|LessThan6~82COUT1_100\ = CARRY((\U6|Add5~80_combout\ & (!\U6|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff22",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add5~80_combout\,
	datab => \U6|cnt\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~80\,
	cout0 => \U6|LessThan6~82_cout0\,
	cout1 => \U6|LessThan6~82COUT1_100\);

-- Location: LC_X11_Y12_N3
\U6|LessThan6~77\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~77_cout0\ = CARRY((\U6|Add5~75_combout\ & (\U6|cnt\(1) & !\U6|LessThan6~82_cout0\)) # (!\U6|Add5~75_combout\ & ((\U6|cnt\(1)) # (!\U6|LessThan6~82_cout0\))))
-- \U6|LessThan6~77COUT1_102\ = CARRY((\U6|Add5~75_combout\ & (\U6|cnt\(1) & !\U6|LessThan6~82COUT1_100\)) # (!\U6|Add5~75_combout\ & ((\U6|cnt\(1)) # (!\U6|LessThan6~82COUT1_100\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add5~75_combout\,
	datab => \U6|cnt\(1),
	cin0 => \U6|LessThan6~82_cout0\,
	cin1 => \U6|LessThan6~82COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~75\,
	cout0 => \U6|LessThan6~77_cout0\,
	cout1 => \U6|LessThan6~77COUT1_102\);

-- Location: LC_X11_Y12_N4
\U6|LessThan6~72\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~72_cout\ = CARRY((\U6|cnt\(2) & (\U6|Add5~70_combout\ & !\U6|LessThan6~77COUT1_102\)) # (!\U6|cnt\(2) & ((\U6|Add5~70_combout\) # (!\U6|LessThan6~77COUT1_102\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(2),
	datab => \U6|Add5~70_combout\,
	cin0 => \U6|LessThan6~77_cout0\,
	cin1 => \U6|LessThan6~77COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~70\,
	cout => \U6|LessThan6~72_cout\);

-- Location: LC_X11_Y12_N5
\U6|LessThan6~67\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~67_cout0\ = CARRY((\U6|cnt\(3) & ((!\U6|LessThan6~72_cout\) # (!\U6|Add5~65_combout\))) # (!\U6|cnt\(3) & (!\U6|Add5~65_combout\ & !\U6|LessThan6~72_cout\)))
-- \U6|LessThan6~67COUT1_104\ = CARRY((\U6|cnt\(3) & ((!\U6|LessThan6~72_cout\) # (!\U6|Add5~65_combout\))) # (!\U6|cnt\(3) & (!\U6|Add5~65_combout\ & !\U6|LessThan6~72_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(3),
	datab => \U6|Add5~65_combout\,
	cin => \U6|LessThan6~72_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~65\,
	cout0 => \U6|LessThan6~67_cout0\,
	cout1 => \U6|LessThan6~67COUT1_104\);

-- Location: LC_X11_Y12_N6
\U6|LessThan6~62\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~62_cout0\ = CARRY((\U6|Add5~60_combout\ & ((!\U6|LessThan6~67_cout0\) # (!\U6|cnt\(4)))) # (!\U6|Add5~60_combout\ & (!\U6|cnt\(4) & !\U6|LessThan6~67_cout0\)))
-- \U6|LessThan6~62COUT1_106\ = CARRY((\U6|Add5~60_combout\ & ((!\U6|LessThan6~67COUT1_104\) # (!\U6|cnt\(4)))) # (!\U6|Add5~60_combout\ & (!\U6|cnt\(4) & !\U6|LessThan6~67COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add5~60_combout\,
	datab => \U6|cnt\(4),
	cin => \U6|LessThan6~72_cout\,
	cin0 => \U6|LessThan6~67_cout0\,
	cin1 => \U6|LessThan6~67COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~60\,
	cout0 => \U6|LessThan6~62_cout0\,
	cout1 => \U6|LessThan6~62COUT1_106\);

-- Location: LC_X11_Y12_N7
\U6|LessThan6~57\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~57_cout0\ = CARRY((\U6|Add5~55_combout\ & (\U6|cnt\(5) & !\U6|LessThan6~62_cout0\)) # (!\U6|Add5~55_combout\ & ((\U6|cnt\(5)) # (!\U6|LessThan6~62_cout0\))))
-- \U6|LessThan6~57COUT1_108\ = CARRY((\U6|Add5~55_combout\ & (\U6|cnt\(5) & !\U6|LessThan6~62COUT1_106\)) # (!\U6|Add5~55_combout\ & ((\U6|cnt\(5)) # (!\U6|LessThan6~62COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add5~55_combout\,
	datab => \U6|cnt\(5),
	cin => \U6|LessThan6~72_cout\,
	cin0 => \U6|LessThan6~62_cout0\,
	cin1 => \U6|LessThan6~62COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~55\,
	cout0 => \U6|LessThan6~57_cout0\,
	cout1 => \U6|LessThan6~57COUT1_108\);

-- Location: LC_X11_Y12_N8
\U6|LessThan6~52\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~52_cout0\ = CARRY((\U6|Add5~50_combout\ & ((!\U6|LessThan6~57_cout0\) # (!\U6|cnt\(6)))) # (!\U6|Add5~50_combout\ & (!\U6|cnt\(6) & !\U6|LessThan6~57_cout0\)))
-- \U6|LessThan6~52COUT1_110\ = CARRY((\U6|Add5~50_combout\ & ((!\U6|LessThan6~57COUT1_108\) # (!\U6|cnt\(6)))) # (!\U6|Add5~50_combout\ & (!\U6|cnt\(6) & !\U6|LessThan6~57COUT1_108\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add5~50_combout\,
	datab => \U6|cnt\(6),
	cin => \U6|LessThan6~72_cout\,
	cin0 => \U6|LessThan6~57_cout0\,
	cin1 => \U6|LessThan6~57COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~50\,
	cout0 => \U6|LessThan6~52_cout0\,
	cout1 => \U6|LessThan6~52COUT1_110\);

-- Location: LC_X11_Y12_N9
\U6|LessThan6~47\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~47_cout\ = CARRY((\U6|cnt\(7) & ((!\U6|LessThan6~52COUT1_110\) # (!\U6|Add5~45_combout\))) # (!\U6|cnt\(7) & (!\U6|Add5~45_combout\ & !\U6|LessThan6~52COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(7),
	datab => \U6|Add5~45_combout\,
	cin => \U6|LessThan6~72_cout\,
	cin0 => \U6|LessThan6~52_cout0\,
	cin1 => \U6|LessThan6~52COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~45\,
	cout => \U6|LessThan6~47_cout\);

-- Location: LC_X11_Y11_N0
\U6|LessThan6~42\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~42_cout0\ = CARRY((\U6|cnt\(8) & (\U6|Add5~40_combout\ & !\U6|LessThan6~47_cout\)) # (!\U6|cnt\(8) & ((\U6|Add5~40_combout\) # (!\U6|LessThan6~47_cout\))))
-- \U6|LessThan6~42COUT1_112\ = CARRY((\U6|cnt\(8) & (\U6|Add5~40_combout\ & !\U6|LessThan6~47_cout\)) # (!\U6|cnt\(8) & ((\U6|Add5~40_combout\) # (!\U6|LessThan6~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(8),
	datab => \U6|Add5~40_combout\,
	cin => \U6|LessThan6~47_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~40\,
	cout0 => \U6|LessThan6~42_cout0\,
	cout1 => \U6|LessThan6~42COUT1_112\);

-- Location: LC_X11_Y11_N1
\U6|LessThan6~37\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~37_cout0\ = CARRY((\U6|Add5~35_combout\ & (\U6|cnt\(9) & !\U6|LessThan6~42_cout0\)) # (!\U6|Add5~35_combout\ & ((\U6|cnt\(9)) # (!\U6|LessThan6~42_cout0\))))
-- \U6|LessThan6~37COUT1_114\ = CARRY((\U6|Add5~35_combout\ & (\U6|cnt\(9) & !\U6|LessThan6~42COUT1_112\)) # (!\U6|Add5~35_combout\ & ((\U6|cnt\(9)) # (!\U6|LessThan6~42COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add5~35_combout\,
	datab => \U6|cnt\(9),
	cin => \U6|LessThan6~47_cout\,
	cin0 => \U6|LessThan6~42_cout0\,
	cin1 => \U6|LessThan6~42COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~35\,
	cout0 => \U6|LessThan6~37_cout0\,
	cout1 => \U6|LessThan6~37COUT1_114\);

-- Location: LC_X11_Y11_N2
\U6|LessThan6~32\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~32_cout0\ = CARRY((\U6|Add5~30_combout\ & ((!\U6|LessThan6~37_cout0\) # (!\U6|cnt\(10)))) # (!\U6|Add5~30_combout\ & (!\U6|cnt\(10) & !\U6|LessThan6~37_cout0\)))
-- \U6|LessThan6~32COUT1_116\ = CARRY((\U6|Add5~30_combout\ & ((!\U6|LessThan6~37COUT1_114\) # (!\U6|cnt\(10)))) # (!\U6|Add5~30_combout\ & (!\U6|cnt\(10) & !\U6|LessThan6~37COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add5~30_combout\,
	datab => \U6|cnt\(10),
	cin => \U6|LessThan6~47_cout\,
	cin0 => \U6|LessThan6~37_cout0\,
	cin1 => \U6|LessThan6~37COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~30\,
	cout0 => \U6|LessThan6~32_cout0\,
	cout1 => \U6|LessThan6~32COUT1_116\);

-- Location: LC_X11_Y11_N3
\U6|LessThan6~27\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~27_cout0\ = CARRY((\U6|Add5~25_combout\ & (\U6|cnt\(11) & !\U6|LessThan6~32_cout0\)) # (!\U6|Add5~25_combout\ & ((\U6|cnt\(11)) # (!\U6|LessThan6~32_cout0\))))
-- \U6|LessThan6~27COUT1_118\ = CARRY((\U6|Add5~25_combout\ & (\U6|cnt\(11) & !\U6|LessThan6~32COUT1_116\)) # (!\U6|Add5~25_combout\ & ((\U6|cnt\(11)) # (!\U6|LessThan6~32COUT1_116\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add5~25_combout\,
	datab => \U6|cnt\(11),
	cin => \U6|LessThan6~47_cout\,
	cin0 => \U6|LessThan6~32_cout0\,
	cin1 => \U6|LessThan6~32COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~25\,
	cout0 => \U6|LessThan6~27_cout0\,
	cout1 => \U6|LessThan6~27COUT1_118\);

-- Location: LC_X11_Y11_N4
\U6|LessThan6~22\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~22_cout\ = CARRY((\U6|cnt\(12) & (\U6|Add5~20_combout\ & !\U6|LessThan6~27COUT1_118\)) # (!\U6|cnt\(12) & ((\U6|Add5~20_combout\) # (!\U6|LessThan6~27COUT1_118\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(12),
	datab => \U6|Add5~20_combout\,
	cin => \U6|LessThan6~47_cout\,
	cin0 => \U6|LessThan6~27_cout0\,
	cin1 => \U6|LessThan6~27COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~20\,
	cout => \U6|LessThan6~22_cout\);

-- Location: LC_X11_Y11_N5
\U6|LessThan6~17\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~17_cout0\ = CARRY((\U6|cnt\(13) & ((!\U6|LessThan6~22_cout\) # (!\U6|Add5~15_combout\))) # (!\U6|cnt\(13) & (!\U6|Add5~15_combout\ & !\U6|LessThan6~22_cout\)))
-- \U6|LessThan6~17COUT1_120\ = CARRY((\U6|cnt\(13) & ((!\U6|LessThan6~22_cout\) # (!\U6|Add5~15_combout\))) # (!\U6|cnt\(13) & (!\U6|Add5~15_combout\ & !\U6|LessThan6~22_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(13),
	datab => \U6|Add5~15_combout\,
	cin => \U6|LessThan6~22_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~15\,
	cout0 => \U6|LessThan6~17_cout0\,
	cout1 => \U6|LessThan6~17COUT1_120\);

-- Location: LC_X11_Y11_N6
\U6|LessThan6~12\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~12_cout0\ = CARRY((\U6|Add5~10_combout\ & ((!\U6|LessThan6~17_cout0\) # (!\U6|cnt\(14)))) # (!\U6|Add5~10_combout\ & (!\U6|cnt\(14) & !\U6|LessThan6~17_cout0\)))
-- \U6|LessThan6~12COUT1_122\ = CARRY((\U6|Add5~10_combout\ & ((!\U6|LessThan6~17COUT1_120\) # (!\U6|cnt\(14)))) # (!\U6|Add5~10_combout\ & (!\U6|cnt\(14) & !\U6|LessThan6~17COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add5~10_combout\,
	datab => \U6|cnt\(14),
	cin => \U6|LessThan6~22_cout\,
	cin0 => \U6|LessThan6~17_cout0\,
	cin1 => \U6|LessThan6~17COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~10\,
	cout0 => \U6|LessThan6~12_cout0\,
	cout1 => \U6|LessThan6~12COUT1_122\);

-- Location: LC_X11_Y11_N7
\U6|LessThan6~7\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~7_cout0\ = CARRY((\U6|Add5~5_combout\ & (\U6|cnt\(15) & !\U6|LessThan6~12_cout0\)) # (!\U6|Add5~5_combout\ & ((\U6|cnt\(15)) # (!\U6|LessThan6~12_cout0\))))
-- \U6|LessThan6~7COUT1_124\ = CARRY((\U6|Add5~5_combout\ & (\U6|cnt\(15) & !\U6|LessThan6~12COUT1_122\)) # (!\U6|Add5~5_combout\ & ((\U6|cnt\(15)) # (!\U6|LessThan6~12COUT1_122\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add5~5_combout\,
	datab => \U6|cnt\(15),
	cin => \U6|LessThan6~22_cout\,
	cin0 => \U6|LessThan6~12_cout0\,
	cin1 => \U6|LessThan6~12COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~5\,
	cout0 => \U6|LessThan6~7_cout0\,
	cout1 => \U6|LessThan6~7COUT1_124\);

-- Location: LC_X11_Y11_N8
\U6|LessThan6~0\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan6~0_combout\ = (\U6|cnt\(16) & (((!(!\U6|LessThan6~22_cout\ & \U6|LessThan6~7_cout0\) # (\U6|LessThan6~22_cout\ & \U6|LessThan6~7COUT1_124\) & \U6|Add5~0_combout\)))) # (!\U6|cnt\(16) & (((\U6|Add5~0_combout\) # (!(!\U6|LessThan6~22_cout\ & 
-- \U6|LessThan6~7_cout0\) # (\U6|LessThan6~22_cout\ & \U6|LessThan6~7COUT1_124\)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5f05",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(16),
	datad => \U6|Add5~0_combout\,
	cin => \U6|LessThan6~22_cout\,
	cin0 => \U6|LessThan6~7_cout0\,
	cin1 => \U6|LessThan6~7COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan6~0_combout\);

-- Location: LC_X10_Y11_N6
\U6|Pulse_2\ : cyclone_lcell
-- Equation(s):
-- \U6|Pulse_2~regout\ = DFFEAS((\U3|enable_trigger_r\(2) & (\U6|Pulse_2~4_combout\ & (!\U6|always3~0_combout\ & \U6|LessThan6~0_combout\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|enable_trigger_r\(2),
	datab => \U6|Pulse_2~4_combout\,
	datac => \U6|always3~0_combout\,
	datad => \U6|LessThan6~0_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|Pulse_2~regout\);

-- Location: LC_X6_Y9_N8
\U3|Decoder0~9\ : cyclone_lcell
-- Equation(s):
-- \U3|Decoder0~9_combout\ = (!\U2|mem_1\(0) & (!\U2|mem_1\(4) & (\U2|mem_1\(1) & \U3|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|mem_1\(0),
	datab => \U2|mem_1\(4),
	datac => \U2|mem_1\(1),
	datad => \U3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|Decoder0~9_combout\);

-- Location: LC_X7_Y11_N1
\U3|pulse_width_1_r[12]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_1_r\(12) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~9_combout\, \U2|mem_2\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(4),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_1_r\(12));

-- Location: LC_X10_Y10_N2
\U3|Decoder0~6\ : cyclone_lcell
-- Equation(s):
-- \U3|Decoder0~6_combout\ = (\U2|mem_1\(1) & (!\U2|mem_1\(0) & (\U2|mem_1\(4) & \U3|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U2|mem_1\(1),
	datab => \U2|mem_1\(0),
	datac => \U2|mem_1\(4),
	datad => \U3|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U3|Decoder0~6_combout\);

-- Location: LC_X8_Y10_N0
\U3|pulse_delay_1_r[12]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_1_r\(12) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~6_combout\, \U2|mem_2\(4), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(4),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_1_r\(12));

-- Location: LC_X7_Y12_N3
\U3|pulse_width_1_r[7]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_1_r\(7) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~9_combout\, \U2|mem_3\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(7),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_1_r\(7));

-- Location: LC_X11_Y10_N1
\U3|pulse_delay_1_r[7]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_1_r\(7) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~6_combout\, \U2|mem_3\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(7),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_1_r\(7));

-- Location: LC_X8_Y12_N1
\U3|pulse_width_1_r[2]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_1_r\(2) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~9_combout\, \U2|mem_3\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(2),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_1_r\(2));

-- Location: LC_X8_Y10_N1
\U3|pulse_delay_1_r[2]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_1_r\(2) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~6_combout\, \U2|mem_3\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(2),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_1_r\(2));

-- Location: LC_X9_Y10_N1
\U3|pulse_delay_1_r[1]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_1_r\(1) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~6_combout\, \U2|mem_3\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(1),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_1_r\(1));

-- Location: LC_X8_Y12_N0
\U3|pulse_width_1_r[1]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_1_r\(1) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~9_combout\, \U2|mem_3\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(1),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_1_r\(1));

-- Location: LC_X7_Y12_N8
\U3|pulse_width_1_r[0]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_1_r\(0) = DFFEAS((((\U2|mem_3\(0)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~9_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(0),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_1_r\(0));

-- Location: LC_X9_Y12_N0
\U3|pulse_delay_1_r[0]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_1_r\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~6_combout\, \U2|mem_3\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(0),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_1_r\(0));

-- Location: LC_X8_Y12_N2
\U6|Add3~80\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~80_combout\ = \U3|pulse_width_1_r\(0) $ ((!\U3|pulse_delay_1_r\(0)))
-- \U6|Add3~82\ = CARRY((\U3|pulse_width_1_r\(0)) # ((\U3|pulse_delay_1_r\(0))))
-- \U6|Add3~82COUT1_100\ = CARRY((\U3|pulse_width_1_r\(0)) # ((\U3|pulse_delay_1_r\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "99ee",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_1_r\(0),
	datab => \U3|pulse_delay_1_r\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~80_combout\,
	cout0 => \U6|Add3~82\,
	cout1 => \U6|Add3~82COUT1_100\);

-- Location: LC_X8_Y12_N3
\U6|Add3~75\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~75_combout\ = \U3|pulse_delay_1_r\(1) $ (\U3|pulse_width_1_r\(1) $ ((\U6|Add3~82\)))
-- \U6|Add3~77\ = CARRY((\U3|pulse_delay_1_r\(1) & (!\U3|pulse_width_1_r\(1) & !\U6|Add3~82\)) # (!\U3|pulse_delay_1_r\(1) & ((!\U6|Add3~82\) # (!\U3|pulse_width_1_r\(1)))))
-- \U6|Add3~77COUT1_102\ = CARRY((\U3|pulse_delay_1_r\(1) & (!\U3|pulse_width_1_r\(1) & !\U6|Add3~82COUT1_100\)) # (!\U3|pulse_delay_1_r\(1) & ((!\U6|Add3~82COUT1_100\) # (!\U3|pulse_width_1_r\(1)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_1_r\(1),
	datab => \U3|pulse_width_1_r\(1),
	cin0 => \U6|Add3~82\,
	cin1 => \U6|Add3~82COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~75_combout\,
	cout0 => \U6|Add3~77\,
	cout1 => \U6|Add3~77COUT1_102\);

-- Location: LC_X8_Y12_N4
\U6|Add3~70\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~70_combout\ = \U3|pulse_width_1_r\(2) $ (\U3|pulse_delay_1_r\(2) $ ((!\U6|Add3~77\)))
-- \U6|Add3~72\ = CARRY((\U3|pulse_width_1_r\(2) & ((\U3|pulse_delay_1_r\(2)) # (!\U6|Add3~77COUT1_102\))) # (!\U3|pulse_width_1_r\(2) & (\U3|pulse_delay_1_r\(2) & !\U6|Add3~77COUT1_102\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_1_r\(2),
	datab => \U3|pulse_delay_1_r\(2),
	cin0 => \U6|Add3~77\,
	cin1 => \U6|Add3~77COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~70_combout\,
	cout => \U6|Add3~72\);

-- Location: LC_X7_Y12_N6
\U3|pulse_width_1_r[6]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_1_r\(6) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~9_combout\, \U2|mem_3\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(6),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_1_r\(6));

-- Location: LC_X11_Y10_N7
\U3|pulse_delay_1_r[6]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_1_r\(6) = DFFEAS((((\U2|mem_3\(6)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~6_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(6),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_1_r\(6));

-- Location: LC_X7_Y12_N5
\U3|pulse_width_1_r[5]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_1_r\(5) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~9_combout\, \U2|mem_3\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(5),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_1_r\(5));

-- Location: LC_X9_Y12_N1
\U3|pulse_delay_1_r[5]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_1_r\(5) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~6_combout\, \U2|mem_3\(5), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(5),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_1_r\(5));

-- Location: LC_X9_Y10_N0
\U3|pulse_delay_1_r[4]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_1_r\(4) = DFFEAS((((\U2|mem_3\(4)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~6_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(4),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_1_r\(4));

-- Location: LC_X7_Y12_N0
\U3|pulse_width_1_r[4]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_1_r\(4) = DFFEAS((((\U2|mem_3\(4)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~9_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_3\(4),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_1_r\(4));

-- Location: LC_X9_Y9_N8
\U3|pulse_delay_1_r[3]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_1_r\(3) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~6_combout\, \U2|mem_3\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(3),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_1_r\(3));

-- Location: LC_X7_Y12_N1
\U3|pulse_width_1_r[3]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_1_r\(3) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~9_combout\, \U2|mem_3\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_3\(3),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_1_r\(3));

-- Location: LC_X8_Y12_N5
\U6|Add3~65\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~65_combout\ = \U3|pulse_delay_1_r\(3) $ (\U3|pulse_width_1_r\(3) $ ((\U6|Add3~72\)))
-- \U6|Add3~67\ = CARRY((\U3|pulse_delay_1_r\(3) & (!\U3|pulse_width_1_r\(3) & !\U6|Add3~72\)) # (!\U3|pulse_delay_1_r\(3) & ((!\U6|Add3~72\) # (!\U3|pulse_width_1_r\(3)))))
-- \U6|Add3~67COUT1_104\ = CARRY((\U3|pulse_delay_1_r\(3) & (!\U3|pulse_width_1_r\(3) & !\U6|Add3~72\)) # (!\U3|pulse_delay_1_r\(3) & ((!\U6|Add3~72\) # (!\U3|pulse_width_1_r\(3)))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_1_r\(3),
	datab => \U3|pulse_width_1_r\(3),
	cin => \U6|Add3~72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~65_combout\,
	cout0 => \U6|Add3~67\,
	cout1 => \U6|Add3~67COUT1_104\);

-- Location: LC_X8_Y12_N6
\U6|Add3~60\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~60_combout\ = \U3|pulse_delay_1_r\(4) $ (\U3|pulse_width_1_r\(4) $ ((!(!\U6|Add3~72\ & \U6|Add3~67\) # (\U6|Add3~72\ & \U6|Add3~67COUT1_104\))))
-- \U6|Add3~62\ = CARRY((\U3|pulse_delay_1_r\(4) & ((\U3|pulse_width_1_r\(4)) # (!\U6|Add3~67\))) # (!\U3|pulse_delay_1_r\(4) & (\U3|pulse_width_1_r\(4) & !\U6|Add3~67\)))
-- \U6|Add3~62COUT1_106\ = CARRY((\U3|pulse_delay_1_r\(4) & ((\U3|pulse_width_1_r\(4)) # (!\U6|Add3~67COUT1_104\))) # (!\U3|pulse_delay_1_r\(4) & (\U3|pulse_width_1_r\(4) & !\U6|Add3~67COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_1_r\(4),
	datab => \U3|pulse_width_1_r\(4),
	cin => \U6|Add3~72\,
	cin0 => \U6|Add3~67\,
	cin1 => \U6|Add3~67COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~60_combout\,
	cout0 => \U6|Add3~62\,
	cout1 => \U6|Add3~62COUT1_106\);

-- Location: LC_X8_Y12_N7
\U6|Add3~55\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~55_combout\ = \U3|pulse_width_1_r\(5) $ (\U3|pulse_delay_1_r\(5) $ (((!\U6|Add3~72\ & \U6|Add3~62\) # (\U6|Add3~72\ & \U6|Add3~62COUT1_106\))))
-- \U6|Add3~57\ = CARRY((\U3|pulse_width_1_r\(5) & (!\U3|pulse_delay_1_r\(5) & !\U6|Add3~62\)) # (!\U3|pulse_width_1_r\(5) & ((!\U6|Add3~62\) # (!\U3|pulse_delay_1_r\(5)))))
-- \U6|Add3~57COUT1_108\ = CARRY((\U3|pulse_width_1_r\(5) & (!\U3|pulse_delay_1_r\(5) & !\U6|Add3~62COUT1_106\)) # (!\U3|pulse_width_1_r\(5) & ((!\U6|Add3~62COUT1_106\) # (!\U3|pulse_delay_1_r\(5)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_1_r\(5),
	datab => \U3|pulse_delay_1_r\(5),
	cin => \U6|Add3~72\,
	cin0 => \U6|Add3~62\,
	cin1 => \U6|Add3~62COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~55_combout\,
	cout0 => \U6|Add3~57\,
	cout1 => \U6|Add3~57COUT1_108\);

-- Location: LC_X8_Y12_N8
\U6|Add3~50\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~50_combout\ = \U3|pulse_width_1_r\(6) $ (\U3|pulse_delay_1_r\(6) $ ((!(!\U6|Add3~72\ & \U6|Add3~57\) # (\U6|Add3~72\ & \U6|Add3~57COUT1_108\))))
-- \U6|Add3~52\ = CARRY((\U3|pulse_width_1_r\(6) & ((\U3|pulse_delay_1_r\(6)) # (!\U6|Add3~57\))) # (!\U3|pulse_width_1_r\(6) & (\U3|pulse_delay_1_r\(6) & !\U6|Add3~57\)))
-- \U6|Add3~52COUT1_110\ = CARRY((\U3|pulse_width_1_r\(6) & ((\U3|pulse_delay_1_r\(6)) # (!\U6|Add3~57COUT1_108\))) # (!\U3|pulse_width_1_r\(6) & (\U3|pulse_delay_1_r\(6) & !\U6|Add3~57COUT1_108\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_1_r\(6),
	datab => \U3|pulse_delay_1_r\(6),
	cin => \U6|Add3~72\,
	cin0 => \U6|Add3~57\,
	cin1 => \U6|Add3~57COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~50_combout\,
	cout0 => \U6|Add3~52\,
	cout1 => \U6|Add3~52COUT1_110\);

-- Location: LC_X8_Y12_N9
\U6|Add3~45\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~45_combout\ = \U3|pulse_width_1_r\(7) $ (\U3|pulse_delay_1_r\(7) $ (((!\U6|Add3~72\ & \U6|Add3~52\) # (\U6|Add3~72\ & \U6|Add3~52COUT1_110\))))
-- \U6|Add3~47\ = CARRY((\U3|pulse_width_1_r\(7) & (!\U3|pulse_delay_1_r\(7) & !\U6|Add3~52COUT1_110\)) # (!\U3|pulse_width_1_r\(7) & ((!\U6|Add3~52COUT1_110\) # (!\U3|pulse_delay_1_r\(7)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_1_r\(7),
	datab => \U3|pulse_delay_1_r\(7),
	cin => \U6|Add3~72\,
	cin0 => \U6|Add3~52\,
	cin1 => \U6|Add3~52COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~45_combout\,
	cout => \U6|Add3~47\);

-- Location: LC_X7_Y11_N6
\U3|pulse_width_1_r[11]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_1_r\(11) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~9_combout\, \U2|mem_2\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(3),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_1_r\(11));

-- Location: LC_X9_Y11_N9
\U3|pulse_delay_1_r[11]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_1_r\(11) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~6_combout\, \U2|mem_2\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(3),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_1_r\(11));

-- Location: LC_X7_Y11_N3
\U3|pulse_width_1_r[10]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_1_r\(10) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~9_combout\, \U2|mem_2\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(2),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_1_r\(10));

-- Location: LC_X10_Y10_N1
\U3|pulse_delay_1_r[10]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_1_r\(10) = DFFEAS((((\U2|mem_2\(2)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~6_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(2),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_1_r\(10));

-- Location: LC_X9_Y9_N9
\U3|pulse_delay_1_r[9]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_1_r\(9) = DFFEAS((((\U2|mem_2\(1)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~6_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(1),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_1_r\(9));

-- Location: LC_X7_Y11_N2
\U3|pulse_width_1_r[9]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_1_r\(9) = DFFEAS((((\U2|mem_2\(1)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~9_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(1),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_1_r\(9));

-- Location: LC_X8_Y11_N9
\U3|pulse_delay_1_r[8]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_1_r\(8) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~6_combout\, \U2|mem_2\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(0),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_1_r\(8));

-- Location: LC_X7_Y11_N5
\U3|pulse_width_1_r[8]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_1_r\(8) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~9_combout\, \U2|mem_2\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(0),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_1_r\(8));

-- Location: LC_X8_Y11_N0
\U6|Add3~40\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~40_combout\ = \U3|pulse_delay_1_r\(8) $ (\U3|pulse_width_1_r\(8) $ ((!\U6|Add3~47\)))
-- \U6|Add3~42\ = CARRY((\U3|pulse_delay_1_r\(8) & ((\U3|pulse_width_1_r\(8)) # (!\U6|Add3~47\))) # (!\U3|pulse_delay_1_r\(8) & (\U3|pulse_width_1_r\(8) & !\U6|Add3~47\)))
-- \U6|Add3~42COUT1_112\ = CARRY((\U3|pulse_delay_1_r\(8) & ((\U3|pulse_width_1_r\(8)) # (!\U6|Add3~47\))) # (!\U3|pulse_delay_1_r\(8) & (\U3|pulse_width_1_r\(8) & !\U6|Add3~47\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_1_r\(8),
	datab => \U3|pulse_width_1_r\(8),
	cin => \U6|Add3~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~40_combout\,
	cout0 => \U6|Add3~42\,
	cout1 => \U6|Add3~42COUT1_112\);

-- Location: LC_X8_Y11_N1
\U6|Add3~35\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~35_combout\ = \U3|pulse_delay_1_r\(9) $ (\U3|pulse_width_1_r\(9) $ (((!\U6|Add3~47\ & \U6|Add3~42\) # (\U6|Add3~47\ & \U6|Add3~42COUT1_112\))))
-- \U6|Add3~37\ = CARRY((\U3|pulse_delay_1_r\(9) & (!\U3|pulse_width_1_r\(9) & !\U6|Add3~42\)) # (!\U3|pulse_delay_1_r\(9) & ((!\U6|Add3~42\) # (!\U3|pulse_width_1_r\(9)))))
-- \U6|Add3~37COUT1_114\ = CARRY((\U3|pulse_delay_1_r\(9) & (!\U3|pulse_width_1_r\(9) & !\U6|Add3~42COUT1_112\)) # (!\U3|pulse_delay_1_r\(9) & ((!\U6|Add3~42COUT1_112\) # (!\U3|pulse_width_1_r\(9)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_1_r\(9),
	datab => \U3|pulse_width_1_r\(9),
	cin => \U6|Add3~47\,
	cin0 => \U6|Add3~42\,
	cin1 => \U6|Add3~42COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~35_combout\,
	cout0 => \U6|Add3~37\,
	cout1 => \U6|Add3~37COUT1_114\);

-- Location: LC_X8_Y11_N2
\U6|Add3~30\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~30_combout\ = \U3|pulse_width_1_r\(10) $ (\U3|pulse_delay_1_r\(10) $ ((!(!\U6|Add3~47\ & \U6|Add3~37\) # (\U6|Add3~47\ & \U6|Add3~37COUT1_114\))))
-- \U6|Add3~32\ = CARRY((\U3|pulse_width_1_r\(10) & ((\U3|pulse_delay_1_r\(10)) # (!\U6|Add3~37\))) # (!\U3|pulse_width_1_r\(10) & (\U3|pulse_delay_1_r\(10) & !\U6|Add3~37\)))
-- \U6|Add3~32COUT1_116\ = CARRY((\U3|pulse_width_1_r\(10) & ((\U3|pulse_delay_1_r\(10)) # (!\U6|Add3~37COUT1_114\))) # (!\U3|pulse_width_1_r\(10) & (\U3|pulse_delay_1_r\(10) & !\U6|Add3~37COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_1_r\(10),
	datab => \U3|pulse_delay_1_r\(10),
	cin => \U6|Add3~47\,
	cin0 => \U6|Add3~37\,
	cin1 => \U6|Add3~37COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~30_combout\,
	cout0 => \U6|Add3~32\,
	cout1 => \U6|Add3~32COUT1_116\);

-- Location: LC_X8_Y11_N3
\U6|Add3~25\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~25_combout\ = \U3|pulse_width_1_r\(11) $ (\U3|pulse_delay_1_r\(11) $ (((!\U6|Add3~47\ & \U6|Add3~32\) # (\U6|Add3~47\ & \U6|Add3~32COUT1_116\))))
-- \U6|Add3~27\ = CARRY((\U3|pulse_width_1_r\(11) & (!\U3|pulse_delay_1_r\(11) & !\U6|Add3~32\)) # (!\U3|pulse_width_1_r\(11) & ((!\U6|Add3~32\) # (!\U3|pulse_delay_1_r\(11)))))
-- \U6|Add3~27COUT1_118\ = CARRY((\U3|pulse_width_1_r\(11) & (!\U3|pulse_delay_1_r\(11) & !\U6|Add3~32COUT1_116\)) # (!\U3|pulse_width_1_r\(11) & ((!\U6|Add3~32COUT1_116\) # (!\U3|pulse_delay_1_r\(11)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_1_r\(11),
	datab => \U3|pulse_delay_1_r\(11),
	cin => \U6|Add3~47\,
	cin0 => \U6|Add3~32\,
	cin1 => \U6|Add3~32COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~25_combout\,
	cout0 => \U6|Add3~27\,
	cout1 => \U6|Add3~27COUT1_118\);

-- Location: LC_X8_Y11_N4
\U6|Add3~20\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~20_combout\ = \U3|pulse_width_1_r\(12) $ (\U3|pulse_delay_1_r\(12) $ ((!(!\U6|Add3~47\ & \U6|Add3~27\) # (\U6|Add3~47\ & \U6|Add3~27COUT1_118\))))
-- \U6|Add3~22\ = CARRY((\U3|pulse_width_1_r\(12) & ((\U3|pulse_delay_1_r\(12)) # (!\U6|Add3~27COUT1_118\))) # (!\U3|pulse_width_1_r\(12) & (\U3|pulse_delay_1_r\(12) & !\U6|Add3~27COUT1_118\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_1_r\(12),
	datab => \U3|pulse_delay_1_r\(12),
	cin => \U6|Add3~47\,
	cin0 => \U6|Add3~27\,
	cin1 => \U6|Add3~27COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~20_combout\,
	cout => \U6|Add3~22\);

-- Location: LC_X7_Y11_N8
\U3|pulse_width_1_r[15]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_1_r\(15) = DFFEAS((((\U2|mem_2\(7)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~9_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(7),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_1_r\(15));

-- Location: LC_X11_Y10_N2
\U3|pulse_delay_1_r[15]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_1_r\(15) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~6_combout\, \U2|mem_2\(7), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(7),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_1_r\(15));

-- Location: LC_X11_Y10_N9
\U3|pulse_delay_1_r[14]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_1_r\(14) = DFFEAS((((\U2|mem_2\(6)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~6_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(6),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_1_r\(14));

-- Location: LC_X12_Y9_N2
\U3|pulse_width_1_r[14]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_1_r\(14) = DFFEAS(GND, GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~9_combout\, \U2|mem_2\(6), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \U2|mem_2\(6),
	aclr => \U1|ALT_INV_r~regout\,
	sload => VCC,
	ena => \U3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_1_r\(14));

-- Location: LC_X11_Y11_N9
\U3|pulse_delay_1_r[13]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_delay_1_r\(13) = DFFEAS((((\U2|mem_2\(5)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~6_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(5),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_delay_1_r\(13));

-- Location: LC_X7_Y11_N4
\U3|pulse_width_1_r[13]\ : cyclone_lcell
-- Equation(s):
-- \U3|pulse_width_1_r\(13) = DFFEAS((((\U2|mem_2\(5)))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , \U3|Decoder0~9_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \U2|mem_2\(5),
	aclr => \U1|ALT_INV_r~regout\,
	ena => \U3|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U3|pulse_width_1_r\(13));

-- Location: LC_X8_Y11_N5
\U6|Add3~15\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~15_combout\ = \U3|pulse_delay_1_r\(13) $ (\U3|pulse_width_1_r\(13) $ ((\U6|Add3~22\)))
-- \U6|Add3~17\ = CARRY((\U3|pulse_delay_1_r\(13) & (!\U3|pulse_width_1_r\(13) & !\U6|Add3~22\)) # (!\U3|pulse_delay_1_r\(13) & ((!\U6|Add3~22\) # (!\U3|pulse_width_1_r\(13)))))
-- \U6|Add3~17COUT1_120\ = CARRY((\U3|pulse_delay_1_r\(13) & (!\U3|pulse_width_1_r\(13) & !\U6|Add3~22\)) # (!\U3|pulse_delay_1_r\(13) & ((!\U6|Add3~22\) # (!\U3|pulse_width_1_r\(13)))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_1_r\(13),
	datab => \U3|pulse_width_1_r\(13),
	cin => \U6|Add3~22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~15_combout\,
	cout0 => \U6|Add3~17\,
	cout1 => \U6|Add3~17COUT1_120\);

-- Location: LC_X8_Y11_N6
\U6|Add3~10\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~10_combout\ = \U3|pulse_delay_1_r\(14) $ (\U3|pulse_width_1_r\(14) $ ((!(!\U6|Add3~22\ & \U6|Add3~17\) # (\U6|Add3~22\ & \U6|Add3~17COUT1_120\))))
-- \U6|Add3~12\ = CARRY((\U3|pulse_delay_1_r\(14) & ((\U3|pulse_width_1_r\(14)) # (!\U6|Add3~17\))) # (!\U3|pulse_delay_1_r\(14) & (\U3|pulse_width_1_r\(14) & !\U6|Add3~17\)))
-- \U6|Add3~12COUT1_122\ = CARRY((\U3|pulse_delay_1_r\(14) & ((\U3|pulse_width_1_r\(14)) # (!\U6|Add3~17COUT1_120\))) # (!\U3|pulse_delay_1_r\(14) & (\U3|pulse_width_1_r\(14) & !\U6|Add3~17COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_1_r\(14),
	datab => \U3|pulse_width_1_r\(14),
	cin => \U6|Add3~22\,
	cin0 => \U6|Add3~17\,
	cin1 => \U6|Add3~17COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~10_combout\,
	cout0 => \U6|Add3~12\,
	cout1 => \U6|Add3~12COUT1_122\);

-- Location: LC_X8_Y11_N7
\U6|Add3~5\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~5_combout\ = \U3|pulse_width_1_r\(15) $ (\U3|pulse_delay_1_r\(15) $ (((!\U6|Add3~22\ & \U6|Add3~12\) # (\U6|Add3~22\ & \U6|Add3~12COUT1_122\))))
-- \U6|Add3~7\ = CARRY((\U3|pulse_width_1_r\(15) & (!\U3|pulse_delay_1_r\(15) & !\U6|Add3~12\)) # (!\U3|pulse_width_1_r\(15) & ((!\U6|Add3~12\) # (!\U3|pulse_delay_1_r\(15)))))
-- \U6|Add3~7COUT1_124\ = CARRY((\U3|pulse_width_1_r\(15) & (!\U3|pulse_delay_1_r\(15) & !\U6|Add3~12COUT1_122\)) # (!\U3|pulse_width_1_r\(15) & ((!\U6|Add3~12COUT1_122\) # (!\U3|pulse_delay_1_r\(15)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_width_1_r\(15),
	datab => \U3|pulse_delay_1_r\(15),
	cin => \U6|Add3~22\,
	cin0 => \U6|Add3~12\,
	cin1 => \U6|Add3~12COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~5_combout\,
	cout0 => \U6|Add3~7\,
	cout1 => \U6|Add3~7COUT1_124\);

-- Location: LC_X8_Y11_N8
\U6|Add3~0\ : cyclone_lcell
-- Equation(s):
-- \U6|Add3~0_combout\ = (((!(!\U6|Add3~22\ & \U6|Add3~7\) # (\U6|Add3~22\ & \U6|Add3~7COUT1_124\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \U6|Add3~22\,
	cin0 => \U6|Add3~7\,
	cin1 => \U6|Add3~7COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Add3~0_combout\);

-- Location: LC_X9_Y12_N2
\U6|LessThan4~82\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~82_cout0\ = CARRY((!\U6|cnt\(0) & (\U6|Add3~80_combout\)))
-- \U6|LessThan4~82COUT1_100\ = CARRY((!\U6|cnt\(0) & (\U6|Add3~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff44",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(0),
	datab => \U6|Add3~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~80\,
	cout0 => \U6|LessThan4~82_cout0\,
	cout1 => \U6|LessThan4~82COUT1_100\);

-- Location: LC_X9_Y12_N3
\U6|LessThan4~77\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~77_cout0\ = CARRY((\U6|Add3~75_combout\ & (\U6|cnt\(1) & !\U6|LessThan4~82_cout0\)) # (!\U6|Add3~75_combout\ & ((\U6|cnt\(1)) # (!\U6|LessThan4~82_cout0\))))
-- \U6|LessThan4~77COUT1_102\ = CARRY((\U6|Add3~75_combout\ & (\U6|cnt\(1) & !\U6|LessThan4~82COUT1_100\)) # (!\U6|Add3~75_combout\ & ((\U6|cnt\(1)) # (!\U6|LessThan4~82COUT1_100\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add3~75_combout\,
	datab => \U6|cnt\(1),
	cin0 => \U6|LessThan4~82_cout0\,
	cin1 => \U6|LessThan4~82COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~75\,
	cout0 => \U6|LessThan4~77_cout0\,
	cout1 => \U6|LessThan4~77COUT1_102\);

-- Location: LC_X9_Y12_N4
\U6|LessThan4~72\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~72_cout\ = CARRY((\U6|cnt\(2) & (\U6|Add3~70_combout\ & !\U6|LessThan4~77COUT1_102\)) # (!\U6|cnt\(2) & ((\U6|Add3~70_combout\) # (!\U6|LessThan4~77COUT1_102\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(2),
	datab => \U6|Add3~70_combout\,
	cin0 => \U6|LessThan4~77_cout0\,
	cin1 => \U6|LessThan4~77COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~70\,
	cout => \U6|LessThan4~72_cout\);

-- Location: LC_X9_Y12_N5
\U6|LessThan4~67\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~67_cout0\ = CARRY((\U6|cnt\(3) & ((!\U6|LessThan4~72_cout\) # (!\U6|Add3~65_combout\))) # (!\U6|cnt\(3) & (!\U6|Add3~65_combout\ & !\U6|LessThan4~72_cout\)))
-- \U6|LessThan4~67COUT1_104\ = CARRY((\U6|cnt\(3) & ((!\U6|LessThan4~72_cout\) # (!\U6|Add3~65_combout\))) # (!\U6|cnt\(3) & (!\U6|Add3~65_combout\ & !\U6|LessThan4~72_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(3),
	datab => \U6|Add3~65_combout\,
	cin => \U6|LessThan4~72_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~65\,
	cout0 => \U6|LessThan4~67_cout0\,
	cout1 => \U6|LessThan4~67COUT1_104\);

-- Location: LC_X9_Y12_N6
\U6|LessThan4~62\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~62_cout0\ = CARRY((\U6|Add3~60_combout\ & ((!\U6|LessThan4~67_cout0\) # (!\U6|cnt\(4)))) # (!\U6|Add3~60_combout\ & (!\U6|cnt\(4) & !\U6|LessThan4~67_cout0\)))
-- \U6|LessThan4~62COUT1_106\ = CARRY((\U6|Add3~60_combout\ & ((!\U6|LessThan4~67COUT1_104\) # (!\U6|cnt\(4)))) # (!\U6|Add3~60_combout\ & (!\U6|cnt\(4) & !\U6|LessThan4~67COUT1_104\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add3~60_combout\,
	datab => \U6|cnt\(4),
	cin => \U6|LessThan4~72_cout\,
	cin0 => \U6|LessThan4~67_cout0\,
	cin1 => \U6|LessThan4~67COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~60\,
	cout0 => \U6|LessThan4~62_cout0\,
	cout1 => \U6|LessThan4~62COUT1_106\);

-- Location: LC_X9_Y12_N7
\U6|LessThan4~57\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~57_cout0\ = CARRY((\U6|cnt\(5) & ((!\U6|LessThan4~62_cout0\) # (!\U6|Add3~55_combout\))) # (!\U6|cnt\(5) & (!\U6|Add3~55_combout\ & !\U6|LessThan4~62_cout0\)))
-- \U6|LessThan4~57COUT1_108\ = CARRY((\U6|cnt\(5) & ((!\U6|LessThan4~62COUT1_106\) # (!\U6|Add3~55_combout\))) # (!\U6|cnt\(5) & (!\U6|Add3~55_combout\ & !\U6|LessThan4~62COUT1_106\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(5),
	datab => \U6|Add3~55_combout\,
	cin => \U6|LessThan4~72_cout\,
	cin0 => \U6|LessThan4~62_cout0\,
	cin1 => \U6|LessThan4~62COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~55\,
	cout0 => \U6|LessThan4~57_cout0\,
	cout1 => \U6|LessThan4~57COUT1_108\);

-- Location: LC_X9_Y12_N8
\U6|LessThan4~52\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~52_cout0\ = CARRY((\U6|Add3~50_combout\ & ((!\U6|LessThan4~57_cout0\) # (!\U6|cnt\(6)))) # (!\U6|Add3~50_combout\ & (!\U6|cnt\(6) & !\U6|LessThan4~57_cout0\)))
-- \U6|LessThan4~52COUT1_110\ = CARRY((\U6|Add3~50_combout\ & ((!\U6|LessThan4~57COUT1_108\) # (!\U6|cnt\(6)))) # (!\U6|Add3~50_combout\ & (!\U6|cnt\(6) & !\U6|LessThan4~57COUT1_108\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add3~50_combout\,
	datab => \U6|cnt\(6),
	cin => \U6|LessThan4~72_cout\,
	cin0 => \U6|LessThan4~57_cout0\,
	cin1 => \U6|LessThan4~57COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~50\,
	cout0 => \U6|LessThan4~52_cout0\,
	cout1 => \U6|LessThan4~52COUT1_110\);

-- Location: LC_X9_Y12_N9
\U6|LessThan4~47\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~47_cout\ = CARRY((\U6|cnt\(7) & ((!\U6|LessThan4~52COUT1_110\) # (!\U6|Add3~45_combout\))) # (!\U6|cnt\(7) & (!\U6|Add3~45_combout\ & !\U6|LessThan4~52COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(7),
	datab => \U6|Add3~45_combout\,
	cin => \U6|LessThan4~72_cout\,
	cin0 => \U6|LessThan4~52_cout0\,
	cin1 => \U6|LessThan4~52COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~45\,
	cout => \U6|LessThan4~47_cout\);

-- Location: LC_X9_Y11_N0
\U6|LessThan4~42\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~42_cout0\ = CARRY((\U6|cnt\(8) & (\U6|Add3~40_combout\ & !\U6|LessThan4~47_cout\)) # (!\U6|cnt\(8) & ((\U6|Add3~40_combout\) # (!\U6|LessThan4~47_cout\))))
-- \U6|LessThan4~42COUT1_112\ = CARRY((\U6|cnt\(8) & (\U6|Add3~40_combout\ & !\U6|LessThan4~47_cout\)) # (!\U6|cnt\(8) & ((\U6|Add3~40_combout\) # (!\U6|LessThan4~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(8),
	datab => \U6|Add3~40_combout\,
	cin => \U6|LessThan4~47_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~40\,
	cout0 => \U6|LessThan4~42_cout0\,
	cout1 => \U6|LessThan4~42COUT1_112\);

-- Location: LC_X9_Y11_N1
\U6|LessThan4~37\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~37_cout0\ = CARRY((\U6|Add3~35_combout\ & (\U6|cnt\(9) & !\U6|LessThan4~42_cout0\)) # (!\U6|Add3~35_combout\ & ((\U6|cnt\(9)) # (!\U6|LessThan4~42_cout0\))))
-- \U6|LessThan4~37COUT1_114\ = CARRY((\U6|Add3~35_combout\ & (\U6|cnt\(9) & !\U6|LessThan4~42COUT1_112\)) # (!\U6|Add3~35_combout\ & ((\U6|cnt\(9)) # (!\U6|LessThan4~42COUT1_112\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add3~35_combout\,
	datab => \U6|cnt\(9),
	cin => \U6|LessThan4~47_cout\,
	cin0 => \U6|LessThan4~42_cout0\,
	cin1 => \U6|LessThan4~42COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~35\,
	cout0 => \U6|LessThan4~37_cout0\,
	cout1 => \U6|LessThan4~37COUT1_114\);

-- Location: LC_X9_Y11_N2
\U6|LessThan4~32\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~32_cout0\ = CARRY((\U6|cnt\(10) & (\U6|Add3~30_combout\ & !\U6|LessThan4~37_cout0\)) # (!\U6|cnt\(10) & ((\U6|Add3~30_combout\) # (!\U6|LessThan4~37_cout0\))))
-- \U6|LessThan4~32COUT1_116\ = CARRY((\U6|cnt\(10) & (\U6|Add3~30_combout\ & !\U6|LessThan4~37COUT1_114\)) # (!\U6|cnt\(10) & ((\U6|Add3~30_combout\) # (!\U6|LessThan4~37COUT1_114\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(10),
	datab => \U6|Add3~30_combout\,
	cin => \U6|LessThan4~47_cout\,
	cin0 => \U6|LessThan4~37_cout0\,
	cin1 => \U6|LessThan4~37COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~30\,
	cout0 => \U6|LessThan4~32_cout0\,
	cout1 => \U6|LessThan4~32COUT1_116\);

-- Location: LC_X9_Y11_N3
\U6|LessThan4~27\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~27_cout0\ = CARRY((\U6|Add3~25_combout\ & (\U6|cnt\(11) & !\U6|LessThan4~32_cout0\)) # (!\U6|Add3~25_combout\ & ((\U6|cnt\(11)) # (!\U6|LessThan4~32_cout0\))))
-- \U6|LessThan4~27COUT1_118\ = CARRY((\U6|Add3~25_combout\ & (\U6|cnt\(11) & !\U6|LessThan4~32COUT1_116\)) # (!\U6|Add3~25_combout\ & ((\U6|cnt\(11)) # (!\U6|LessThan4~32COUT1_116\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add3~25_combout\,
	datab => \U6|cnt\(11),
	cin => \U6|LessThan4~47_cout\,
	cin0 => \U6|LessThan4~32_cout0\,
	cin1 => \U6|LessThan4~32COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~25\,
	cout0 => \U6|LessThan4~27_cout0\,
	cout1 => \U6|LessThan4~27COUT1_118\);

-- Location: LC_X9_Y11_N4
\U6|LessThan4~22\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~22_cout\ = CARRY((\U6|cnt\(12) & (\U6|Add3~20_combout\ & !\U6|LessThan4~27COUT1_118\)) # (!\U6|cnt\(12) & ((\U6|Add3~20_combout\) # (!\U6|LessThan4~27COUT1_118\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(12),
	datab => \U6|Add3~20_combout\,
	cin => \U6|LessThan4~47_cout\,
	cin0 => \U6|LessThan4~27_cout0\,
	cin1 => \U6|LessThan4~27COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~20\,
	cout => \U6|LessThan4~22_cout\);

-- Location: LC_X9_Y11_N5
\U6|LessThan4~17\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~17_cout0\ = CARRY((\U6|cnt\(13) & ((!\U6|LessThan4~22_cout\) # (!\U6|Add3~15_combout\))) # (!\U6|cnt\(13) & (!\U6|Add3~15_combout\ & !\U6|LessThan4~22_cout\)))
-- \U6|LessThan4~17COUT1_120\ = CARRY((\U6|cnt\(13) & ((!\U6|LessThan4~22_cout\) # (!\U6|Add3~15_combout\))) # (!\U6|cnt\(13) & (!\U6|Add3~15_combout\ & !\U6|LessThan4~22_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(13),
	datab => \U6|Add3~15_combout\,
	cin => \U6|LessThan4~22_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~15\,
	cout0 => \U6|LessThan4~17_cout0\,
	cout1 => \U6|LessThan4~17COUT1_120\);

-- Location: LC_X9_Y11_N6
\U6|LessThan4~12\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~12_cout0\ = CARRY((\U6|Add3~10_combout\ & ((!\U6|LessThan4~17_cout0\) # (!\U6|cnt\(14)))) # (!\U6|Add3~10_combout\ & (!\U6|cnt\(14) & !\U6|LessThan4~17_cout0\)))
-- \U6|LessThan4~12COUT1_122\ = CARRY((\U6|Add3~10_combout\ & ((!\U6|LessThan4~17COUT1_120\) # (!\U6|cnt\(14)))) # (!\U6|Add3~10_combout\ & (!\U6|cnt\(14) & !\U6|LessThan4~17COUT1_120\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add3~10_combout\,
	datab => \U6|cnt\(14),
	cin => \U6|LessThan4~22_cout\,
	cin0 => \U6|LessThan4~17_cout0\,
	cin1 => \U6|LessThan4~17COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~10\,
	cout0 => \U6|LessThan4~12_cout0\,
	cout1 => \U6|LessThan4~12COUT1_122\);

-- Location: LC_X9_Y11_N7
\U6|LessThan4~7\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~7_cout0\ = CARRY((\U6|cnt\(15) & ((!\U6|LessThan4~12_cout0\) # (!\U6|Add3~5_combout\))) # (!\U6|cnt\(15) & (!\U6|Add3~5_combout\ & !\U6|LessThan4~12_cout0\)))
-- \U6|LessThan4~7COUT1_124\ = CARRY((\U6|cnt\(15) & ((!\U6|LessThan4~12COUT1_122\) # (!\U6|Add3~5_combout\))) # (!\U6|cnt\(15) & (!\U6|Add3~5_combout\ & !\U6|LessThan4~12COUT1_122\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(15),
	datab => \U6|Add3~5_combout\,
	cin => \U6|LessThan4~22_cout\,
	cin0 => \U6|LessThan4~12_cout0\,
	cin1 => \U6|LessThan4~12COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~5\,
	cout0 => \U6|LessThan4~7_cout0\,
	cout1 => \U6|LessThan4~7COUT1_124\);

-- Location: LC_X9_Y11_N8
\U6|LessThan4~0\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan4~0_combout\ = (\U6|Add3~0_combout\ & (((!\U6|cnt\(16)) # (!(!\U6|LessThan4~22_cout\ & \U6|LessThan4~7_cout0\) # (\U6|LessThan4~22_cout\ & \U6|LessThan4~7COUT1_124\))))) # (!\U6|Add3~0_combout\ & (((!(!\U6|LessThan4~22_cout\ & 
-- \U6|LessThan4~7_cout0\) # (\U6|LessThan4~22_cout\ & \U6|LessThan4~7COUT1_124\) & !\U6|cnt\(16)))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0aaf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Add3~0_combout\,
	datad => \U6|cnt\(16),
	cin => \U6|LessThan4~22_cout\,
	cin0 => \U6|LessThan4~7_cout0\,
	cin1 => \U6|LessThan4~7COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan4~0_combout\);

-- Location: LC_X9_Y10_N2
\U6|LessThan3~77\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan3~77_cout0\ = CARRY((!\U3|pulse_delay_1_r\(0) & (\U6|cnt\(0))))
-- \U6|LessThan3~77COUT1_94\ = CARRY((!\U3|pulse_delay_1_r\(0) & (\U6|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff44",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_1_r\(0),
	datab => \U6|cnt\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan3~75\,
	cout0 => \U6|LessThan3~77_cout0\,
	cout1 => \U6|LessThan3~77COUT1_94\);

-- Location: LC_X9_Y10_N3
\U6|LessThan3~72\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan3~72_cout0\ = CARRY((\U3|pulse_delay_1_r\(1) & ((!\U6|LessThan3~77_cout0\) # (!\U6|cnt\(1)))) # (!\U3|pulse_delay_1_r\(1) & (!\U6|cnt\(1) & !\U6|LessThan3~77_cout0\)))
-- \U6|LessThan3~72COUT1_96\ = CARRY((\U3|pulse_delay_1_r\(1) & ((!\U6|LessThan3~77COUT1_94\) # (!\U6|cnt\(1)))) # (!\U3|pulse_delay_1_r\(1) & (!\U6|cnt\(1) & !\U6|LessThan3~77COUT1_94\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_1_r\(1),
	datab => \U6|cnt\(1),
	cin0 => \U6|LessThan3~77_cout0\,
	cin1 => \U6|LessThan3~77COUT1_94\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan3~70\,
	cout0 => \U6|LessThan3~72_cout0\,
	cout1 => \U6|LessThan3~72COUT1_96\);

-- Location: LC_X9_Y10_N4
\U6|LessThan3~67\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan3~67_cout\ = CARRY((\U6|cnt\(2) & ((!\U6|LessThan3~72COUT1_96\) # (!\U3|pulse_delay_1_r\(2)))) # (!\U6|cnt\(2) & (!\U3|pulse_delay_1_r\(2) & !\U6|LessThan3~72COUT1_96\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(2),
	datab => \U3|pulse_delay_1_r\(2),
	cin0 => \U6|LessThan3~72_cout0\,
	cin1 => \U6|LessThan3~72COUT1_96\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan3~65\,
	cout => \U6|LessThan3~67_cout\);

-- Location: LC_X9_Y10_N5
\U6|LessThan3~62\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan3~62_cout0\ = CARRY((\U3|pulse_delay_1_r\(3) & ((!\U6|LessThan3~67_cout\) # (!\U6|cnt\(3)))) # (!\U3|pulse_delay_1_r\(3) & (!\U6|cnt\(3) & !\U6|LessThan3~67_cout\)))
-- \U6|LessThan3~62COUT1_98\ = CARRY((\U3|pulse_delay_1_r\(3) & ((!\U6|LessThan3~67_cout\) # (!\U6|cnt\(3)))) # (!\U3|pulse_delay_1_r\(3) & (!\U6|cnt\(3) & !\U6|LessThan3~67_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_1_r\(3),
	datab => \U6|cnt\(3),
	cin => \U6|LessThan3~67_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan3~60\,
	cout0 => \U6|LessThan3~62_cout0\,
	cout1 => \U6|LessThan3~62COUT1_98\);

-- Location: LC_X9_Y10_N6
\U6|LessThan3~57\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan3~57_cout0\ = CARRY((\U6|cnt\(4) & ((!\U6|LessThan3~62_cout0\) # (!\U3|pulse_delay_1_r\(4)))) # (!\U6|cnt\(4) & (!\U3|pulse_delay_1_r\(4) & !\U6|LessThan3~62_cout0\)))
-- \U6|LessThan3~57COUT1_100\ = CARRY((\U6|cnt\(4) & ((!\U6|LessThan3~62COUT1_98\) # (!\U3|pulse_delay_1_r\(4)))) # (!\U6|cnt\(4) & (!\U3|pulse_delay_1_r\(4) & !\U6|LessThan3~62COUT1_98\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(4),
	datab => \U3|pulse_delay_1_r\(4),
	cin => \U6|LessThan3~67_cout\,
	cin0 => \U6|LessThan3~62_cout0\,
	cin1 => \U6|LessThan3~62COUT1_98\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan3~55\,
	cout0 => \U6|LessThan3~57_cout0\,
	cout1 => \U6|LessThan3~57COUT1_100\);

-- Location: LC_X9_Y10_N7
\U6|LessThan3~52\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan3~52_cout0\ = CARRY((\U3|pulse_delay_1_r\(5) & ((!\U6|LessThan3~57_cout0\) # (!\U6|cnt\(5)))) # (!\U3|pulse_delay_1_r\(5) & (!\U6|cnt\(5) & !\U6|LessThan3~57_cout0\)))
-- \U6|LessThan3~52COUT1_102\ = CARRY((\U3|pulse_delay_1_r\(5) & ((!\U6|LessThan3~57COUT1_100\) # (!\U6|cnt\(5)))) # (!\U3|pulse_delay_1_r\(5) & (!\U6|cnt\(5) & !\U6|LessThan3~57COUT1_100\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_1_r\(5),
	datab => \U6|cnt\(5),
	cin => \U6|LessThan3~67_cout\,
	cin0 => \U6|LessThan3~57_cout0\,
	cin1 => \U6|LessThan3~57COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan3~50\,
	cout0 => \U6|LessThan3~52_cout0\,
	cout1 => \U6|LessThan3~52COUT1_102\);

-- Location: LC_X9_Y10_N8
\U6|LessThan3~47\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan3~47_cout0\ = CARRY((\U6|cnt\(6) & ((!\U6|LessThan3~52_cout0\) # (!\U3|pulse_delay_1_r\(6)))) # (!\U6|cnt\(6) & (!\U3|pulse_delay_1_r\(6) & !\U6|LessThan3~52_cout0\)))
-- \U6|LessThan3~47COUT1_104\ = CARRY((\U6|cnt\(6) & ((!\U6|LessThan3~52COUT1_102\) # (!\U3|pulse_delay_1_r\(6)))) # (!\U6|cnt\(6) & (!\U3|pulse_delay_1_r\(6) & !\U6|LessThan3~52COUT1_102\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(6),
	datab => \U3|pulse_delay_1_r\(6),
	cin => \U6|LessThan3~67_cout\,
	cin0 => \U6|LessThan3~52_cout0\,
	cin1 => \U6|LessThan3~52COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan3~45\,
	cout0 => \U6|LessThan3~47_cout0\,
	cout1 => \U6|LessThan3~47COUT1_104\);

-- Location: LC_X9_Y10_N9
\U6|LessThan3~42\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan3~42_cout\ = CARRY((\U6|cnt\(7) & (\U3|pulse_delay_1_r\(7) & !\U6|LessThan3~47COUT1_104\)) # (!\U6|cnt\(7) & ((\U3|pulse_delay_1_r\(7)) # (!\U6|LessThan3~47COUT1_104\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(7),
	datab => \U3|pulse_delay_1_r\(7),
	cin => \U6|LessThan3~67_cout\,
	cin0 => \U6|LessThan3~47_cout0\,
	cin1 => \U6|LessThan3~47COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan3~40\,
	cout => \U6|LessThan3~42_cout\);

-- Location: LC_X9_Y9_N0
\U6|LessThan3~37\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan3~37_cout0\ = CARRY((\U6|cnt\(8) & ((!\U6|LessThan3~42_cout\) # (!\U3|pulse_delay_1_r\(8)))) # (!\U6|cnt\(8) & (!\U3|pulse_delay_1_r\(8) & !\U6|LessThan3~42_cout\)))
-- \U6|LessThan3~37COUT1_106\ = CARRY((\U6|cnt\(8) & ((!\U6|LessThan3~42_cout\) # (!\U3|pulse_delay_1_r\(8)))) # (!\U6|cnt\(8) & (!\U3|pulse_delay_1_r\(8) & !\U6|LessThan3~42_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(8),
	datab => \U3|pulse_delay_1_r\(8),
	cin => \U6|LessThan3~42_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan3~35\,
	cout0 => \U6|LessThan3~37_cout0\,
	cout1 => \U6|LessThan3~37COUT1_106\);

-- Location: LC_X9_Y9_N1
\U6|LessThan3~32\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan3~32_cout0\ = CARRY((\U6|cnt\(9) & (\U3|pulse_delay_1_r\(9) & !\U6|LessThan3~37_cout0\)) # (!\U6|cnt\(9) & ((\U3|pulse_delay_1_r\(9)) # (!\U6|LessThan3~37_cout0\))))
-- \U6|LessThan3~32COUT1_108\ = CARRY((\U6|cnt\(9) & (\U3|pulse_delay_1_r\(9) & !\U6|LessThan3~37COUT1_106\)) # (!\U6|cnt\(9) & ((\U3|pulse_delay_1_r\(9)) # (!\U6|LessThan3~37COUT1_106\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(9),
	datab => \U3|pulse_delay_1_r\(9),
	cin => \U6|LessThan3~42_cout\,
	cin0 => \U6|LessThan3~37_cout0\,
	cin1 => \U6|LessThan3~37COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan3~30\,
	cout0 => \U6|LessThan3~32_cout0\,
	cout1 => \U6|LessThan3~32COUT1_108\);

-- Location: LC_X9_Y9_N2
\U6|LessThan3~27\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan3~27_cout0\ = CARRY((\U3|pulse_delay_1_r\(10) & (\U6|cnt\(10) & !\U6|LessThan3~32_cout0\)) # (!\U3|pulse_delay_1_r\(10) & ((\U6|cnt\(10)) # (!\U6|LessThan3~32_cout0\))))
-- \U6|LessThan3~27COUT1_110\ = CARRY((\U3|pulse_delay_1_r\(10) & (\U6|cnt\(10) & !\U6|LessThan3~32COUT1_108\)) # (!\U3|pulse_delay_1_r\(10) & ((\U6|cnt\(10)) # (!\U6|LessThan3~32COUT1_108\))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_1_r\(10),
	datab => \U6|cnt\(10),
	cin => \U6|LessThan3~42_cout\,
	cin0 => \U6|LessThan3~32_cout0\,
	cin1 => \U6|LessThan3~32COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan3~25\,
	cout0 => \U6|LessThan3~27_cout0\,
	cout1 => \U6|LessThan3~27COUT1_110\);

-- Location: LC_X9_Y9_N3
\U6|LessThan3~22\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan3~22_cout0\ = CARRY((\U3|pulse_delay_1_r\(11) & ((!\U6|LessThan3~27_cout0\) # (!\U6|cnt\(11)))) # (!\U3|pulse_delay_1_r\(11) & (!\U6|cnt\(11) & !\U6|LessThan3~27_cout0\)))
-- \U6|LessThan3~22COUT1_112\ = CARRY((\U3|pulse_delay_1_r\(11) & ((!\U6|LessThan3~27COUT1_110\) # (!\U6|cnt\(11)))) # (!\U3|pulse_delay_1_r\(11) & (!\U6|cnt\(11) & !\U6|LessThan3~27COUT1_110\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_1_r\(11),
	datab => \U6|cnt\(11),
	cin => \U6|LessThan3~42_cout\,
	cin0 => \U6|LessThan3~27_cout0\,
	cin1 => \U6|LessThan3~27COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan3~20\,
	cout0 => \U6|LessThan3~22_cout0\,
	cout1 => \U6|LessThan3~22COUT1_112\);

-- Location: LC_X9_Y9_N4
\U6|LessThan3~17\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan3~17_cout\ = CARRY((\U6|cnt\(12) & ((!\U6|LessThan3~22COUT1_112\) # (!\U3|pulse_delay_1_r\(12)))) # (!\U6|cnt\(12) & (!\U3|pulse_delay_1_r\(12) & !\U6|LessThan3~22COUT1_112\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(12),
	datab => \U3|pulse_delay_1_r\(12),
	cin => \U6|LessThan3~42_cout\,
	cin0 => \U6|LessThan3~22_cout0\,
	cin1 => \U6|LessThan3~22COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan3~15\,
	cout => \U6|LessThan3~17_cout\);

-- Location: LC_X9_Y9_N5
\U6|LessThan3~12\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan3~12_cout0\ = CARRY((\U3|pulse_delay_1_r\(13) & ((!\U6|LessThan3~17_cout\) # (!\U6|cnt\(13)))) # (!\U3|pulse_delay_1_r\(13) & (!\U6|cnt\(13) & !\U6|LessThan3~17_cout\)))
-- \U6|LessThan3~12COUT1_114\ = CARRY((\U3|pulse_delay_1_r\(13) & ((!\U6|LessThan3~17_cout\) # (!\U6|cnt\(13)))) # (!\U3|pulse_delay_1_r\(13) & (!\U6|cnt\(13) & !\U6|LessThan3~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|pulse_delay_1_r\(13),
	datab => \U6|cnt\(13),
	cin => \U6|LessThan3~17_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan3~10\,
	cout0 => \U6|LessThan3~12_cout0\,
	cout1 => \U6|LessThan3~12COUT1_114\);

-- Location: LC_X9_Y9_N6
\U6|LessThan3~7\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan3~7_cout0\ = CARRY((\U6|cnt\(14) & ((!\U6|LessThan3~12_cout0\) # (!\U3|pulse_delay_1_r\(14)))) # (!\U6|cnt\(14) & (!\U3|pulse_delay_1_r\(14) & !\U6|LessThan3~12_cout0\)))
-- \U6|LessThan3~7COUT1_116\ = CARRY((\U6|cnt\(14) & ((!\U6|LessThan3~12COUT1_114\) # (!\U3|pulse_delay_1_r\(14)))) # (!\U6|cnt\(14) & (!\U3|pulse_delay_1_r\(14) & !\U6|LessThan3~12COUT1_114\)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|cnt\(14),
	datab => \U3|pulse_delay_1_r\(14),
	cin => \U6|LessThan3~17_cout\,
	cin0 => \U6|LessThan3~12_cout0\,
	cin1 => \U6|LessThan3~12COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan3~5\,
	cout0 => \U6|LessThan3~7_cout0\,
	cout1 => \U6|LessThan3~7COUT1_116\);

-- Location: LC_X9_Y9_N7
\U6|LessThan3~0\ : cyclone_lcell
-- Equation(s):
-- \U6|LessThan3~0_combout\ = ((\U6|cnt\(15) & (((!\U6|LessThan3~17_cout\ & \U6|LessThan3~7_cout0\) # (\U6|LessThan3~17_cout\ & \U6|LessThan3~7COUT1_116\)) # (!\U3|pulse_delay_1_r\(15)))) # (!\U6|cnt\(15) & ((!\U6|LessThan3~17_cout\ & \U6|LessThan3~7_cout0\) 
-- # (\U6|LessThan3~17_cout\ & \U6|LessThan3~7COUT1_116\) & !\U3|pulse_delay_1_r\(15))))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c0fc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U6|cnt\(15),
	datad => \U3|pulse_delay_1_r\(15),
	cin => \U6|LessThan3~17_cout\,
	cin0 => \U6|LessThan3~7_cout0\,
	cin1 => \U6|LessThan3~7COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|LessThan3~0_combout\);

-- Location: LC_X10_Y11_N2
\U6|always2~0\ : cyclone_lcell
-- Equation(s):
-- \U6|always2~0_combout\ = ((!\U6|cnt\(16) & ((!\U6|LessThan3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0033",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \U6|cnt\(16),
	datad => \U6|LessThan3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|always2~0_combout\);

-- Location: LC_X10_Y11_N3
\U6|Pulse_1\ : cyclone_lcell
-- Equation(s):
-- \U6|Pulse_1~regout\ = DFFEAS((\U3|enable_trigger_r\(1) & (\U6|Pulse_2~4_combout\ & (\U6|LessThan4~0_combout\ & !\U6|always2~0_combout\))), GLOBAL(\clk~combout\), GLOBAL(\U1|r~regout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \U3|enable_trigger_r\(1),
	datab => \U6|Pulse_2~4_combout\,
	datac => \U6|LessThan4~0_combout\,
	datad => \U6|always2~0_combout\,
	aclr => \U1|ALT_INV_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U6|Pulse_1~regout\);

-- Location: LC_X10_Y11_N1
\U6|Pulse[1]\ : cyclone_lcell
-- Equation(s):
-- \U6|Pulse\(1) = (!\U6|Pulse_2~regout\ & (((!\U6|Pulse_1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0055",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U6|Pulse_2~regout\,
	datad => \U6|Pulse_1~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \U6|Pulse\(1));

-- Location: LC_X11_Y13_N4
WideOr0 : cyclone_lcell
-- Equation(s):
-- \WideOr0~combout\ = (\U3|enable_trigger_r\(0)) # (((\U3|enable_trigger_r\(1)) # (\WideOr0~0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \U3|enable_trigger_r\(0),
	datac => \U3|enable_trigger_r\(1),
	datad => \WideOr0~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \WideOr0~combout\);

-- Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Pulse[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U6|ALT_INV_Pulse_0~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Pulse(0));

-- Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Pulse[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U6|Pulse\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Pulse(1));

-- Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\EN_trigger~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_WideOr0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_EN_trigger);

-- Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\latch~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \U5|latch_r~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_latch);
END structure;


