
MakeshiftPWMBuzzer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000783c  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000228  080079c4  080079c4  000089c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007bec  08007bec  00009010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007bec  08007bec  00008bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007bf4  08007bf4  00009010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007bf4  08007bf4  00008bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007bf8  08007bf8  00008bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08007bfc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009010  2**0
                  CONTENTS
 10 .bss          00000818  20000010  20000010  00009010  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000828  20000828  00009010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
 13 .debug_info   000159f1  00000000  00000000  00009040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002822  00000000  00000000  0001ea31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001408  00000000  00000000  00021258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fd6  00000000  00000000  00022660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000220c8  00000000  00000000  00023636  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015f12  00000000  00000000  000456fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3538  00000000  00000000  0005b610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012eb48  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000058c8  00000000  00000000  0012eb8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  00134454  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080079ac 	.word	0x080079ac

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	080079ac 	.word	0x080079ac

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	@ 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__aeabi_d2uiz>:
 8000794:	004a      	lsls	r2, r1, #1
 8000796:	d211      	bcs.n	80007bc <__aeabi_d2uiz+0x28>
 8000798:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800079c:	d211      	bcs.n	80007c2 <__aeabi_d2uiz+0x2e>
 800079e:	d50d      	bpl.n	80007bc <__aeabi_d2uiz+0x28>
 80007a0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80007a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007a8:	d40e      	bmi.n	80007c8 <__aeabi_d2uiz+0x34>
 80007aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80007b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007b6:	fa23 f002 	lsr.w	r0, r3, r2
 80007ba:	4770      	bx	lr
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	4770      	bx	lr
 80007c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007c6:	d102      	bne.n	80007ce <__aeabi_d2uiz+0x3a>
 80007c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80007cc:	4770      	bx	lr
 80007ce:	f04f 0000 	mov.w	r0, #0
 80007d2:	4770      	bx	lr

080007d4 <__aeabi_uldivmod>:
 80007d4:	b953      	cbnz	r3, 80007ec <__aeabi_uldivmod+0x18>
 80007d6:	b94a      	cbnz	r2, 80007ec <__aeabi_uldivmod+0x18>
 80007d8:	2900      	cmp	r1, #0
 80007da:	bf08      	it	eq
 80007dc:	2800      	cmpeq	r0, #0
 80007de:	bf1c      	itt	ne
 80007e0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80007e4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80007e8:	f000 b988 	b.w	8000afc <__aeabi_idiv0>
 80007ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80007f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80007f4:	f000 f806 	bl	8000804 <__udivmoddi4>
 80007f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000800:	b004      	add	sp, #16
 8000802:	4770      	bx	lr

08000804 <__udivmoddi4>:
 8000804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000808:	9d08      	ldr	r5, [sp, #32]
 800080a:	468e      	mov	lr, r1
 800080c:	4604      	mov	r4, r0
 800080e:	4688      	mov	r8, r1
 8000810:	2b00      	cmp	r3, #0
 8000812:	d14a      	bne.n	80008aa <__udivmoddi4+0xa6>
 8000814:	428a      	cmp	r2, r1
 8000816:	4617      	mov	r7, r2
 8000818:	d962      	bls.n	80008e0 <__udivmoddi4+0xdc>
 800081a:	fab2 f682 	clz	r6, r2
 800081e:	b14e      	cbz	r6, 8000834 <__udivmoddi4+0x30>
 8000820:	f1c6 0320 	rsb	r3, r6, #32
 8000824:	fa01 f806 	lsl.w	r8, r1, r6
 8000828:	fa20 f303 	lsr.w	r3, r0, r3
 800082c:	40b7      	lsls	r7, r6
 800082e:	ea43 0808 	orr.w	r8, r3, r8
 8000832:	40b4      	lsls	r4, r6
 8000834:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000838:	fa1f fc87 	uxth.w	ip, r7
 800083c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000840:	0c23      	lsrs	r3, r4, #16
 8000842:	fb0e 8811 	mls	r8, lr, r1, r8
 8000846:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800084a:	fb01 f20c 	mul.w	r2, r1, ip
 800084e:	429a      	cmp	r2, r3
 8000850:	d909      	bls.n	8000866 <__udivmoddi4+0x62>
 8000852:	18fb      	adds	r3, r7, r3
 8000854:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000858:	f080 80ea 	bcs.w	8000a30 <__udivmoddi4+0x22c>
 800085c:	429a      	cmp	r2, r3
 800085e:	f240 80e7 	bls.w	8000a30 <__udivmoddi4+0x22c>
 8000862:	3902      	subs	r1, #2
 8000864:	443b      	add	r3, r7
 8000866:	1a9a      	subs	r2, r3, r2
 8000868:	b2a3      	uxth	r3, r4
 800086a:	fbb2 f0fe 	udiv	r0, r2, lr
 800086e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000872:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000876:	fb00 fc0c 	mul.w	ip, r0, ip
 800087a:	459c      	cmp	ip, r3
 800087c:	d909      	bls.n	8000892 <__udivmoddi4+0x8e>
 800087e:	18fb      	adds	r3, r7, r3
 8000880:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000884:	f080 80d6 	bcs.w	8000a34 <__udivmoddi4+0x230>
 8000888:	459c      	cmp	ip, r3
 800088a:	f240 80d3 	bls.w	8000a34 <__udivmoddi4+0x230>
 800088e:	443b      	add	r3, r7
 8000890:	3802      	subs	r0, #2
 8000892:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000896:	eba3 030c 	sub.w	r3, r3, ip
 800089a:	2100      	movs	r1, #0
 800089c:	b11d      	cbz	r5, 80008a6 <__udivmoddi4+0xa2>
 800089e:	40f3      	lsrs	r3, r6
 80008a0:	2200      	movs	r2, #0
 80008a2:	e9c5 3200 	strd	r3, r2, [r5]
 80008a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008aa:	428b      	cmp	r3, r1
 80008ac:	d905      	bls.n	80008ba <__udivmoddi4+0xb6>
 80008ae:	b10d      	cbz	r5, 80008b4 <__udivmoddi4+0xb0>
 80008b0:	e9c5 0100 	strd	r0, r1, [r5]
 80008b4:	2100      	movs	r1, #0
 80008b6:	4608      	mov	r0, r1
 80008b8:	e7f5      	b.n	80008a6 <__udivmoddi4+0xa2>
 80008ba:	fab3 f183 	clz	r1, r3
 80008be:	2900      	cmp	r1, #0
 80008c0:	d146      	bne.n	8000950 <__udivmoddi4+0x14c>
 80008c2:	4573      	cmp	r3, lr
 80008c4:	d302      	bcc.n	80008cc <__udivmoddi4+0xc8>
 80008c6:	4282      	cmp	r2, r0
 80008c8:	f200 8105 	bhi.w	8000ad6 <__udivmoddi4+0x2d2>
 80008cc:	1a84      	subs	r4, r0, r2
 80008ce:	eb6e 0203 	sbc.w	r2, lr, r3
 80008d2:	2001      	movs	r0, #1
 80008d4:	4690      	mov	r8, r2
 80008d6:	2d00      	cmp	r5, #0
 80008d8:	d0e5      	beq.n	80008a6 <__udivmoddi4+0xa2>
 80008da:	e9c5 4800 	strd	r4, r8, [r5]
 80008de:	e7e2      	b.n	80008a6 <__udivmoddi4+0xa2>
 80008e0:	2a00      	cmp	r2, #0
 80008e2:	f000 8090 	beq.w	8000a06 <__udivmoddi4+0x202>
 80008e6:	fab2 f682 	clz	r6, r2
 80008ea:	2e00      	cmp	r6, #0
 80008ec:	f040 80a4 	bne.w	8000a38 <__udivmoddi4+0x234>
 80008f0:	1a8a      	subs	r2, r1, r2
 80008f2:	0c03      	lsrs	r3, r0, #16
 80008f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008f8:	b280      	uxth	r0, r0
 80008fa:	b2bc      	uxth	r4, r7
 80008fc:	2101      	movs	r1, #1
 80008fe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000902:	fb0e 221c 	mls	r2, lr, ip, r2
 8000906:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800090a:	fb04 f20c 	mul.w	r2, r4, ip
 800090e:	429a      	cmp	r2, r3
 8000910:	d907      	bls.n	8000922 <__udivmoddi4+0x11e>
 8000912:	18fb      	adds	r3, r7, r3
 8000914:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000918:	d202      	bcs.n	8000920 <__udivmoddi4+0x11c>
 800091a:	429a      	cmp	r2, r3
 800091c:	f200 80e0 	bhi.w	8000ae0 <__udivmoddi4+0x2dc>
 8000920:	46c4      	mov	ip, r8
 8000922:	1a9b      	subs	r3, r3, r2
 8000924:	fbb3 f2fe 	udiv	r2, r3, lr
 8000928:	fb0e 3312 	mls	r3, lr, r2, r3
 800092c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000930:	fb02 f404 	mul.w	r4, r2, r4
 8000934:	429c      	cmp	r4, r3
 8000936:	d907      	bls.n	8000948 <__udivmoddi4+0x144>
 8000938:	18fb      	adds	r3, r7, r3
 800093a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800093e:	d202      	bcs.n	8000946 <__udivmoddi4+0x142>
 8000940:	429c      	cmp	r4, r3
 8000942:	f200 80ca 	bhi.w	8000ada <__udivmoddi4+0x2d6>
 8000946:	4602      	mov	r2, r0
 8000948:	1b1b      	subs	r3, r3, r4
 800094a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800094e:	e7a5      	b.n	800089c <__udivmoddi4+0x98>
 8000950:	f1c1 0620 	rsb	r6, r1, #32
 8000954:	408b      	lsls	r3, r1
 8000956:	fa22 f706 	lsr.w	r7, r2, r6
 800095a:	431f      	orrs	r7, r3
 800095c:	fa0e f401 	lsl.w	r4, lr, r1
 8000960:	fa20 f306 	lsr.w	r3, r0, r6
 8000964:	fa2e fe06 	lsr.w	lr, lr, r6
 8000968:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800096c:	4323      	orrs	r3, r4
 800096e:	fa00 f801 	lsl.w	r8, r0, r1
 8000972:	fa1f fc87 	uxth.w	ip, r7
 8000976:	fbbe f0f9 	udiv	r0, lr, r9
 800097a:	0c1c      	lsrs	r4, r3, #16
 800097c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000980:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000984:	fb00 fe0c 	mul.w	lr, r0, ip
 8000988:	45a6      	cmp	lr, r4
 800098a:	fa02 f201 	lsl.w	r2, r2, r1
 800098e:	d909      	bls.n	80009a4 <__udivmoddi4+0x1a0>
 8000990:	193c      	adds	r4, r7, r4
 8000992:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000996:	f080 809c 	bcs.w	8000ad2 <__udivmoddi4+0x2ce>
 800099a:	45a6      	cmp	lr, r4
 800099c:	f240 8099 	bls.w	8000ad2 <__udivmoddi4+0x2ce>
 80009a0:	3802      	subs	r0, #2
 80009a2:	443c      	add	r4, r7
 80009a4:	eba4 040e 	sub.w	r4, r4, lr
 80009a8:	fa1f fe83 	uxth.w	lr, r3
 80009ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80009b0:	fb09 4413 	mls	r4, r9, r3, r4
 80009b4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80009b8:	fb03 fc0c 	mul.w	ip, r3, ip
 80009bc:	45a4      	cmp	ip, r4
 80009be:	d908      	bls.n	80009d2 <__udivmoddi4+0x1ce>
 80009c0:	193c      	adds	r4, r7, r4
 80009c2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80009c6:	f080 8082 	bcs.w	8000ace <__udivmoddi4+0x2ca>
 80009ca:	45a4      	cmp	ip, r4
 80009cc:	d97f      	bls.n	8000ace <__udivmoddi4+0x2ca>
 80009ce:	3b02      	subs	r3, #2
 80009d0:	443c      	add	r4, r7
 80009d2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80009d6:	eba4 040c 	sub.w	r4, r4, ip
 80009da:	fba0 ec02 	umull	lr, ip, r0, r2
 80009de:	4564      	cmp	r4, ip
 80009e0:	4673      	mov	r3, lr
 80009e2:	46e1      	mov	r9, ip
 80009e4:	d362      	bcc.n	8000aac <__udivmoddi4+0x2a8>
 80009e6:	d05f      	beq.n	8000aa8 <__udivmoddi4+0x2a4>
 80009e8:	b15d      	cbz	r5, 8000a02 <__udivmoddi4+0x1fe>
 80009ea:	ebb8 0203 	subs.w	r2, r8, r3
 80009ee:	eb64 0409 	sbc.w	r4, r4, r9
 80009f2:	fa04 f606 	lsl.w	r6, r4, r6
 80009f6:	fa22 f301 	lsr.w	r3, r2, r1
 80009fa:	431e      	orrs	r6, r3
 80009fc:	40cc      	lsrs	r4, r1
 80009fe:	e9c5 6400 	strd	r6, r4, [r5]
 8000a02:	2100      	movs	r1, #0
 8000a04:	e74f      	b.n	80008a6 <__udivmoddi4+0xa2>
 8000a06:	fbb1 fcf2 	udiv	ip, r1, r2
 8000a0a:	0c01      	lsrs	r1, r0, #16
 8000a0c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a10:	b280      	uxth	r0, r0
 8000a12:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a16:	463b      	mov	r3, r7
 8000a18:	4638      	mov	r0, r7
 8000a1a:	463c      	mov	r4, r7
 8000a1c:	46b8      	mov	r8, r7
 8000a1e:	46be      	mov	lr, r7
 8000a20:	2620      	movs	r6, #32
 8000a22:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a26:	eba2 0208 	sub.w	r2, r2, r8
 8000a2a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a2e:	e766      	b.n	80008fe <__udivmoddi4+0xfa>
 8000a30:	4601      	mov	r1, r0
 8000a32:	e718      	b.n	8000866 <__udivmoddi4+0x62>
 8000a34:	4610      	mov	r0, r2
 8000a36:	e72c      	b.n	8000892 <__udivmoddi4+0x8e>
 8000a38:	f1c6 0220 	rsb	r2, r6, #32
 8000a3c:	fa2e f302 	lsr.w	r3, lr, r2
 8000a40:	40b7      	lsls	r7, r6
 8000a42:	40b1      	lsls	r1, r6
 8000a44:	fa20 f202 	lsr.w	r2, r0, r2
 8000a48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a4c:	430a      	orrs	r2, r1
 8000a4e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a52:	b2bc      	uxth	r4, r7
 8000a54:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a58:	0c11      	lsrs	r1, r2, #16
 8000a5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a5e:	fb08 f904 	mul.w	r9, r8, r4
 8000a62:	40b0      	lsls	r0, r6
 8000a64:	4589      	cmp	r9, r1
 8000a66:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a6a:	b280      	uxth	r0, r0
 8000a6c:	d93e      	bls.n	8000aec <__udivmoddi4+0x2e8>
 8000a6e:	1879      	adds	r1, r7, r1
 8000a70:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000a74:	d201      	bcs.n	8000a7a <__udivmoddi4+0x276>
 8000a76:	4589      	cmp	r9, r1
 8000a78:	d81f      	bhi.n	8000aba <__udivmoddi4+0x2b6>
 8000a7a:	eba1 0109 	sub.w	r1, r1, r9
 8000a7e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a82:	fb09 f804 	mul.w	r8, r9, r4
 8000a86:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a8a:	b292      	uxth	r2, r2
 8000a8c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a90:	4542      	cmp	r2, r8
 8000a92:	d229      	bcs.n	8000ae8 <__udivmoddi4+0x2e4>
 8000a94:	18ba      	adds	r2, r7, r2
 8000a96:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000a9a:	d2c4      	bcs.n	8000a26 <__udivmoddi4+0x222>
 8000a9c:	4542      	cmp	r2, r8
 8000a9e:	d2c2      	bcs.n	8000a26 <__udivmoddi4+0x222>
 8000aa0:	f1a9 0102 	sub.w	r1, r9, #2
 8000aa4:	443a      	add	r2, r7
 8000aa6:	e7be      	b.n	8000a26 <__udivmoddi4+0x222>
 8000aa8:	45f0      	cmp	r8, lr
 8000aaa:	d29d      	bcs.n	80009e8 <__udivmoddi4+0x1e4>
 8000aac:	ebbe 0302 	subs.w	r3, lr, r2
 8000ab0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ab4:	3801      	subs	r0, #1
 8000ab6:	46e1      	mov	r9, ip
 8000ab8:	e796      	b.n	80009e8 <__udivmoddi4+0x1e4>
 8000aba:	eba7 0909 	sub.w	r9, r7, r9
 8000abe:	4449      	add	r1, r9
 8000ac0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ac4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ac8:	fb09 f804 	mul.w	r8, r9, r4
 8000acc:	e7db      	b.n	8000a86 <__udivmoddi4+0x282>
 8000ace:	4673      	mov	r3, lr
 8000ad0:	e77f      	b.n	80009d2 <__udivmoddi4+0x1ce>
 8000ad2:	4650      	mov	r0, sl
 8000ad4:	e766      	b.n	80009a4 <__udivmoddi4+0x1a0>
 8000ad6:	4608      	mov	r0, r1
 8000ad8:	e6fd      	b.n	80008d6 <__udivmoddi4+0xd2>
 8000ada:	443b      	add	r3, r7
 8000adc:	3a02      	subs	r2, #2
 8000ade:	e733      	b.n	8000948 <__udivmoddi4+0x144>
 8000ae0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ae4:	443b      	add	r3, r7
 8000ae6:	e71c      	b.n	8000922 <__udivmoddi4+0x11e>
 8000ae8:	4649      	mov	r1, r9
 8000aea:	e79c      	b.n	8000a26 <__udivmoddi4+0x222>
 8000aec:	eba1 0109 	sub.w	r1, r1, r9
 8000af0:	46c4      	mov	ip, r8
 8000af2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000af6:	fb09 f804 	mul.w	r8, r9, r4
 8000afa:	e7c4      	b.n	8000a86 <__udivmoddi4+0x282>

08000afc <__aeabi_idiv0>:
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <Get_CRC16_Check_Sum>:
/*
** Descriptions: CRC16 checksum function
** Input: Data to check,Stream length, initialized checksum
** Output: CRC checksum
*/
uint16_t Get_CRC16_Check_Sum(uint8_t *pchMessage, uint32_t dwLength, uint16_t wCRC){
 8000b00:	b480      	push	{r7}
 8000b02:	b087      	sub	sp, #28
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	60f8      	str	r0, [r7, #12]
 8000b08:	60b9      	str	r1, [r7, #8]
 8000b0a:	4613      	mov	r3, r2
 8000b0c:	80fb      	strh	r3, [r7, #6]
	uint8_t chData;

	if (pchMessage == NULL){
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d116      	bne.n	8000b42 <Get_CRC16_Check_Sum+0x42>
		return 0xFFFF;
 8000b14:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b18:	e017      	b.n	8000b4a <Get_CRC16_Check_Sum+0x4a>
	}

	while(dwLength>0){
		chData = *pchMessage++;
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	1c5a      	adds	r2, r3, #1
 8000b1e:	60fa      	str	r2, [r7, #12]
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	75fb      	strb	r3, [r7, #23]
		(wCRC) = ((uint16_t)(wCRC) >> 8) ^ wCRC_Table[((uint16_t)(wCRC) ^ (uint16_t)(chData)) & 0x00ff];
 8000b24:	88fb      	ldrh	r3, [r7, #6]
 8000b26:	0a1b      	lsrs	r3, r3, #8
 8000b28:	b29a      	uxth	r2, r3
 8000b2a:	88f9      	ldrh	r1, [r7, #6]
 8000b2c:	7dfb      	ldrb	r3, [r7, #23]
 8000b2e:	404b      	eors	r3, r1
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	4909      	ldr	r1, [pc, #36]	@ (8000b58 <Get_CRC16_Check_Sum+0x58>)
 8000b34:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000b38:	4053      	eors	r3, r2
 8000b3a:	80fb      	strh	r3, [r7, #6]
		dwLength--;
 8000b3c:	68bb      	ldr	r3, [r7, #8]
 8000b3e:	3b01      	subs	r3, #1
 8000b40:	60bb      	str	r3, [r7, #8]
	while(dwLength>0){
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d1e8      	bne.n	8000b1a <Get_CRC16_Check_Sum+0x1a>
	}

	return wCRC;
 8000b48:	88fb      	ldrh	r3, [r7, #6]
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	371c      	adds	r7, #28
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop
 8000b58:	080079cc 	.word	0x080079cc

08000b5c <HAL_UARTEx_RxEventCallback>:
/*
** Descriptions: is triggered on recieve
** Input: Data to CRC and append,Stream length = Data + checksum
** Output: True or False (CRC Verify Result)
*/
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8000b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b60:	b0af      	sub	sp, #188	@ 0xbc
 8000b62:	af12      	add	r7, sp, #72	@ 0x48
 8000b64:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8000b66:	460b      	mov	r3, r1
 8000b68:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8000b6a:	466b      	mov	r3, sp
 8000b6c:	607b      	str	r3, [r7, #4]

	//write uart to RxBuff until idle state
	HAL_UARTEx_ReceiveToIdle_DMA(huart, RxBuff, 256);
 8000b6e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b72:	49b7      	ldr	r1, [pc, #732]	@ (8000e50 <HAL_UARTEx_RxEventCallback+0x2f4>)
 8000b74:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000b76:	f005 fdd9 	bl	800672c <HAL_UARTEx_ReceiveToIdle_DMA>
	UART_RxEventCallback_RM25Passthrough(huart,RxBuff);
 8000b7a:	49b5      	ldr	r1, [pc, #724]	@ (8000e50 <HAL_UARTEx_RxEventCallback+0x2f4>)
 8000b7c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000b7e:	f001 fa0e 	bl	8001f9e <UART_RxEventCallback_RM25Passthrough>
	//parse frame information
	uint16_t cmd_id = ((uint16_t) RxBuff[6] << 8) | RxBuff[5];
 8000b82:	4bb3      	ldr	r3, [pc, #716]	@ (8000e50 <HAL_UARTEx_RxEventCallback+0x2f4>)
 8000b84:	799b      	ldrb	r3, [r3, #6]
 8000b86:	b21b      	sxth	r3, r3
 8000b88:	021b      	lsls	r3, r3, #8
 8000b8a:	b21a      	sxth	r2, r3
 8000b8c:	4bb0      	ldr	r3, [pc, #704]	@ (8000e50 <HAL_UARTEx_RxEventCallback+0x2f4>)
 8000b8e:	795b      	ldrb	r3, [r3, #5]
 8000b90:	b21b      	sxth	r3, r3
 8000b92:	4313      	orrs	r3, r2
 8000b94:	b21b      	sxth	r3, r3
 8000b96:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
	uint16_t data_length = ((uint16_t) RxBuff[2] << 8) | RxBuff[1];
 8000b9a:	4bad      	ldr	r3, [pc, #692]	@ (8000e50 <HAL_UARTEx_RxEventCallback+0x2f4>)
 8000b9c:	789b      	ldrb	r3, [r3, #2]
 8000b9e:	b21b      	sxth	r3, r3
 8000ba0:	021b      	lsls	r3, r3, #8
 8000ba2:	b21a      	sxth	r2, r3
 8000ba4:	4baa      	ldr	r3, [pc, #680]	@ (8000e50 <HAL_UARTEx_RxEventCallback+0x2f4>)
 8000ba6:	785b      	ldrb	r3, [r3, #1]
 8000ba8:	b21b      	sxth	r3, r3
 8000baa:	4313      	orrs	r3, r2
 8000bac:	b21b      	sxth	r3, r3
 8000bae:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
	uint16_t CRC16 = ((uint16_t) RxBuff[data_length+8] << 8) | RxBuff[data_length+7];
 8000bb2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8000bb6:	3308      	adds	r3, #8
 8000bb8:	4aa5      	ldr	r2, [pc, #660]	@ (8000e50 <HAL_UARTEx_RxEventCallback+0x2f4>)
 8000bba:	5cd3      	ldrb	r3, [r2, r3]
 8000bbc:	b21b      	sxth	r3, r3
 8000bbe:	021b      	lsls	r3, r3, #8
 8000bc0:	b21a      	sxth	r2, r3
 8000bc2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8000bc6:	3307      	adds	r3, #7
 8000bc8:	49a1      	ldr	r1, [pc, #644]	@ (8000e50 <HAL_UARTEx_RxEventCallback+0x2f4>)
 8000bca:	5ccb      	ldrb	r3, [r1, r3]
 8000bcc:	b21b      	sxth	r3, r3
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	b21b      	sxth	r3, r3
 8000bd2:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68

	//fills transmissionBuffer array with transmission bytes without CRC16
	uint8_t transmissionBuff[data_length+7];
 8000bd6:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8000bda:	1dd9      	adds	r1, r3, #7
 8000bdc:	1e4b      	subs	r3, r1, #1
 8000bde:	667b      	str	r3, [r7, #100]	@ 0x64
 8000be0:	460a      	mov	r2, r1
 8000be2:	2300      	movs	r3, #0
 8000be4:	633a      	str	r2, [r7, #48]	@ 0x30
 8000be6:	637b      	str	r3, [r7, #52]	@ 0x34
 8000be8:	f04f 0200 	mov.w	r2, #0
 8000bec:	f04f 0300 	mov.w	r3, #0
 8000bf0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000bf2:	00c3      	lsls	r3, r0, #3
 8000bf4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000bf6:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000bfa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000bfc:	00c2      	lsls	r2, r0, #3
 8000bfe:	460a      	mov	r2, r1
 8000c00:	2300      	movs	r3, #0
 8000c02:	4692      	mov	sl, r2
 8000c04:	469b      	mov	fp, r3
 8000c06:	f04f 0200 	mov.w	r2, #0
 8000c0a:	f04f 0300 	mov.w	r3, #0
 8000c0e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000c12:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000c16:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000c1a:	460b      	mov	r3, r1
 8000c1c:	3307      	adds	r3, #7
 8000c1e:	08db      	lsrs	r3, r3, #3
 8000c20:	00db      	lsls	r3, r3, #3
 8000c22:	ebad 0d03 	sub.w	sp, sp, r3
 8000c26:	ab12      	add	r3, sp, #72	@ 0x48
 8000c28:	3300      	adds	r3, #0
 8000c2a:	663b      	str	r3, [r7, #96]	@ 0x60
	for(uint16_t i = 0; i<data_length+7;i++){
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8000c32:	e00c      	b.n	8000c4e <HAL_UARTEx_RxEventCallback+0xf2>
		transmissionBuff[i] = RxBuff[i];
 8000c34:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 8000c38:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8000c3c:	4984      	ldr	r1, [pc, #528]	@ (8000e50 <HAL_UARTEx_RxEventCallback+0x2f4>)
 8000c3e:	5c89      	ldrb	r1, [r1, r2]
 8000c40:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000c42:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i = 0; i<data_length+7;i++){
 8000c44:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8000c48:	3301      	adds	r3, #1
 8000c4a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8000c4e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8000c52:	1d9a      	adds	r2, r3, #6
 8000c54:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8000c58:	429a      	cmp	r2, r3
 8000c5a:	daeb      	bge.n	8000c34 <HAL_UARTEx_RxEventCallback+0xd8>
	}

	uint16_t expected_CRC16 = Get_CRC16_Check_Sum(transmissionBuff,data_length+7, CRC_INIT);
 8000c5c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8000c60:	3307      	adds	r3, #7
 8000c62:	4619      	mov	r1, r3
 8000c64:	4b7b      	ldr	r3, [pc, #492]	@ (8000e54 <HAL_UARTEx_RxEventCallback+0x2f8>)
 8000c66:	881b      	ldrh	r3, [r3, #0]
 8000c68:	461a      	mov	r2, r3
 8000c6a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8000c6c:	f7ff ff48 	bl	8000b00 <Get_CRC16_Check_Sum>
 8000c70:	4603      	mov	r3, r0
 8000c72:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e


	if(expected_CRC16 == CRC16){
 8000c76:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 8000c7a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8000c7e:	429a      	cmp	r2, r3
 8000c80:	f040 87b7 	bne.w	8001bf2 <HAL_UARTEx_RxEventCallback+0x1096>
 8000c84:	466b      	mov	r3, sp
 8000c86:	469a      	mov	sl, r3
		//seperate data
		uint8_t data[data_length];
 8000c88:	f8b7 106a 	ldrh.w	r1, [r7, #106]	@ 0x6a
 8000c8c:	460b      	mov	r3, r1
 8000c8e:	3b01      	subs	r3, #1
 8000c90:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000c92:	b28b      	uxth	r3, r1
 8000c94:	2200      	movs	r2, #0
 8000c96:	4698      	mov	r8, r3
 8000c98:	4691      	mov	r9, r2
 8000c9a:	f04f 0200 	mov.w	r2, #0
 8000c9e:	f04f 0300 	mov.w	r3, #0
 8000ca2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000ca6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000caa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000cae:	b28b      	uxth	r3, r1
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	461c      	mov	r4, r3
 8000cb4:	4615      	mov	r5, r2
 8000cb6:	f04f 0200 	mov.w	r2, #0
 8000cba:	f04f 0300 	mov.w	r3, #0
 8000cbe:	00eb      	lsls	r3, r5, #3
 8000cc0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000cc4:	00e2      	lsls	r2, r4, #3
 8000cc6:	460b      	mov	r3, r1
 8000cc8:	3307      	adds	r3, #7
 8000cca:	08db      	lsrs	r3, r3, #3
 8000ccc:	00db      	lsls	r3, r3, #3
 8000cce:	ebad 0d03 	sub.w	sp, sp, r3
 8000cd2:	ab12      	add	r3, sp, #72	@ 0x48
 8000cd4:	3300      	adds	r3, #0
 8000cd6:	657b      	str	r3, [r7, #84]	@ 0x54
		memcpy(data,&RxBuff[7],data_length);
 8000cd8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8000cdc:	461a      	mov	r2, r3
 8000cde:	495e      	ldr	r1, [pc, #376]	@ (8000e58 <HAL_UARTEx_RxEventCallback+0x2fc>)
 8000ce0:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8000ce2:	f006 fe55 	bl	8007990 <memcpy>

		switch (cmd_id) {
 8000ce6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8000cea:	f240 4201 	movw	r2, #1025	@ 0x401
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	f000 8772 	beq.w	8001bd8 <HAL_UARTEx_RxEventCallback+0x107c>
 8000cf4:	f240 4201 	movw	r2, #1025	@ 0x401
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	f300 8779 	bgt.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
 8000cfe:	f5b3 7f42 	cmp.w	r3, #776	@ 0x308
 8000d02:	f280 8775 	bge.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
 8000d06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000d0a:	dc1c      	bgt.n	8000d46 <HAL_UARTEx_RxEventCallback+0x1ea>
 8000d0c:	f240 220e 	movw	r2, #526	@ 0x20e
 8000d10:	4293      	cmp	r3, r2
 8000d12:	f300 876d 	bgt.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
 8000d16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000d1a:	dc2b      	bgt.n	8000d74 <HAL_UARTEx_RxEventCallback+0x218>
 8000d1c:	f5b3 7f91 	cmp.w	r3, #290	@ 0x122
 8000d20:	f280 8766 	bge.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
 8000d24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000d28:	dc48      	bgt.n	8000dbc <HAL_UARTEx_RxEventCallback+0x260>
 8000d2a:	2b03      	cmp	r3, #3
 8000d2c:	f000 80db 	beq.w	8000ee6 <HAL_UARTEx_RxEventCallback+0x38a>
 8000d30:	2b03      	cmp	r3, #3
 8000d32:	f300 875d 	bgt.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
 8000d36:	2b01      	cmp	r3, #1
 8000d38:	f000 8090 	beq.w	8000e5c <HAL_UARTEx_RxEventCallback+0x300>
 8000d3c:	2b02      	cmp	r3, #2
 8000d3e:	f000 80c7 	beq.w	8000ed0 <HAL_UARTEx_RxEventCallback+0x374>
 8000d42:	f000 bf55 	b.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
 8000d46:	f2a3 3301 	subw	r3, r3, #769	@ 0x301
 8000d4a:	2b06      	cmp	r3, #6
 8000d4c:	f200 8750 	bhi.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
 8000d50:	a201      	add	r2, pc, #4	@ (adr r2, 8000d58 <HAL_UARTEx_RxEventCallback+0x1fc>)
 8000d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d56:	bf00      	nop
 8000d58:	08001bf1 	.word	0x08001bf1
 8000d5c:	08001835 	.word	0x08001835
 8000d60:	0800185b 	.word	0x0800185b
 8000d64:	080018c9 	.word	0x080018c9
 8000d68:	08001bf1 	.word	0x08001bf1
 8000d6c:	08001bf1 	.word	0x08001bf1
 8000d70:	08001b25 	.word	0x08001b25
 8000d74:	f2a3 2301 	subw	r3, r3, #513	@ 0x201
 8000d78:	2b0d      	cmp	r3, #13
 8000d7a:	f200 8739 	bhi.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
 8000d7e:	a201      	add	r2, pc, #4	@ (adr r2, 8000d84 <HAL_UARTEx_RxEventCallback+0x228>)
 8000d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d84:	08001205 	.word	0x08001205
 8000d88:	08001313 	.word	0x08001313
 8000d8c:	0800135b 	.word	0x0800135b
 8000d90:	0800139f 	.word	0x0800139f
 8000d94:	08001bf1 	.word	0x08001bf1
 8000d98:	08001401 	.word	0x08001401
 8000d9c:	0800143f 	.word	0x0800143f
 8000da0:	0800149d 	.word	0x0800149d
 8000da4:	080014d3 	.word	0x080014d3
 8000da8:	080014e9 	.word	0x080014e9
 8000dac:	0800151d 	.word	0x0800151d
 8000db0:	080015d5 	.word	0x080015d5
 8000db4:	08001675 	.word	0x08001675
 8000db8:	080017f7 	.word	0x080017f7
 8000dbc:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 8000dc0:	2b20      	cmp	r3, #32
 8000dc2:	f200 8715 	bhi.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
 8000dc6:	a201      	add	r2, pc, #4	@ (adr r2, 8000dcc <HAL_UARTEx_RxEventCallback+0x270>)
 8000dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dcc:	08001009 	.word	0x08001009
 8000dd0:	08001bf1 	.word	0x08001bf1
 8000dd4:	08001bf1 	.word	0x08001bf1
 8000dd8:	08001165 	.word	0x08001165
 8000ddc:	08001197 	.word	0x08001197
 8000de0:	08001bf1 	.word	0x08001bf1
 8000de4:	08001bf1 	.word	0x08001bf1
 8000de8:	08001bf1 	.word	0x08001bf1
 8000dec:	08001bf1 	.word	0x08001bf1
 8000df0:	08001bf1 	.word	0x08001bf1
 8000df4:	08001bf1 	.word	0x08001bf1
 8000df8:	08001bf1 	.word	0x08001bf1
 8000dfc:	08001bf1 	.word	0x08001bf1
 8000e00:	08001bf1 	.word	0x08001bf1
 8000e04:	08001bf1 	.word	0x08001bf1
 8000e08:	08001bf1 	.word	0x08001bf1
 8000e0c:	08001bf1 	.word	0x08001bf1
 8000e10:	08001bf1 	.word	0x08001bf1
 8000e14:	08001bf1 	.word	0x08001bf1
 8000e18:	08001bf1 	.word	0x08001bf1
 8000e1c:	08001bf1 	.word	0x08001bf1
 8000e20:	08001bf1 	.word	0x08001bf1
 8000e24:	08001bf1 	.word	0x08001bf1
 8000e28:	08001bf1 	.word	0x08001bf1
 8000e2c:	08001bf1 	.word	0x08001bf1
 8000e30:	08001bf1 	.word	0x08001bf1
 8000e34:	08001bf1 	.word	0x08001bf1
 8000e38:	08001bf1 	.word	0x08001bf1
 8000e3c:	08001bf1 	.word	0x08001bf1
 8000e40:	08001bf1 	.word	0x08001bf1
 8000e44:	08001bf1 	.word	0x08001bf1
 8000e48:	08001bf1 	.word	0x08001bf1
 8000e4c:	08001bf1 	.word	0x08001bf1
 8000e50:	2000002c 	.word	0x2000002c
 8000e54:	20000000 	.word	0x20000000
 8000e58:	20000033 	.word	0x20000033
			case GAME_STATUS_HEADER : {
				game_status.game_type = UART_RM25_getBits(data[0],0,4);
 8000e5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	2204      	movs	r2, #4
 8000e62:	2100      	movs	r1, #0
 8000e64:	4618      	mov	r0, r3
 8000e66:	f000 fed3 	bl	8001c10 <UART_RM25_getBits>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	461a      	mov	r2, r3
 8000e6e:	4b63      	ldr	r3, [pc, #396]	@ (8000ffc <HAL_UARTEx_RxEventCallback+0x4a0>)
 8000e70:	701a      	strb	r2, [r3, #0]
				game_status.current_stage = UART_RM25_getBits(data[0],4,4);
 8000e72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	2204      	movs	r2, #4
 8000e78:	2104      	movs	r1, #4
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f000 fec8 	bl	8001c10 <UART_RM25_getBits>
 8000e80:	4603      	mov	r3, r0
 8000e82:	461a      	mov	r2, r3
 8000e84:	4b5d      	ldr	r3, [pc, #372]	@ (8000ffc <HAL_UARTEx_RxEventCallback+0x4a0>)
 8000e86:	705a      	strb	r2, [r3, #1]
				memcpy(&game_status.stage_remain_time,&data[1],2);
 8000e88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	881b      	ldrh	r3, [r3, #0]
 8000e8e:	b29a      	uxth	r2, r3
 8000e90:	4b5a      	ldr	r3, [pc, #360]	@ (8000ffc <HAL_UARTEx_RxEventCallback+0x4a0>)
 8000e92:	809a      	strh	r2, [r3, #4]
				memcpy(&game_status.SyncTimeStamp,&data[3],8);
 8000e94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e96:	3303      	adds	r3, #3
 8000e98:	681a      	ldr	r2, [r3, #0]
 8000e9a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ea0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000ea4:	4955      	ldr	r1, [pc, #340]	@ (8000ffc <HAL_UARTEx_RxEventCallback+0x4a0>)
 8000ea6:	e9c1 2302 	strd	r2, r3, [r1, #8]
				GAME_STATUS_RxEventCallback(game_status.game_type,game_status.current_stage,game_status.game_progress,game_status.stage_remain_time,game_status.SyncTimeStamp);
 8000eaa:	4b54      	ldr	r3, [pc, #336]	@ (8000ffc <HAL_UARTEx_RxEventCallback+0x4a0>)
 8000eac:	7818      	ldrb	r0, [r3, #0]
 8000eae:	4b53      	ldr	r3, [pc, #332]	@ (8000ffc <HAL_UARTEx_RxEventCallback+0x4a0>)
 8000eb0:	7859      	ldrb	r1, [r3, #1]
 8000eb2:	4b52      	ldr	r3, [pc, #328]	@ (8000ffc <HAL_UARTEx_RxEventCallback+0x4a0>)
 8000eb4:	789c      	ldrb	r4, [r3, #2]
 8000eb6:	4b51      	ldr	r3, [pc, #324]	@ (8000ffc <HAL_UARTEx_RxEventCallback+0x4a0>)
 8000eb8:	889d      	ldrh	r5, [r3, #4]
 8000eba:	4b50      	ldr	r3, [pc, #320]	@ (8000ffc <HAL_UARTEx_RxEventCallback+0x4a0>)
 8000ebc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000ec0:	e9cd 2300 	strd	r2, r3, [sp]
 8000ec4:	462b      	mov	r3, r5
 8000ec6:	4622      	mov	r2, r4
 8000ec8:	f000 fecf 	bl	8001c6a <GAME_STATUS_RxEventCallback>
				break;
 8000ecc:	f000 be90 	b.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
			}
			case GAME_RESULT_HEADER : {
				game_result.winner=data[0];
 8000ed0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ed2:	781a      	ldrb	r2, [r3, #0]
 8000ed4:	4b4a      	ldr	r3, [pc, #296]	@ (8001000 <HAL_UARTEx_RxEventCallback+0x4a4>)
 8000ed6:	701a      	strb	r2, [r3, #0]
				GAME_RESULT_RxEventCallback(game_result.winner);
 8000ed8:	4b49      	ldr	r3, [pc, #292]	@ (8001000 <HAL_UARTEx_RxEventCallback+0x4a4>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	4618      	mov	r0, r3
 8000ede:	f000 fed8 	bl	8001c92 <GAME_RESULT_RxEventCallback>
				break;
 8000ee2:	f000 be85 	b.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
			}
			case ROBOT_HP_HEADER : {
				memcpy(&robot_HP.red_1_robot_HP,&data[0],2);
 8000ee6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ee8:	881b      	ldrh	r3, [r3, #0]
 8000eea:	b29a      	uxth	r2, r3
 8000eec:	4b45      	ldr	r3, [pc, #276]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000eee:	801a      	strh	r2, [r3, #0]
				memcpy(&robot_HP.red_2_robot_HP,&data[2],2);
 8000ef0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ef2:	3302      	adds	r3, #2
 8000ef4:	881b      	ldrh	r3, [r3, #0]
 8000ef6:	b29a      	uxth	r2, r3
 8000ef8:	4b42      	ldr	r3, [pc, #264]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000efa:	805a      	strh	r2, [r3, #2]
				memcpy(&robot_HP.red_3_robot_HP,&data[4],2);
 8000efc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000efe:	3304      	adds	r3, #4
 8000f00:	881b      	ldrh	r3, [r3, #0]
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	4b3f      	ldr	r3, [pc, #252]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000f06:	809a      	strh	r2, [r3, #4]
				memcpy(&robot_HP.red_4_robot_HP,&data[6],2);
 8000f08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f0a:	3306      	adds	r3, #6
 8000f0c:	881b      	ldrh	r3, [r3, #0]
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	4b3c      	ldr	r3, [pc, #240]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000f12:	80da      	strh	r2, [r3, #6]
				memcpy(&robot_HP.red_7_robot_HP,&data[10],2);
 8000f14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f16:	330a      	adds	r3, #10
 8000f18:	881b      	ldrh	r3, [r3, #0]
 8000f1a:	b29a      	uxth	r2, r3
 8000f1c:	4b39      	ldr	r3, [pc, #228]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000f1e:	811a      	strh	r2, [r3, #8]
				memcpy(&robot_HP.red_outpost_HP,&data[12],2);
 8000f20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f22:	330c      	adds	r3, #12
 8000f24:	881b      	ldrh	r3, [r3, #0]
 8000f26:	b29a      	uxth	r2, r3
 8000f28:	4b36      	ldr	r3, [pc, #216]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000f2a:	815a      	strh	r2, [r3, #10]
				memcpy(&robot_HP.red_base_HP,&data[14],2);
 8000f2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f2e:	330e      	adds	r3, #14
 8000f30:	881b      	ldrh	r3, [r3, #0]
 8000f32:	b29a      	uxth	r2, r3
 8000f34:	4b33      	ldr	r3, [pc, #204]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000f36:	819a      	strh	r2, [r3, #12]
				memcpy(&robot_HP.blue_1_robot_HP,&data[16],2);
 8000f38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f3a:	3310      	adds	r3, #16
 8000f3c:	881b      	ldrh	r3, [r3, #0]
 8000f3e:	b29a      	uxth	r2, r3
 8000f40:	4b30      	ldr	r3, [pc, #192]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000f42:	81da      	strh	r2, [r3, #14]
				memcpy(&robot_HP.blue_2_robot_HP,&data[18],2);
 8000f44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f46:	3312      	adds	r3, #18
 8000f48:	881b      	ldrh	r3, [r3, #0]
 8000f4a:	b29a      	uxth	r2, r3
 8000f4c:	4b2d      	ldr	r3, [pc, #180]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000f4e:	821a      	strh	r2, [r3, #16]
				memcpy(&robot_HP.blue_3_robot_HP,&data[20],2);
 8000f50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f52:	3314      	adds	r3, #20
 8000f54:	881b      	ldrh	r3, [r3, #0]
 8000f56:	b29a      	uxth	r2, r3
 8000f58:	4b2a      	ldr	r3, [pc, #168]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000f5a:	825a      	strh	r2, [r3, #18]
				memcpy(&robot_HP.blue_4_robot_HP,&data[22],2);
 8000f5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f5e:	3316      	adds	r3, #22
 8000f60:	881b      	ldrh	r3, [r3, #0]
 8000f62:	b29a      	uxth	r2, r3
 8000f64:	4b27      	ldr	r3, [pc, #156]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000f66:	829a      	strh	r2, [r3, #20]
				memcpy(&robot_HP.blue_7_robot_HP,&data[26],2);
 8000f68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f6a:	331a      	adds	r3, #26
 8000f6c:	881b      	ldrh	r3, [r3, #0]
 8000f6e:	b29a      	uxth	r2, r3
 8000f70:	4b24      	ldr	r3, [pc, #144]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000f72:	82da      	strh	r2, [r3, #22]
				memcpy(&robot_HP.blue_outpost_HP,&data[28],2);
 8000f74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f76:	331c      	adds	r3, #28
 8000f78:	881b      	ldrh	r3, [r3, #0]
 8000f7a:	b29a      	uxth	r2, r3
 8000f7c:	4b21      	ldr	r3, [pc, #132]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000f7e:	831a      	strh	r2, [r3, #24]
				memcpy(&robot_HP.blue_base_HP,&data[30],2);
 8000f80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f82:	331e      	adds	r3, #30
 8000f84:	881b      	ldrh	r3, [r3, #0]
 8000f86:	b29a      	uxth	r2, r3
 8000f88:	4b1e      	ldr	r3, [pc, #120]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000f8a:	835a      	strh	r2, [r3, #26]
				ROBOT_HP_HEADER_RxEventCallback(robot_HP.red_1_robot_HP, robot_HP.red_2_robot_HP, robot_HP.red_3_robot_HP, robot_HP.red_4_robot_HP, robot_HP.red_7_robot_HP, robot_HP.red_outpost_HP, robot_HP.red_base_HP, robot_HP.blue_1_robot_HP, robot_HP.blue_2_robot_HP, robot_HP.blue_3_robot_HP, robot_HP.blue_4_robot_HP, robot_HP.blue_7_robot_HP, robot_HP.blue_outpost_HP, robot_HP.blue_base_HP);
 8000f8c:	4b1d      	ldr	r3, [pc, #116]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000f8e:	f8b3 c000 	ldrh.w	ip, [r3]
 8000f92:	4b1c      	ldr	r3, [pc, #112]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000f94:	f8b3 e002 	ldrh.w	lr, [r3, #2]
 8000f98:	4b1a      	ldr	r3, [pc, #104]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000f9a:	f8b3 8004 	ldrh.w	r8, [r3, #4]
 8000f9e:	4b19      	ldr	r3, [pc, #100]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000fa0:	f8b3 9006 	ldrh.w	r9, [r3, #6]
 8000fa4:	4b17      	ldr	r3, [pc, #92]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000fa6:	8918      	ldrh	r0, [r3, #8]
 8000fa8:	4b16      	ldr	r3, [pc, #88]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000faa:	895c      	ldrh	r4, [r3, #10]
 8000fac:	4b15      	ldr	r3, [pc, #84]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000fae:	899d      	ldrh	r5, [r3, #12]
 8000fb0:	4b14      	ldr	r3, [pc, #80]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000fb2:	89de      	ldrh	r6, [r3, #14]
 8000fb4:	4b13      	ldr	r3, [pc, #76]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000fb6:	8a1b      	ldrh	r3, [r3, #16]
 8000fb8:	633b      	str	r3, [r7, #48]	@ 0x30
 8000fba:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000fbc:	8a5a      	ldrh	r2, [r3, #18]
 8000fbe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8000fc0:	4b10      	ldr	r3, [pc, #64]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000fc2:	8a99      	ldrh	r1, [r3, #20]
 8000fc4:	6279      	str	r1, [r7, #36]	@ 0x24
 8000fc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000fc8:	8ad9      	ldrh	r1, [r3, #22]
 8000fca:	4b0e      	ldr	r3, [pc, #56]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000fcc:	8b1a      	ldrh	r2, [r3, #24]
 8000fce:	4b0d      	ldr	r3, [pc, #52]	@ (8001004 <HAL_UARTEx_RxEventCallback+0x4a8>)
 8000fd0:	8b5b      	ldrh	r3, [r3, #26]
 8000fd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8000fd4:	9208      	str	r2, [sp, #32]
 8000fd6:	9107      	str	r1, [sp, #28]
 8000fd8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000fda:	9106      	str	r1, [sp, #24]
 8000fdc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000fde:	9205      	str	r2, [sp, #20]
 8000fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fe2:	9304      	str	r3, [sp, #16]
 8000fe4:	9603      	str	r6, [sp, #12]
 8000fe6:	9502      	str	r5, [sp, #8]
 8000fe8:	9401      	str	r4, [sp, #4]
 8000fea:	9000      	str	r0, [sp, #0]
 8000fec:	464b      	mov	r3, r9
 8000fee:	4642      	mov	r2, r8
 8000ff0:	4671      	mov	r1, lr
 8000ff2:	4660      	mov	r0, ip
 8000ff4:	f000 fe58 	bl	8001ca8 <ROBOT_HP_HEADER_RxEventCallback>
				break;
 8000ff8:	f000 bdfa 	b.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
 8000ffc:	20000130 	.word	0x20000130
 8001000:	20000140 	.word	0x20000140
 8001004:	20000144 	.word	0x20000144
			}
			case EVENT_DATA_HEADER : {
				event_data.resupply_zone_1 = UART_RM25_getBits(data[0],0,1);
 8001008:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	2201      	movs	r2, #1
 800100e:	2100      	movs	r1, #0
 8001010:	4618      	mov	r0, r3
 8001012:	f000 fdfd 	bl	8001c10 <UART_RM25_getBits>
 8001016:	4603      	mov	r3, r0
 8001018:	461a      	mov	r2, r3
 800101a:	4b77      	ldr	r3, [pc, #476]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 800101c:	701a      	strb	r2, [r3, #0]
				event_data.resupply_zone_2 = UART_RM25_getBits(data[0],1,1);
 800101e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	2201      	movs	r2, #1
 8001024:	2101      	movs	r1, #1
 8001026:	4618      	mov	r0, r3
 8001028:	f000 fdf2 	bl	8001c10 <UART_RM25_getBits>
 800102c:	4603      	mov	r3, r0
 800102e:	461a      	mov	r2, r3
 8001030:	4b71      	ldr	r3, [pc, #452]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 8001032:	705a      	strb	r2, [r3, #1]
				event_data.resupply_zone_3 = UART_RM25_getBits(data[0],2,1);
 8001034:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	2201      	movs	r2, #1
 800103a:	2102      	movs	r1, #2
 800103c:	4618      	mov	r0, r3
 800103e:	f000 fde7 	bl	8001c10 <UART_RM25_getBits>
 8001042:	4603      	mov	r3, r0
 8001044:	461a      	mov	r2, r3
 8001046:	4b6c      	ldr	r3, [pc, #432]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 8001048:	709a      	strb	r2, [r3, #2]
				event_data.small_power_rune = UART_RM25_getBits(data[0],3,1);
 800104a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2201      	movs	r2, #1
 8001050:	2103      	movs	r1, #3
 8001052:	4618      	mov	r0, r3
 8001054:	f000 fddc 	bl	8001c10 <UART_RM25_getBits>
 8001058:	4603      	mov	r3, r0
 800105a:	461a      	mov	r2, r3
 800105c:	4b66      	ldr	r3, [pc, #408]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 800105e:	70da      	strb	r2, [r3, #3]
				event_data.large_power_rune = UART_RM25_getBits(data[0],4,1);
 8001060:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	2201      	movs	r2, #1
 8001066:	2104      	movs	r1, #4
 8001068:	4618      	mov	r0, r3
 800106a:	f000 fdd1 	bl	8001c10 <UART_RM25_getBits>
 800106e:	4603      	mov	r3, r0
 8001070:	461a      	mov	r2, r3
 8001072:	4b61      	ldr	r3, [pc, #388]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 8001074:	711a      	strb	r2, [r3, #4]
				event_data.central_elevated_ground = UART_RM25_getBits(data[0],5,2);
 8001076:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2202      	movs	r2, #2
 800107c:	2105      	movs	r1, #5
 800107e:	4618      	mov	r0, r3
 8001080:	f000 fdc6 	bl	8001c10 <UART_RM25_getBits>
 8001084:	4603      	mov	r3, r0
 8001086:	461a      	mov	r2, r3
 8001088:	4b5b      	ldr	r3, [pc, #364]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 800108a:	715a      	strb	r2, [r3, #5]
				event_data.trapezoid_elevated_ground = UART_RM25_getBits(data[0],7,1) | (UART_RM25_getBits(data[1],0,1)<<1);
 800108c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2201      	movs	r2, #1
 8001092:	2107      	movs	r1, #7
 8001094:	4618      	mov	r0, r3
 8001096:	f000 fdbb 	bl	8001c10 <UART_RM25_getBits>
 800109a:	4603      	mov	r3, r0
 800109c:	b25c      	sxtb	r4, r3
 800109e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80010a0:	785b      	ldrb	r3, [r3, #1]
 80010a2:	2201      	movs	r2, #1
 80010a4:	2100      	movs	r1, #0
 80010a6:	4618      	mov	r0, r3
 80010a8:	f000 fdb2 	bl	8001c10 <UART_RM25_getBits>
 80010ac:	4603      	mov	r3, r0
 80010ae:	b25b      	sxtb	r3, r3
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	b25b      	sxtb	r3, r3
 80010b4:	4323      	orrs	r3, r4
 80010b6:	b25b      	sxtb	r3, r3
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	4b4f      	ldr	r3, [pc, #316]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 80010bc:	719a      	strb	r2, [r3, #6]
				uint8_t last_dart_hit[] = {UART_RM25_getBits(data[1],1,8),UART_RM25_getBits(data[2],0,2)};
 80010be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80010c0:	785b      	ldrb	r3, [r3, #1]
 80010c2:	2208      	movs	r2, #8
 80010c4:	2101      	movs	r1, #1
 80010c6:	4618      	mov	r0, r3
 80010c8:	f000 fda2 	bl	8001c10 <UART_RM25_getBits>
 80010cc:	4603      	mov	r3, r0
 80010ce:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
 80010d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80010d4:	789b      	ldrb	r3, [r3, #2]
 80010d6:	2202      	movs	r2, #2
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f000 fd98 	bl	8001c10 <UART_RM25_getBits>
 80010e0:	4603      	mov	r3, r0
 80010e2:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
				memcpy(&event_data.last_dart_hit,last_dart_hit,2);
 80010e6:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80010ea:	4b43      	ldr	r3, [pc, #268]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 80010ec:	811a      	strh	r2, [r3, #8]
				event_data.last_dart_hit_target = UART_RM25_getBits(data[2],2,3);
 80010ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80010f0:	789b      	ldrb	r3, [r3, #2]
 80010f2:	2203      	movs	r2, #3
 80010f4:	2102      	movs	r1, #2
 80010f6:	4618      	mov	r0, r3
 80010f8:	f000 fd8a 	bl	8001c10 <UART_RM25_getBits>
 80010fc:	4603      	mov	r3, r0
 80010fe:	461a      	mov	r2, r3
 8001100:	4b3d      	ldr	r3, [pc, #244]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 8001102:	729a      	strb	r2, [r3, #10]
				event_data.central_buff = UART_RM25_getBits(data[2],5,2);
 8001104:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001106:	789b      	ldrb	r3, [r3, #2]
 8001108:	2202      	movs	r2, #2
 800110a:	2105      	movs	r1, #5
 800110c:	4618      	mov	r0, r3
 800110e:	f000 fd7f 	bl	8001c10 <UART_RM25_getBits>
 8001112:	4603      	mov	r3, r0
 8001114:	461a      	mov	r2, r3
 8001116:	4b38      	ldr	r3, [pc, #224]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 8001118:	72da      	strb	r2, [r3, #11]
				EVENT_DATA_RxEventCallback(event_data.resupply_zone_1, event_data.resupply_zone_2, event_data.resupply_zone_3, event_data.small_power_rune, event_data.large_power_rune, event_data.central_elevated_ground, event_data.trapezoid_elevated_ground, event_data.last_dart_hit, event_data.last_dart_hit_target, event_data.central_buff);
 800111a:	4b37      	ldr	r3, [pc, #220]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 800111c:	781e      	ldrb	r6, [r3, #0]
 800111e:	4b36      	ldr	r3, [pc, #216]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 8001120:	f893 c001 	ldrb.w	ip, [r3, #1]
 8001124:	4b34      	ldr	r3, [pc, #208]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 8001126:	f893 e002 	ldrb.w	lr, [r3, #2]
 800112a:	4b33      	ldr	r3, [pc, #204]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 800112c:	f893 8003 	ldrb.w	r8, [r3, #3]
 8001130:	4b31      	ldr	r3, [pc, #196]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 8001132:	791b      	ldrb	r3, [r3, #4]
 8001134:	4a30      	ldr	r2, [pc, #192]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 8001136:	7952      	ldrb	r2, [r2, #5]
 8001138:	492f      	ldr	r1, [pc, #188]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 800113a:	7989      	ldrb	r1, [r1, #6]
 800113c:	482e      	ldr	r0, [pc, #184]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 800113e:	8900      	ldrh	r0, [r0, #8]
 8001140:	4c2d      	ldr	r4, [pc, #180]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 8001142:	7aa4      	ldrb	r4, [r4, #10]
 8001144:	4d2c      	ldr	r5, [pc, #176]	@ (80011f8 <HAL_UARTEx_RxEventCallback+0x69c>)
 8001146:	7aed      	ldrb	r5, [r5, #11]
 8001148:	9505      	str	r5, [sp, #20]
 800114a:	9404      	str	r4, [sp, #16]
 800114c:	9003      	str	r0, [sp, #12]
 800114e:	9102      	str	r1, [sp, #8]
 8001150:	9201      	str	r2, [sp, #4]
 8001152:	9300      	str	r3, [sp, #0]
 8001154:	4643      	mov	r3, r8
 8001156:	4672      	mov	r2, lr
 8001158:	4661      	mov	r1, ip
 800115a:	4630      	mov	r0, r6
 800115c:	f000 fdb8 	bl	8001cd0 <EVENT_DATA_RxEventCallback>
				break;
 8001160:	f000 bd46 	b.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
			}
			case REFEREE_WARNING_HEADER : {
				memcpy(&referee_warning.penalty,&data[0],1);
 8001164:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001166:	781a      	ldrb	r2, [r3, #0]
 8001168:	4b24      	ldr	r3, [pc, #144]	@ (80011fc <HAL_UARTEx_RxEventCallback+0x6a0>)
 800116a:	701a      	strb	r2, [r3, #0]
				memcpy(&referee_warning.offending_robot_id,&data[1],1);
 800116c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800116e:	3301      	adds	r3, #1
 8001170:	781a      	ldrb	r2, [r3, #0]
 8001172:	4b22      	ldr	r3, [pc, #136]	@ (80011fc <HAL_UARTEx_RxEventCallback+0x6a0>)
 8001174:	705a      	strb	r2, [r3, #1]
				memcpy(&referee_warning.count,&data[2],1);
 8001176:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001178:	3302      	adds	r3, #2
 800117a:	781a      	ldrb	r2, [r3, #0]
 800117c:	4b1f      	ldr	r3, [pc, #124]	@ (80011fc <HAL_UARTEx_RxEventCallback+0x6a0>)
 800117e:	709a      	strb	r2, [r3, #2]
				REFEREE_WARNING_RxEventCallback(referee_warning.penalty,referee_warning.offending_robot_id,referee_warning.count);
 8001180:	4b1e      	ldr	r3, [pc, #120]	@ (80011fc <HAL_UARTEx_RxEventCallback+0x6a0>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	4a1d      	ldr	r2, [pc, #116]	@ (80011fc <HAL_UARTEx_RxEventCallback+0x6a0>)
 8001186:	7851      	ldrb	r1, [r2, #1]
 8001188:	4a1c      	ldr	r2, [pc, #112]	@ (80011fc <HAL_UARTEx_RxEventCallback+0x6a0>)
 800118a:	7892      	ldrb	r2, [r2, #2]
 800118c:	4618      	mov	r0, r3
 800118e:	f000 fdb3 	bl	8001cf8 <REFEREE_WARNING_RxEventCallback>
				break;
 8001192:	f000 bd2d 	b.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
			}
			case DART_INFO_HEADER : {
				memcpy(&dart_info.dart_remaining_time,&data[0],1);
 8001196:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001198:	781a      	ldrb	r2, [r3, #0]
 800119a:	4b19      	ldr	r3, [pc, #100]	@ (8001200 <HAL_UARTEx_RxEventCallback+0x6a4>)
 800119c:	701a      	strb	r2, [r3, #0]
				dart_info.last_dart_hit_target = UART_RM25_getBits(data[1],0,3);
 800119e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80011a0:	785b      	ldrb	r3, [r3, #1]
 80011a2:	2203      	movs	r2, #3
 80011a4:	2100      	movs	r1, #0
 80011a6:	4618      	mov	r0, r3
 80011a8:	f000 fd32 	bl	8001c10 <UART_RM25_getBits>
 80011ac:	4603      	mov	r3, r0
 80011ae:	461a      	mov	r2, r3
 80011b0:	4b13      	ldr	r3, [pc, #76]	@ (8001200 <HAL_UARTEx_RxEventCallback+0x6a4>)
 80011b2:	705a      	strb	r2, [r3, #1]
				dart_info.last_target_hit_count = UART_RM25_getBits(data[1],3,3);
 80011b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80011b6:	785b      	ldrb	r3, [r3, #1]
 80011b8:	2203      	movs	r2, #3
 80011ba:	2103      	movs	r1, #3
 80011bc:	4618      	mov	r0, r3
 80011be:	f000 fd27 	bl	8001c10 <UART_RM25_getBits>
 80011c2:	4603      	mov	r3, r0
 80011c4:	461a      	mov	r2, r3
 80011c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001200 <HAL_UARTEx_RxEventCallback+0x6a4>)
 80011c8:	709a      	strb	r2, [r3, #2]
				dart_info.current_dart_target = UART_RM25_getBits(data[1],6,2);
 80011ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80011cc:	785b      	ldrb	r3, [r3, #1]
 80011ce:	2202      	movs	r2, #2
 80011d0:	2106      	movs	r1, #6
 80011d2:	4618      	mov	r0, r3
 80011d4:	f000 fd1c 	bl	8001c10 <UART_RM25_getBits>
 80011d8:	4603      	mov	r3, r0
 80011da:	461a      	mov	r2, r3
 80011dc:	4b08      	ldr	r3, [pc, #32]	@ (8001200 <HAL_UARTEx_RxEventCallback+0x6a4>)
 80011de:	70da      	strb	r2, [r3, #3]
				DART_INFO_RxEventCallback(dart_info.dart_remaining_time,dart_info.last_dart_hit_target,dart_info.last_target_hit_count, dart_info.current_dart_target);
 80011e0:	4b07      	ldr	r3, [pc, #28]	@ (8001200 <HAL_UARTEx_RxEventCallback+0x6a4>)
 80011e2:	7818      	ldrb	r0, [r3, #0]
 80011e4:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <HAL_UARTEx_RxEventCallback+0x6a4>)
 80011e6:	7859      	ldrb	r1, [r3, #1]
 80011e8:	4b05      	ldr	r3, [pc, #20]	@ (8001200 <HAL_UARTEx_RxEventCallback+0x6a4>)
 80011ea:	789a      	ldrb	r2, [r3, #2]
 80011ec:	4b04      	ldr	r3, [pc, #16]	@ (8001200 <HAL_UARTEx_RxEventCallback+0x6a4>)
 80011ee:	78db      	ldrb	r3, [r3, #3]
 80011f0:	f000 fd91 	bl	8001d16 <DART_INFO_RxEventCallback>
				break;
 80011f4:	f000 bcfc 	b.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
 80011f8:	20000160 	.word	0x20000160
 80011fc:	2000016c 	.word	0x2000016c
 8001200:	20000170 	.word	0x20000170
			}
			case ROBOT_STATUS_HEADER : {
				memcpy(&robot_status.robot_id,&data[0],1);
 8001204:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001206:	781a      	ldrb	r2, [r3, #0]
 8001208:	4b9e      	ldr	r3, [pc, #632]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 800120a:	701a      	strb	r2, [r3, #0]
				memcpy(&robot_status.robot_level,&data[1],1);
 800120c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800120e:	3301      	adds	r3, #1
 8001210:	781a      	ldrb	r2, [r3, #0]
 8001212:	4b9c      	ldr	r3, [pc, #624]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 8001214:	705a      	strb	r2, [r3, #1]
				memcpy(&robot_status.current_HP,&data[2],2);
 8001216:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001218:	3302      	adds	r3, #2
 800121a:	881b      	ldrh	r3, [r3, #0]
 800121c:	b29a      	uxth	r2, r3
 800121e:	4b99      	ldr	r3, [pc, #612]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 8001220:	805a      	strh	r2, [r3, #2]
				memcpy(&robot_status.maximum_HP,&data[4],2);
 8001222:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001224:	3304      	adds	r3, #4
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	b29a      	uxth	r2, r3
 800122a:	4b96      	ldr	r3, [pc, #600]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 800122c:	809a      	strh	r2, [r3, #4]
				memcpy(&robot_status.shooter_barrel_cooling_value,&data[6],2);
 800122e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001230:	3306      	adds	r3, #6
 8001232:	881b      	ldrh	r3, [r3, #0]
 8001234:	b29a      	uxth	r2, r3
 8001236:	4b93      	ldr	r3, [pc, #588]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 8001238:	80da      	strh	r2, [r3, #6]
				memcpy(&robot_status.shooter_barrel_heat_limit,&data[8],2);
 800123a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800123c:	3308      	adds	r3, #8
 800123e:	881b      	ldrh	r3, [r3, #0]
 8001240:	b29a      	uxth	r2, r3
 8001242:	4b90      	ldr	r3, [pc, #576]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 8001244:	811a      	strh	r2, [r3, #8]
				memcpy(&robot_status.chassis_power_limit,&data[10],2);
 8001246:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001248:	330a      	adds	r3, #10
 800124a:	881b      	ldrh	r3, [r3, #0]
 800124c:	b29a      	uxth	r2, r3
 800124e:	4b8d      	ldr	r3, [pc, #564]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 8001250:	815a      	strh	r2, [r3, #10]
				robot_status.power_management_gimbal_output = UART_RM25_getBits(data[12],0,1);
 8001252:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001254:	7b1b      	ldrb	r3, [r3, #12]
 8001256:	2201      	movs	r2, #1
 8001258:	2100      	movs	r1, #0
 800125a:	4618      	mov	r0, r3
 800125c:	f000 fcd8 	bl	8001c10 <UART_RM25_getBits>
 8001260:	4603      	mov	r3, r0
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	b2d9      	uxtb	r1, r3
 8001268:	4a86      	ldr	r2, [pc, #536]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 800126a:	7b13      	ldrb	r3, [r2, #12]
 800126c:	f361 0300 	bfi	r3, r1, #0, #1
 8001270:	7313      	strb	r3, [r2, #12]
				robot_status.power_management_chassis_output = UART_RM25_getBits(data[12],1,1);
 8001272:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001274:	7b1b      	ldrb	r3, [r3, #12]
 8001276:	2201      	movs	r2, #1
 8001278:	2101      	movs	r1, #1
 800127a:	4618      	mov	r0, r3
 800127c:	f000 fcc8 	bl	8001c10 <UART_RM25_getBits>
 8001280:	4603      	mov	r3, r0
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	b2d9      	uxtb	r1, r3
 8001288:	4a7e      	ldr	r2, [pc, #504]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 800128a:	7b13      	ldrb	r3, [r2, #12]
 800128c:	f361 0341 	bfi	r3, r1, #1, #1
 8001290:	7313      	strb	r3, [r2, #12]
				robot_status.power_management_shooter_output = UART_RM25_getBits(data[12],2,1);
 8001292:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001294:	7b1b      	ldrb	r3, [r3, #12]
 8001296:	2201      	movs	r2, #1
 8001298:	2102      	movs	r1, #2
 800129a:	4618      	mov	r0, r3
 800129c:	f000 fcb8 	bl	8001c10 <UART_RM25_getBits>
 80012a0:	4603      	mov	r3, r0
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	b2d9      	uxtb	r1, r3
 80012a8:	4a76      	ldr	r2, [pc, #472]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 80012aa:	7b13      	ldrb	r3, [r2, #12]
 80012ac:	f361 0382 	bfi	r3, r1, #2, #1
 80012b0:	7313      	strb	r3, [r2, #12]
				ROBOT_STATUS_RxEventCallback(robot_status.robot_id, robot_status.robot_level, robot_status.current_HP, robot_status.maximum_HP, robot_status.shooter_barrel_cooling_value, robot_status.shooter_barrel_heat_limit, robot_status.chassis_power_limit, robot_status.power_management_gimbal_output, robot_status.power_management_chassis_output, robot_status.power_management_shooter_output);
 80012b2:	4b74      	ldr	r3, [pc, #464]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 80012b4:	781c      	ldrb	r4, [r3, #0]
 80012b6:	4b73      	ldr	r3, [pc, #460]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 80012b8:	785d      	ldrb	r5, [r3, #1]
 80012ba:	4b72      	ldr	r3, [pc, #456]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 80012bc:	885e      	ldrh	r6, [r3, #2]
 80012be:	4b71      	ldr	r3, [pc, #452]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 80012c0:	f8b3 c004 	ldrh.w	ip, [r3, #4]
 80012c4:	4b6f      	ldr	r3, [pc, #444]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 80012c6:	88db      	ldrh	r3, [r3, #6]
 80012c8:	4a6e      	ldr	r2, [pc, #440]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 80012ca:	8912      	ldrh	r2, [r2, #8]
 80012cc:	496d      	ldr	r1, [pc, #436]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 80012ce:	8949      	ldrh	r1, [r1, #10]
 80012d0:	486c      	ldr	r0, [pc, #432]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 80012d2:	7b00      	ldrb	r0, [r0, #12]
 80012d4:	f3c0 0000 	ubfx	r0, r0, #0, #1
 80012d8:	b2c0      	uxtb	r0, r0
 80012da:	6338      	str	r0, [r7, #48]	@ 0x30
 80012dc:	4869      	ldr	r0, [pc, #420]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 80012de:	7b00      	ldrb	r0, [r0, #12]
 80012e0:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80012e4:	b2c0      	uxtb	r0, r0
 80012e6:	62b8      	str	r0, [r7, #40]	@ 0x28
 80012e8:	4866      	ldr	r0, [pc, #408]	@ (8001484 <HAL_UARTEx_RxEventCallback+0x928>)
 80012ea:	7b00      	ldrb	r0, [r0, #12]
 80012ec:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80012f0:	b2c0      	uxtb	r0, r0
 80012f2:	9005      	str	r0, [sp, #20]
 80012f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80012f6:	9004      	str	r0, [sp, #16]
 80012f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80012fa:	9003      	str	r0, [sp, #12]
 80012fc:	9102      	str	r1, [sp, #8]
 80012fe:	9201      	str	r2, [sp, #4]
 8001300:	9300      	str	r3, [sp, #0]
 8001302:	4663      	mov	r3, ip
 8001304:	4632      	mov	r2, r6
 8001306:	4629      	mov	r1, r5
 8001308:	4620      	mov	r0, r4
 800130a:	f000 fd18 	bl	8001d3e <ROBOT_STATUS_RxEventCallback>
				break;
 800130e:	f000 bc6f 	b.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
			}
			case POWER_HEAT_DATA_HEADER : {
				memcpy(&power_heat_data.buffer_energy,&data[8],2);
 8001312:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001314:	3308      	adds	r3, #8
 8001316:	881b      	ldrh	r3, [r3, #0]
 8001318:	b29a      	uxth	r2, r3
 800131a:	4b5b      	ldr	r3, [pc, #364]	@ (8001488 <HAL_UARTEx_RxEventCallback+0x92c>)
 800131c:	801a      	strh	r2, [r3, #0]
				memcpy(&power_heat_data.shooter_17mm_1_barrel_heat,&data[10],2);
 800131e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001320:	330a      	adds	r3, #10
 8001322:	881b      	ldrh	r3, [r3, #0]
 8001324:	b29a      	uxth	r2, r3
 8001326:	4b58      	ldr	r3, [pc, #352]	@ (8001488 <HAL_UARTEx_RxEventCallback+0x92c>)
 8001328:	805a      	strh	r2, [r3, #2]
				memcpy(&power_heat_data.shooter_17mm_2_barrel_heat,&data[12],2);
 800132a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800132c:	330c      	adds	r3, #12
 800132e:	881b      	ldrh	r3, [r3, #0]
 8001330:	b29a      	uxth	r2, r3
 8001332:	4b55      	ldr	r3, [pc, #340]	@ (8001488 <HAL_UARTEx_RxEventCallback+0x92c>)
 8001334:	809a      	strh	r2, [r3, #4]
				memcpy(&power_heat_data.shooter_42mm_barrel_heat,&data[14],2);
 8001336:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001338:	330e      	adds	r3, #14
 800133a:	881b      	ldrh	r3, [r3, #0]
 800133c:	b29a      	uxth	r2, r3
 800133e:	4b52      	ldr	r3, [pc, #328]	@ (8001488 <HAL_UARTEx_RxEventCallback+0x92c>)
 8001340:	80da      	strh	r2, [r3, #6]
				POWER_HEAT_DATA_RxEventCallback(power_heat_data.buffer_energy, power_heat_data.shooter_17mm_1_barrel_heat, power_heat_data.shooter_17mm_2_barrel_heat, power_heat_data.shooter_42mm_barrel_heat);
 8001342:	4b51      	ldr	r3, [pc, #324]	@ (8001488 <HAL_UARTEx_RxEventCallback+0x92c>)
 8001344:	8818      	ldrh	r0, [r3, #0]
 8001346:	4b50      	ldr	r3, [pc, #320]	@ (8001488 <HAL_UARTEx_RxEventCallback+0x92c>)
 8001348:	8859      	ldrh	r1, [r3, #2]
 800134a:	4b4f      	ldr	r3, [pc, #316]	@ (8001488 <HAL_UARTEx_RxEventCallback+0x92c>)
 800134c:	889a      	ldrh	r2, [r3, #4]
 800134e:	4b4e      	ldr	r3, [pc, #312]	@ (8001488 <HAL_UARTEx_RxEventCallback+0x92c>)
 8001350:	88db      	ldrh	r3, [r3, #6]
 8001352:	f000 fd08 	bl	8001d66 <POWER_HEAT_DATA_RxEventCallback>
				break;
 8001356:	f000 bc4b 	b.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
			}
			case ROBOT_POSITION_HEADER : {
				memcpy(&robot_position.x,&data[0],4);
 800135a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	461a      	mov	r2, r3
 8001360:	4b4a      	ldr	r3, [pc, #296]	@ (800148c <HAL_UARTEx_RxEventCallback+0x930>)
 8001362:	601a      	str	r2, [r3, #0]
				memcpy(&robot_position.y,&data[0],4);
 8001364:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	461a      	mov	r2, r3
 800136a:	4b48      	ldr	r3, [pc, #288]	@ (800148c <HAL_UARTEx_RxEventCallback+0x930>)
 800136c:	605a      	str	r2, [r3, #4]
				memcpy(&robot_position.angle,&data[0],4);
 800136e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	461a      	mov	r2, r3
 8001374:	4b45      	ldr	r3, [pc, #276]	@ (800148c <HAL_UARTEx_RxEventCallback+0x930>)
 8001376:	609a      	str	r2, [r3, #8]
				ROBOT_POSITION_RxEventCallback(robot_position.x, robot_position.y, robot_position.angle);
 8001378:	4b44      	ldr	r3, [pc, #272]	@ (800148c <HAL_UARTEx_RxEventCallback+0x930>)
 800137a:	edd3 7a00 	vldr	s15, [r3]
 800137e:	4b43      	ldr	r3, [pc, #268]	@ (800148c <HAL_UARTEx_RxEventCallback+0x930>)
 8001380:	ed93 7a01 	vldr	s14, [r3, #4]
 8001384:	4b41      	ldr	r3, [pc, #260]	@ (800148c <HAL_UARTEx_RxEventCallback+0x930>)
 8001386:	edd3 6a02 	vldr	s13, [r3, #8]
 800138a:	eeb0 1a66 	vmov.f32	s2, s13
 800138e:	eef0 0a47 	vmov.f32	s1, s14
 8001392:	eeb0 0a67 	vmov.f32	s0, s15
 8001396:	f000 fcfa 	bl	8001d8e <ROBOT_POSITION_RxEventCallback>
				break;
 800139a:	f000 bc29 	b.w	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
			}
			case BUFF_HEADER : {
				memcpy(&buffs.recovery_buff,&data[0],1);
 800139e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80013a0:	781a      	ldrb	r2, [r3, #0]
 80013a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x934>)
 80013a4:	701a      	strb	r2, [r3, #0]
				memcpy(&buffs.cooling_buff,&data[1],1);
 80013a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80013a8:	3301      	adds	r3, #1
 80013aa:	781a      	ldrb	r2, [r3, #0]
 80013ac:	4b38      	ldr	r3, [pc, #224]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x934>)
 80013ae:	705a      	strb	r2, [r3, #1]
				memcpy(&buffs.defence_buff,&data[2],1);
 80013b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80013b2:	3302      	adds	r3, #2
 80013b4:	781a      	ldrb	r2, [r3, #0]
 80013b6:	4b36      	ldr	r3, [pc, #216]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x934>)
 80013b8:	709a      	strb	r2, [r3, #2]
				memcpy(&buffs.vulnerability_buff,&data[3],1);
 80013ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80013bc:	3303      	adds	r3, #3
 80013be:	781a      	ldrb	r2, [r3, #0]
 80013c0:	4b33      	ldr	r3, [pc, #204]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x934>)
 80013c2:	70da      	strb	r2, [r3, #3]
				memcpy(&buffs.attack_buff,&data[4],2);
 80013c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80013c6:	3304      	adds	r3, #4
 80013c8:	881b      	ldrh	r3, [r3, #0]
 80013ca:	b29a      	uxth	r2, r3
 80013cc:	4b30      	ldr	r3, [pc, #192]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x934>)
 80013ce:	809a      	strh	r2, [r3, #4]
				memcpy(&buffs.remaining_energy,&data[5],1);
 80013d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80013d2:	3305      	adds	r3, #5
 80013d4:	781a      	ldrb	r2, [r3, #0]
 80013d6:	4b2e      	ldr	r3, [pc, #184]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x934>)
 80013d8:	719a      	strb	r2, [r3, #6]
				BUFF_RxEventCallback(buffs.recovery_buff, buffs.cooling_buff, buffs.defence_buff, buffs.vulnerability_buff, buffs.attack_buff, buffs.remaining_energy);
 80013da:	4b2d      	ldr	r3, [pc, #180]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x934>)
 80013dc:	7818      	ldrb	r0, [r3, #0]
 80013de:	4b2c      	ldr	r3, [pc, #176]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x934>)
 80013e0:	7859      	ldrb	r1, [r3, #1]
 80013e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x934>)
 80013e4:	789c      	ldrb	r4, [r3, #2]
 80013e6:	4b2a      	ldr	r3, [pc, #168]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x934>)
 80013e8:	78dd      	ldrb	r5, [r3, #3]
 80013ea:	4b29      	ldr	r3, [pc, #164]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x934>)
 80013ec:	889b      	ldrh	r3, [r3, #4]
 80013ee:	4a28      	ldr	r2, [pc, #160]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x934>)
 80013f0:	7992      	ldrb	r2, [r2, #6]
 80013f2:	9201      	str	r2, [sp, #4]
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	462b      	mov	r3, r5
 80013f8:	4622      	mov	r2, r4
 80013fa:	f000 fcd7 	bl	8001dac <BUFF_RxEventCallback>
				break;
 80013fe:	e3f7      	b.n	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
			}
			case DAMAGE_DATA_HEADER : {
				damage_data.armor_id = UART_RM25_getBits(data[0],0,4);
 8001400:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	2204      	movs	r2, #4
 8001406:	2100      	movs	r1, #0
 8001408:	4618      	mov	r0, r3
 800140a:	f000 fc01 	bl	8001c10 <UART_RM25_getBits>
 800140e:	4603      	mov	r3, r0
 8001410:	461a      	mov	r2, r3
 8001412:	4b20      	ldr	r3, [pc, #128]	@ (8001494 <HAL_UARTEx_RxEventCallback+0x938>)
 8001414:	701a      	strb	r2, [r3, #0]
				damage_data.HP_deduction_reason = UART_RM25_getBits(data[0],4,4);
 8001416:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2204      	movs	r2, #4
 800141c:	2104      	movs	r1, #4
 800141e:	4618      	mov	r0, r3
 8001420:	f000 fbf6 	bl	8001c10 <UART_RM25_getBits>
 8001424:	4603      	mov	r3, r0
 8001426:	461a      	mov	r2, r3
 8001428:	4b1a      	ldr	r3, [pc, #104]	@ (8001494 <HAL_UARTEx_RxEventCallback+0x938>)
 800142a:	705a      	strb	r2, [r3, #1]
				DAMAGE_SOURCE_RxEventCallback(damage_data.armor_id, damage_data.HP_deduction_reason);
 800142c:	4b19      	ldr	r3, [pc, #100]	@ (8001494 <HAL_UARTEx_RxEventCallback+0x938>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	4a18      	ldr	r2, [pc, #96]	@ (8001494 <HAL_UARTEx_RxEventCallback+0x938>)
 8001432:	7852      	ldrb	r2, [r2, #1]
 8001434:	4611      	mov	r1, r2
 8001436:	4618      	mov	r0, r3
 8001438:	f000 fccc 	bl	8001dd4 <DAMAGE_SOURCE_RxEventCallback>
				break;
 800143c:	e3d8      	b.n	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
			}
			case PROJECTILE_INFO_HEADER : {
				memcpy(&shoot_data.bullet_type,&data[0],1);
 800143e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001440:	781a      	ldrb	r2, [r3, #0]
 8001442:	4b15      	ldr	r3, [pc, #84]	@ (8001498 <HAL_UARTEx_RxEventCallback+0x93c>)
 8001444:	701a      	strb	r2, [r3, #0]
				memcpy(&shoot_data.shooter_number,&data[1],1);
 8001446:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001448:	3301      	adds	r3, #1
 800144a:	781a      	ldrb	r2, [r3, #0]
 800144c:	4b12      	ldr	r3, [pc, #72]	@ (8001498 <HAL_UARTEx_RxEventCallback+0x93c>)
 800144e:	705a      	strb	r2, [r3, #1]
				memcpy(&shoot_data.launching_frequency,&data[2],1);
 8001450:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001452:	3302      	adds	r3, #2
 8001454:	781a      	ldrb	r2, [r3, #0]
 8001456:	4b10      	ldr	r3, [pc, #64]	@ (8001498 <HAL_UARTEx_RxEventCallback+0x93c>)
 8001458:	709a      	strb	r2, [r3, #2]
				memcpy(&shoot_data.initial_speed,&data[3],4);
 800145a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800145c:	3303      	adds	r3, #3
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	461a      	mov	r2, r3
 8001462:	4b0d      	ldr	r3, [pc, #52]	@ (8001498 <HAL_UARTEx_RxEventCallback+0x93c>)
 8001464:	605a      	str	r2, [r3, #4]
				PROJECTILE_INFO_RxEventCallback(shoot_data.bullet_type, shoot_data.shooter_number, shoot_data.launching_frequency,shoot_data.initial_speed);
 8001466:	4b0c      	ldr	r3, [pc, #48]	@ (8001498 <HAL_UARTEx_RxEventCallback+0x93c>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	4a0b      	ldr	r2, [pc, #44]	@ (8001498 <HAL_UARTEx_RxEventCallback+0x93c>)
 800146c:	7851      	ldrb	r1, [r2, #1]
 800146e:	4a0a      	ldr	r2, [pc, #40]	@ (8001498 <HAL_UARTEx_RxEventCallback+0x93c>)
 8001470:	7892      	ldrb	r2, [r2, #2]
 8001472:	4809      	ldr	r0, [pc, #36]	@ (8001498 <HAL_UARTEx_RxEventCallback+0x93c>)
 8001474:	edd0 7a01 	vldr	s15, [r0, #4]
 8001478:	eeb0 0a67 	vmov.f32	s0, s15
 800147c:	4618      	mov	r0, r3
 800147e:	f000 fcb7 	bl	8001df0 <PROJECTILE_INFO_RxEventCallback>
				break;
 8001482:	e3b5      	b.n	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
 8001484:	20000174 	.word	0x20000174
 8001488:	20000184 	.word	0x20000184
 800148c:	2000018c 	.word	0x2000018c
 8001490:	20000198 	.word	0x20000198
 8001494:	200001a0 	.word	0x200001a0
 8001498:	200001a4 	.word	0x200001a4
			}
			case PROJECTILE_ALLOWANCE_HEADER : {
				memcpy(&projectile_allowance.projectile_allowance_17mm,&data[0],2);
 800149c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800149e:	881b      	ldrh	r3, [r3, #0]
 80014a0:	b29a      	uxth	r2, r3
 80014a2:	4b6f      	ldr	r3, [pc, #444]	@ (8001660 <HAL_UARTEx_RxEventCallback+0xb04>)
 80014a4:	801a      	strh	r2, [r3, #0]
				memcpy(&projectile_allowance.projectile_allowance_42mm,&data[2],2);
 80014a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80014a8:	3302      	adds	r3, #2
 80014aa:	881b      	ldrh	r3, [r3, #0]
 80014ac:	b29a      	uxth	r2, r3
 80014ae:	4b6c      	ldr	r3, [pc, #432]	@ (8001660 <HAL_UARTEx_RxEventCallback+0xb04>)
 80014b0:	805a      	strh	r2, [r3, #2]
				memcpy(&projectile_allowance.remaining_gold_coin,&data[4],2);
 80014b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80014b4:	3304      	adds	r3, #4
 80014b6:	881b      	ldrh	r3, [r3, #0]
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	4b69      	ldr	r3, [pc, #420]	@ (8001660 <HAL_UARTEx_RxEventCallback+0xb04>)
 80014bc:	809a      	strh	r2, [r3, #4]
				PROJECTILE_ALLOWANCE_RxEventCallback(projectile_allowance.projectile_allowance_17mm, projectile_allowance.projectile_allowance_42mm, projectile_allowance.remaining_gold_coin);
 80014be:	4b68      	ldr	r3, [pc, #416]	@ (8001660 <HAL_UARTEx_RxEventCallback+0xb04>)
 80014c0:	881b      	ldrh	r3, [r3, #0]
 80014c2:	4a67      	ldr	r2, [pc, #412]	@ (8001660 <HAL_UARTEx_RxEventCallback+0xb04>)
 80014c4:	8851      	ldrh	r1, [r2, #2]
 80014c6:	4a66      	ldr	r2, [pc, #408]	@ (8001660 <HAL_UARTEx_RxEventCallback+0xb04>)
 80014c8:	8892      	ldrh	r2, [r2, #4]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f000 fca1 	bl	8001e12 <PROJECTILE_ALLOWANCE_RxEventCallback>
				break;
 80014d0:	e38e      	b.n	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
			}
			case RFID_HEADER : {
				memcpy(&rfid_status.rfid_status,data,4);
 80014d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	461a      	mov	r2, r3
 80014d8:	4b62      	ldr	r3, [pc, #392]	@ (8001664 <HAL_UARTEx_RxEventCallback+0xb08>)
 80014da:	601a      	str	r2, [r3, #0]
				RFID_RxEventCallback(rfid_status.rfid_status);
 80014dc:	4b61      	ldr	r3, [pc, #388]	@ (8001664 <HAL_UARTEx_RxEventCallback+0xb08>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4618      	mov	r0, r3
 80014e2:	f000 fca5 	bl	8001e30 <RFID_RxEventCallback>
				break;
 80014e6:	e383      	b.n	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
			}
			case DART_COMMAND_HEADER : {
				memcpy(&dart_client_cmd.dart_launch_opening_status,&data[0],1);
 80014e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80014ea:	781a      	ldrb	r2, [r3, #0]
 80014ec:	4b5e      	ldr	r3, [pc, #376]	@ (8001668 <HAL_UARTEx_RxEventCallback+0xb0c>)
 80014ee:	701a      	strb	r2, [r3, #0]
				memcpy(&dart_client_cmd.target_change_remaining_time,&data[2],2);
 80014f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80014f2:	3302      	adds	r3, #2
 80014f4:	881b      	ldrh	r3, [r3, #0]
 80014f6:	b29a      	uxth	r2, r3
 80014f8:	4b5b      	ldr	r3, [pc, #364]	@ (8001668 <HAL_UARTEx_RxEventCallback+0xb0c>)
 80014fa:	805a      	strh	r2, [r3, #2]
				memcpy(&dart_client_cmd.latest_launch_cmd_remaining_time,&data[4],2);
 80014fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80014fe:	3304      	adds	r3, #4
 8001500:	881b      	ldrh	r3, [r3, #0]
 8001502:	b29a      	uxth	r2, r3
 8001504:	4b58      	ldr	r3, [pc, #352]	@ (8001668 <HAL_UARTEx_RxEventCallback+0xb0c>)
 8001506:	809a      	strh	r2, [r3, #4]
				DART_COMMAND_RxEventCallback(dart_client_cmd.dart_launch_opening_status, dart_client_cmd.target_change_remaining_time, dart_client_cmd.latest_launch_cmd_remaining_time);
 8001508:	4b57      	ldr	r3, [pc, #348]	@ (8001668 <HAL_UARTEx_RxEventCallback+0xb0c>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	4a56      	ldr	r2, [pc, #344]	@ (8001668 <HAL_UARTEx_RxEventCallback+0xb0c>)
 800150e:	8851      	ldrh	r1, [r2, #2]
 8001510:	4a55      	ldr	r2, [pc, #340]	@ (8001668 <HAL_UARTEx_RxEventCallback+0xb0c>)
 8001512:	8892      	ldrh	r2, [r2, #4]
 8001514:	4618      	mov	r0, r3
 8001516:	f000 fc95 	bl	8001e44 <DART_COMMAND_RxEventCallback>
				break;
 800151a:	e369      	b.n	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
			}
			case TEAM_POSITION_HEADER : {
				memcpy(&robot_positions.hero_x,&data[0],4);
 800151c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	461a      	mov	r2, r3
 8001522:	4b52      	ldr	r3, [pc, #328]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 8001524:	601a      	str	r2, [r3, #0]
				memcpy(&robot_positions.hero_y,&data[4],4);
 8001526:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001528:	3304      	adds	r3, #4
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	461a      	mov	r2, r3
 800152e:	4b4f      	ldr	r3, [pc, #316]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 8001530:	605a      	str	r2, [r3, #4]
				memcpy(&robot_positions.engineer_x,&data[8],4);
 8001532:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001534:	3308      	adds	r3, #8
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	461a      	mov	r2, r3
 800153a:	4b4c      	ldr	r3, [pc, #304]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 800153c:	609a      	str	r2, [r3, #8]
				memcpy(&robot_positions.engineer_y,&data[12],4);
 800153e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001540:	330c      	adds	r3, #12
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	461a      	mov	r2, r3
 8001546:	4b49      	ldr	r3, [pc, #292]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 8001548:	60da      	str	r2, [r3, #12]
				memcpy(&robot_positions.standard_3_x,&data[16],4);
 800154a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800154c:	3310      	adds	r3, #16
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	461a      	mov	r2, r3
 8001552:	4b46      	ldr	r3, [pc, #280]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 8001554:	611a      	str	r2, [r3, #16]
				memcpy(&robot_positions.standard_3_y,&data[20],4);
 8001556:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001558:	3314      	adds	r3, #20
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	461a      	mov	r2, r3
 800155e:	4b43      	ldr	r3, [pc, #268]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 8001560:	615a      	str	r2, [r3, #20]
				memcpy(&robot_positions.standard_4_x,&data[24],4);
 8001562:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001564:	3318      	adds	r3, #24
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	461a      	mov	r2, r3
 800156a:	4b40      	ldr	r3, [pc, #256]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 800156c:	619a      	str	r2, [r3, #24]
				memcpy(&robot_positions.standard_4_y,&data[28],4);
 800156e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001570:	331c      	adds	r3, #28
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	461a      	mov	r2, r3
 8001576:	4b3d      	ldr	r3, [pc, #244]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 8001578:	61da      	str	r2, [r3, #28]
				TEAM_POSITION_RxEventCallback(robot_positions.hero_x, robot_positions.hero_y, robot_positions.engineer_x, robot_positions.engineer_y, robot_positions.standard_3_x, robot_positions.standard_3_y, robot_positions.standard_4_x, robot_positions.standard_4_y, robot_positions.standard_5_x, robot_positions.standard_5_y);
 800157a:	4b3c      	ldr	r3, [pc, #240]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 800157c:	edd3 7a00 	vldr	s15, [r3]
 8001580:	4b3a      	ldr	r3, [pc, #232]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 8001582:	ed93 7a01 	vldr	s14, [r3, #4]
 8001586:	4b39      	ldr	r3, [pc, #228]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 8001588:	edd3 6a02 	vldr	s13, [r3, #8]
 800158c:	4b37      	ldr	r3, [pc, #220]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 800158e:	ed93 6a03 	vldr	s12, [r3, #12]
 8001592:	4b36      	ldr	r3, [pc, #216]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 8001594:	edd3 5a04 	vldr	s11, [r3, #16]
 8001598:	4b34      	ldr	r3, [pc, #208]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 800159a:	ed93 5a05 	vldr	s10, [r3, #20]
 800159e:	4b33      	ldr	r3, [pc, #204]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 80015a0:	ed93 3a06 	vldr	s6, [r3, #24]
 80015a4:	4b31      	ldr	r3, [pc, #196]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 80015a6:	edd3 3a07 	vldr	s7, [r3, #28]
 80015aa:	4b30      	ldr	r3, [pc, #192]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 80015ac:	ed93 4a08 	vldr	s8, [r3, #32]
 80015b0:	4b2e      	ldr	r3, [pc, #184]	@ (800166c <HAL_UARTEx_RxEventCallback+0xb10>)
 80015b2:	edd3 4a09 	vldr	s9, [r3, #36]	@ 0x24
 80015b6:	eef0 2a45 	vmov.f32	s5, s10
 80015ba:	eeb0 2a65 	vmov.f32	s4, s11
 80015be:	eef0 1a46 	vmov.f32	s3, s12
 80015c2:	eeb0 1a66 	vmov.f32	s2, s13
 80015c6:	eef0 0a47 	vmov.f32	s1, s14
 80015ca:	eeb0 0a67 	vmov.f32	s0, s15
 80015ce:	f000 fc48 	bl	8001e62 <TEAM_POSITION_RxEventCallback>
				break;
 80015d2:	e30d      	b.n	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
			}
			case RADAR_MARKING_HEADER : {
				radar_mark_data.mark_hero_progress = UART_RM25_getBits(data[0],0,1);
 80015d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	2201      	movs	r2, #1
 80015da:	2100      	movs	r1, #0
 80015dc:	4618      	mov	r0, r3
 80015de:	f000 fb17 	bl	8001c10 <UART_RM25_getBits>
 80015e2:	4603      	mov	r3, r0
 80015e4:	461a      	mov	r2, r3
 80015e6:	4b22      	ldr	r3, [pc, #136]	@ (8001670 <HAL_UARTEx_RxEventCallback+0xb14>)
 80015e8:	701a      	strb	r2, [r3, #0]
				radar_mark_data.mark_engineer_progress = UART_RM25_getBits(data[0],1,1);
 80015ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	2201      	movs	r2, #1
 80015f0:	2101      	movs	r1, #1
 80015f2:	4618      	mov	r0, r3
 80015f4:	f000 fb0c 	bl	8001c10 <UART_RM25_getBits>
 80015f8:	4603      	mov	r3, r0
 80015fa:	461a      	mov	r2, r3
 80015fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001670 <HAL_UARTEx_RxEventCallback+0xb14>)
 80015fe:	705a      	strb	r2, [r3, #1]
				radar_mark_data.mark_standard_3_progress = UART_RM25_getBits(data[0],2,1);
 8001600:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	2201      	movs	r2, #1
 8001606:	2102      	movs	r1, #2
 8001608:	4618      	mov	r0, r3
 800160a:	f000 fb01 	bl	8001c10 <UART_RM25_getBits>
 800160e:	4603      	mov	r3, r0
 8001610:	461a      	mov	r2, r3
 8001612:	4b17      	ldr	r3, [pc, #92]	@ (8001670 <HAL_UARTEx_RxEventCallback+0xb14>)
 8001614:	709a      	strb	r2, [r3, #2]
				radar_mark_data.mark_standard_4_progress = UART_RM25_getBits(data[0],3,1);
 8001616:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	2201      	movs	r2, #1
 800161c:	2103      	movs	r1, #3
 800161e:	4618      	mov	r0, r3
 8001620:	f000 faf6 	bl	8001c10 <UART_RM25_getBits>
 8001624:	4603      	mov	r3, r0
 8001626:	461a      	mov	r2, r3
 8001628:	4b11      	ldr	r3, [pc, #68]	@ (8001670 <HAL_UARTEx_RxEventCallback+0xb14>)
 800162a:	70da      	strb	r2, [r3, #3]
				radar_mark_data.mark_sentry_progress = UART_RM25_getBits(data[0],4,1);
 800162c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2201      	movs	r2, #1
 8001632:	2104      	movs	r1, #4
 8001634:	4618      	mov	r0, r3
 8001636:	f000 faeb 	bl	8001c10 <UART_RM25_getBits>
 800163a:	4603      	mov	r3, r0
 800163c:	461a      	mov	r2, r3
 800163e:	4b0c      	ldr	r3, [pc, #48]	@ (8001670 <HAL_UARTEx_RxEventCallback+0xb14>)
 8001640:	711a      	strb	r2, [r3, #4]
				RADAR_MARKING_RxEventCallback(radar_mark_data.mark_hero_progress, radar_mark_data.mark_engineer_progress, radar_mark_data.mark_standard_3_progress, radar_mark_data.mark_standard_4_progress, radar_mark_data.mark_sentry_progress);
 8001642:	4b0b      	ldr	r3, [pc, #44]	@ (8001670 <HAL_UARTEx_RxEventCallback+0xb14>)
 8001644:	7818      	ldrb	r0, [r3, #0]
 8001646:	4b0a      	ldr	r3, [pc, #40]	@ (8001670 <HAL_UARTEx_RxEventCallback+0xb14>)
 8001648:	7859      	ldrb	r1, [r3, #1]
 800164a:	4b09      	ldr	r3, [pc, #36]	@ (8001670 <HAL_UARTEx_RxEventCallback+0xb14>)
 800164c:	789a      	ldrb	r2, [r3, #2]
 800164e:	4b08      	ldr	r3, [pc, #32]	@ (8001670 <HAL_UARTEx_RxEventCallback+0xb14>)
 8001650:	78dc      	ldrb	r4, [r3, #3]
 8001652:	4b07      	ldr	r3, [pc, #28]	@ (8001670 <HAL_UARTEx_RxEventCallback+0xb14>)
 8001654:	791b      	ldrb	r3, [r3, #4]
 8001656:	9300      	str	r3, [sp, #0]
 8001658:	4623      	mov	r3, r4
 800165a:	f000 fc1f 	bl	8001e9c <RADAR_MARKING_RxEventCallback>
				break;
 800165e:	e2c7      	b.n	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
 8001660:	200001ac 	.word	0x200001ac
 8001664:	200001b4 	.word	0x200001b4
 8001668:	200001b8 	.word	0x200001b8
 800166c:	200001c0 	.word	0x200001c0
 8001670:	200001e8 	.word	0x200001e8
			}
			case SENTRY_HEADER : {
				uint8_t exchanged_projectiles_buff[2] = {data[0],UART_RM25_getBits(data[1],0,3)};
 8001674:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 800167c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800167e:	785b      	ldrb	r3, [r3, #1]
 8001680:	2203      	movs	r2, #3
 8001682:	2100      	movs	r1, #0
 8001684:	4618      	mov	r0, r3
 8001686:	f000 fac3 	bl	8001c10 <UART_RM25_getBits>
 800168a:	4603      	mov	r3, r0
 800168c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
				memcpy(&sentry_info.exchanged_projectiles,&exchanged_projectiles_buff,2);
 8001690:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8001694:	4b88      	ldr	r3, [pc, #544]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xd5c>)
 8001696:	801a      	strh	r2, [r3, #0]
				sentry_info.projectile_exchange_count = UART_RM25_getBits(data[1],3,4);
 8001698:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800169a:	785b      	ldrb	r3, [r3, #1]
 800169c:	2204      	movs	r2, #4
 800169e:	2103      	movs	r1, #3
 80016a0:	4618      	mov	r0, r3
 80016a2:	f000 fab5 	bl	8001c10 <UART_RM25_getBits>
 80016a6:	4603      	mov	r3, r0
 80016a8:	461a      	mov	r2, r3
 80016aa:	4b83      	ldr	r3, [pc, #524]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xd5c>)
 80016ac:	709a      	strb	r2, [r3, #2]
				sentry_info.HP_exchange_count = UART_RM25_getBits(data[1],7,1) | (UART_RM25_getBits(data[2],0,3)<<1);
 80016ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80016b0:	785b      	ldrb	r3, [r3, #1]
 80016b2:	2201      	movs	r2, #1
 80016b4:	2107      	movs	r1, #7
 80016b6:	4618      	mov	r0, r3
 80016b8:	f000 faaa 	bl	8001c10 <UART_RM25_getBits>
 80016bc:	4603      	mov	r3, r0
 80016be:	b25c      	sxtb	r4, r3
 80016c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80016c2:	789b      	ldrb	r3, [r3, #2]
 80016c4:	2203      	movs	r2, #3
 80016c6:	2100      	movs	r1, #0
 80016c8:	4618      	mov	r0, r3
 80016ca:	f000 faa1 	bl	8001c10 <UART_RM25_getBits>
 80016ce:	4603      	mov	r3, r0
 80016d0:	b25b      	sxtb	r3, r3
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	b25b      	sxtb	r3, r3
 80016d6:	4323      	orrs	r3, r4
 80016d8:	b25b      	sxtb	r3, r3
 80016da:	b2da      	uxtb	r2, r3
 80016dc:	4b76      	ldr	r3, [pc, #472]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xd5c>)
 80016de:	70da      	strb	r2, [r3, #3]
				sentry_info.confirm_free_respawn = UART_RM25_getBits(data[2],3,1);
 80016e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80016e2:	789b      	ldrb	r3, [r3, #2]
 80016e4:	2201      	movs	r2, #1
 80016e6:	2103      	movs	r1, #3
 80016e8:	4618      	mov	r0, r3
 80016ea:	f000 fa91 	bl	8001c10 <UART_RM25_getBits>
 80016ee:	4603      	mov	r3, r0
 80016f0:	461a      	mov	r2, r3
 80016f2:	4b71      	ldr	r3, [pc, #452]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xd5c>)
 80016f4:	711a      	strb	r2, [r3, #4]
				sentry_info.instant_respawn_available = UART_RM25_getBits(data[2],4,1);
 80016f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80016f8:	789b      	ldrb	r3, [r3, #2]
 80016fa:	2201      	movs	r2, #1
 80016fc:	2104      	movs	r1, #4
 80016fe:	4618      	mov	r0, r3
 8001700:	f000 fa86 	bl	8001c10 <UART_RM25_getBits>
 8001704:	4603      	mov	r3, r0
 8001706:	461a      	mov	r2, r3
 8001708:	4b6b      	ldr	r3, [pc, #428]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xd5c>)
 800170a:	715a      	strb	r2, [r3, #5]
				uint8_t instant_respawn_cost_buff[2] = {UART_RM25_getBits(data[2],5,3)| (UART_RM25_getBits(data[3],0,5)<<3),UART_RM25_getBits(data[3],5,2)};
 800170c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800170e:	789b      	ldrb	r3, [r3, #2]
 8001710:	2203      	movs	r2, #3
 8001712:	2105      	movs	r1, #5
 8001714:	4618      	mov	r0, r3
 8001716:	f000 fa7b 	bl	8001c10 <UART_RM25_getBits>
 800171a:	4603      	mov	r3, r0
 800171c:	b25c      	sxtb	r4, r3
 800171e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001720:	78db      	ldrb	r3, [r3, #3]
 8001722:	2205      	movs	r2, #5
 8001724:	2100      	movs	r1, #0
 8001726:	4618      	mov	r0, r3
 8001728:	f000 fa72 	bl	8001c10 <UART_RM25_getBits>
 800172c:	4603      	mov	r3, r0
 800172e:	b25b      	sxtb	r3, r3
 8001730:	00db      	lsls	r3, r3, #3
 8001732:	b25b      	sxtb	r3, r3
 8001734:	4323      	orrs	r3, r4
 8001736:	b25b      	sxtb	r3, r3
 8001738:	b2db      	uxtb	r3, r3
 800173a:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
 800173e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001740:	78db      	ldrb	r3, [r3, #3]
 8001742:	2202      	movs	r2, #2
 8001744:	2105      	movs	r1, #5
 8001746:	4618      	mov	r0, r3
 8001748:	f000 fa62 	bl	8001c10 <UART_RM25_getBits>
 800174c:	4603      	mov	r3, r0
 800174e:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
				memcpy(&sentry_info.instant_respawn_cost,instant_respawn_cost_buff,2);
 8001752:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8001756:	4b58      	ldr	r3, [pc, #352]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xd5c>)
 8001758:	80da      	strh	r2, [r3, #6]
				sentry_info.in_combat = UART_RM25_getBits(data[4],0,1);
 800175a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800175c:	791b      	ldrb	r3, [r3, #4]
 800175e:	2201      	movs	r2, #1
 8001760:	2100      	movs	r1, #0
 8001762:	4618      	mov	r0, r3
 8001764:	f000 fa54 	bl	8001c10 <UART_RM25_getBits>
 8001768:	4603      	mov	r3, r0
 800176a:	461a      	mov	r2, r3
 800176c:	4b52      	ldr	r3, [pc, #328]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xd5c>)
 800176e:	721a      	strb	r2, [r3, #8]
				uint8_t remaining_allowance_to_exchange_buff[2] = {UART_RM25_getBits(data[4],1,7)|(UART_RM25_getBits(data[5],0,1)<<7),UART_RM25_getBits(data[5],1,3)};
 8001770:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001772:	791b      	ldrb	r3, [r3, #4]
 8001774:	2207      	movs	r2, #7
 8001776:	2101      	movs	r1, #1
 8001778:	4618      	mov	r0, r3
 800177a:	f000 fa49 	bl	8001c10 <UART_RM25_getBits>
 800177e:	4603      	mov	r3, r0
 8001780:	b25c      	sxtb	r4, r3
 8001782:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001784:	795b      	ldrb	r3, [r3, #5]
 8001786:	2201      	movs	r2, #1
 8001788:	2100      	movs	r1, #0
 800178a:	4618      	mov	r0, r3
 800178c:	f000 fa40 	bl	8001c10 <UART_RM25_getBits>
 8001790:	4603      	mov	r3, r0
 8001792:	b25b      	sxtb	r3, r3
 8001794:	01db      	lsls	r3, r3, #7
 8001796:	b25b      	sxtb	r3, r3
 8001798:	4323      	orrs	r3, r4
 800179a:	b25b      	sxtb	r3, r3
 800179c:	b2db      	uxtb	r3, r3
 800179e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 80017a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80017a4:	795b      	ldrb	r3, [r3, #5]
 80017a6:	2203      	movs	r2, #3
 80017a8:	2101      	movs	r1, #1
 80017aa:	4618      	mov	r0, r3
 80017ac:	f000 fa30 	bl	8001c10 <UART_RM25_getBits>
 80017b0:	4603      	mov	r3, r0
 80017b2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
				memcpy(&sentry_info.remaining_allowance_to_exchange,remaining_allowance_to_exchange_buff,2);
 80017b6:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80017ba:	4b3f      	ldr	r3, [pc, #252]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xd5c>)
 80017bc:	815a      	strh	r2, [r3, #10]
				SENTRY_RxEventCallback(sentry_info.exchanged_projectiles, sentry_info.projectile_exchange_count, sentry_info.HP_exchange_count, sentry_info.confirm_free_respawn, sentry_info.instant_respawn_available, sentry_info.instant_respawn_cost, sentry_info.in_combat, sentry_info.remaining_allowance_to_exchange);
 80017be:	4b3e      	ldr	r3, [pc, #248]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xd5c>)
 80017c0:	881c      	ldrh	r4, [r3, #0]
 80017c2:	4b3d      	ldr	r3, [pc, #244]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xd5c>)
 80017c4:	789d      	ldrb	r5, [r3, #2]
 80017c6:	4b3c      	ldr	r3, [pc, #240]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xd5c>)
 80017c8:	78de      	ldrb	r6, [r3, #3]
 80017ca:	4b3b      	ldr	r3, [pc, #236]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xd5c>)
 80017cc:	f893 c004 	ldrb.w	ip, [r3, #4]
 80017d0:	4b39      	ldr	r3, [pc, #228]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xd5c>)
 80017d2:	795b      	ldrb	r3, [r3, #5]
 80017d4:	4a38      	ldr	r2, [pc, #224]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xd5c>)
 80017d6:	88d2      	ldrh	r2, [r2, #6]
 80017d8:	4937      	ldr	r1, [pc, #220]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xd5c>)
 80017da:	7a09      	ldrb	r1, [r1, #8]
 80017dc:	4836      	ldr	r0, [pc, #216]	@ (80018b8 <HAL_UARTEx_RxEventCallback+0xd5c>)
 80017de:	8940      	ldrh	r0, [r0, #10]
 80017e0:	9003      	str	r0, [sp, #12]
 80017e2:	9102      	str	r1, [sp, #8]
 80017e4:	9201      	str	r2, [sp, #4]
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	4663      	mov	r3, ip
 80017ea:	4632      	mov	r2, r6
 80017ec:	4629      	mov	r1, r5
 80017ee:	4620      	mov	r0, r4
 80017f0:	f000 fb68 	bl	8001ec4 <SENTRY_RxEventCallback>
				break;
 80017f4:	e1fc      	b.n	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
			}
			case RADAR_BUFF_HEADER : {
				radar_info.double_vulnerability_chances = UART_RM25_getBits(data[0],0,1);
 80017f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2201      	movs	r2, #1
 80017fc:	2100      	movs	r1, #0
 80017fe:	4618      	mov	r0, r3
 8001800:	f000 fa06 	bl	8001c10 <UART_RM25_getBits>
 8001804:	4603      	mov	r3, r0
 8001806:	461a      	mov	r2, r3
 8001808:	4b2c      	ldr	r3, [pc, #176]	@ (80018bc <HAL_UARTEx_RxEventCallback+0xd60>)
 800180a:	701a      	strb	r2, [r3, #0]
				radar_info.double_vulnerability_triggered = UART_RM25_getBits(data[0],1,1);
 800180c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	2201      	movs	r2, #1
 8001812:	2101      	movs	r1, #1
 8001814:	4618      	mov	r0, r3
 8001816:	f000 f9fb 	bl	8001c10 <UART_RM25_getBits>
 800181a:	4603      	mov	r3, r0
 800181c:	461a      	mov	r2, r3
 800181e:	4b27      	ldr	r3, [pc, #156]	@ (80018bc <HAL_UARTEx_RxEventCallback+0xd60>)
 8001820:	705a      	strb	r2, [r3, #1]
				RADAR_BUFF_RxEventCallback(radar_info.double_vulnerability_chances, radar_info.double_vulnerability_triggered);
 8001822:	4b26      	ldr	r3, [pc, #152]	@ (80018bc <HAL_UARTEx_RxEventCallback+0xd60>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	4a25      	ldr	r2, [pc, #148]	@ (80018bc <HAL_UARTEx_RxEventCallback+0xd60>)
 8001828:	7852      	ldrb	r2, [r2, #1]
 800182a:	4611      	mov	r1, r2
 800182c:	4618      	mov	r0, r3
 800182e:	f000 fb5d 	bl	8001eec <RADAR_BUFF_RxEventCallback>
				break;
 8001832:	e1dd      	b.n	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
				break;
			}
			//end of unfinished

			case CUSTOM_CONTROLLER_ROBOT_HEADER : {
				memcpy(&custom_controller_robot.custom_data,data,30);
 8001834:	4a22      	ldr	r2, [pc, #136]	@ (80018c0 <HAL_UARTEx_RxEventCallback+0xd64>)
 8001836:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001838:	4614      	mov	r4, r2
 800183a:	461d      	mov	r5, r3
 800183c:	6828      	ldr	r0, [r5, #0]
 800183e:	6869      	ldr	r1, [r5, #4]
 8001840:	68aa      	ldr	r2, [r5, #8]
 8001842:	68eb      	ldr	r3, [r5, #12]
 8001844:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001846:	6928      	ldr	r0, [r5, #16]
 8001848:	6969      	ldr	r1, [r5, #20]
 800184a:	69aa      	ldr	r2, [r5, #24]
 800184c:	c407      	stmia	r4!, {r0, r1, r2}
 800184e:	8bab      	ldrh	r3, [r5, #28]
 8001850:	8023      	strh	r3, [r4, #0]
				CUSTOM_CONTROLLER_ROBOT_RxEventCallback(custom_controller_robot.custom_data);
 8001852:	481b      	ldr	r0, [pc, #108]	@ (80018c0 <HAL_UARTEx_RxEventCallback+0xd64>)
 8001854:	f000 fb58 	bl	8001f08 <CUSTOM_CONTROLLER_ROBOT_RxEventCallback>
				break;
 8001858:	e1ca      	b.n	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
			}
			case MINIMAP_COMMAND_HEADER : {
				memcpy(&map_command.target_position_x,&data[0],4);
 800185a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	461a      	mov	r2, r3
 8001860:	4b18      	ldr	r3, [pc, #96]	@ (80018c4 <HAL_UARTEx_RxEventCallback+0xd68>)
 8001862:	601a      	str	r2, [r3, #0]
				memcpy(&map_command.target_position_y,&data[4],4);
 8001864:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001866:	3304      	adds	r3, #4
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	461a      	mov	r2, r3
 800186c:	4b15      	ldr	r3, [pc, #84]	@ (80018c4 <HAL_UARTEx_RxEventCallback+0xd68>)
 800186e:	605a      	str	r2, [r3, #4]
				memcpy(&map_command.cmd_keyboard,&data[8],1);
 8001870:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001872:	3308      	adds	r3, #8
 8001874:	781a      	ldrb	r2, [r3, #0]
 8001876:	4b13      	ldr	r3, [pc, #76]	@ (80018c4 <HAL_UARTEx_RxEventCallback+0xd68>)
 8001878:	721a      	strb	r2, [r3, #8]
				memcpy(&map_command.target_robot_id,&data[9],1);
 800187a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800187c:	3309      	adds	r3, #9
 800187e:	781a      	ldrb	r2, [r3, #0]
 8001880:	4b10      	ldr	r3, [pc, #64]	@ (80018c4 <HAL_UARTEx_RxEventCallback+0xd68>)
 8001882:	725a      	strb	r2, [r3, #9]
				memcpy(&map_command.cmd_source,&data[10],2);
 8001884:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001886:	330a      	adds	r3, #10
 8001888:	881b      	ldrh	r3, [r3, #0]
 800188a:	b29a      	uxth	r2, r3
 800188c:	4b0d      	ldr	r3, [pc, #52]	@ (80018c4 <HAL_UARTEx_RxEventCallback+0xd68>)
 800188e:	815a      	strh	r2, [r3, #10]
				MINIMAP_COMMAND_RxEventCallback(map_command.target_position_x, map_command.target_position_y, map_command.cmd_keyboard, map_command.target_robot_id, map_command.cmd_source);
 8001890:	4b0c      	ldr	r3, [pc, #48]	@ (80018c4 <HAL_UARTEx_RxEventCallback+0xd68>)
 8001892:	edd3 7a00 	vldr	s15, [r3]
 8001896:	4b0b      	ldr	r3, [pc, #44]	@ (80018c4 <HAL_UARTEx_RxEventCallback+0xd68>)
 8001898:	ed93 7a01 	vldr	s14, [r3, #4]
 800189c:	4b09      	ldr	r3, [pc, #36]	@ (80018c4 <HAL_UARTEx_RxEventCallback+0xd68>)
 800189e:	7a1b      	ldrb	r3, [r3, #8]
 80018a0:	4a08      	ldr	r2, [pc, #32]	@ (80018c4 <HAL_UARTEx_RxEventCallback+0xd68>)
 80018a2:	7a51      	ldrb	r1, [r2, #9]
 80018a4:	4a07      	ldr	r2, [pc, #28]	@ (80018c4 <HAL_UARTEx_RxEventCallback+0xd68>)
 80018a6:	8952      	ldrh	r2, [r2, #10]
 80018a8:	4618      	mov	r0, r3
 80018aa:	eef0 0a47 	vmov.f32	s1, s14
 80018ae:	eeb0 0a67 	vmov.f32	s0, s15
 80018b2:	f000 fb33 	bl	8001f1c <MINIMAP_COMMAND_RxEventCallback>
				break;
 80018b6:	e19b      	b.n	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
 80018b8:	200001f0 	.word	0x200001f0
 80018bc:	200001fc 	.word	0x200001fc
 80018c0:	20000294 	.word	0x20000294
 80018c4:	20000200 	.word	0x20000200
			}
			case PC_CONTROL_HEADER : {
				memcpy(&pc_control.mouse_x,&data[0],2);
 80018c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80018ca:	881b      	ldrh	r3, [r3, #0]
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	4b94      	ldr	r3, [pc, #592]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 80018d0:	801a      	strh	r2, [r3, #0]
				memcpy(&pc_control.mouse_y,&data[2],2);
 80018d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80018d4:	3302      	adds	r3, #2
 80018d6:	881b      	ldrh	r3, [r3, #0]
 80018d8:	b29a      	uxth	r2, r3
 80018da:	4b91      	ldr	r3, [pc, #580]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 80018dc:	805a      	strh	r2, [r3, #2]
				memcpy(&pc_control.mouse_z,&data[4],2);
 80018de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80018e0:	3304      	adds	r3, #4
 80018e2:	881b      	ldrh	r3, [r3, #0]
 80018e4:	b29a      	uxth	r2, r3
 80018e6:	4b8e      	ldr	r3, [pc, #568]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 80018e8:	809a      	strh	r2, [r3, #4]
				memcpy(&pc_control.left_button_down,&data[6],1);
 80018ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80018ec:	3306      	adds	r3, #6
 80018ee:	781a      	ldrb	r2, [r3, #0]
 80018f0:	4b8b      	ldr	r3, [pc, #556]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 80018f2:	719a      	strb	r2, [r3, #6]
				memcpy(&pc_control.right_button_down,&data[7],1);
 80018f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80018f6:	3307      	adds	r3, #7
 80018f8:	781a      	ldrb	r2, [r3, #0]
 80018fa:	4b89      	ldr	r3, [pc, #548]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 80018fc:	71da      	strb	r2, [r3, #7]
				pc_control.w = UART_RM25_getBits(data[8],0,1);
 80018fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001900:	7a1b      	ldrb	r3, [r3, #8]
 8001902:	2201      	movs	r2, #1
 8001904:	2100      	movs	r1, #0
 8001906:	4618      	mov	r0, r3
 8001908:	f000 f982 	bl	8001c10 <UART_RM25_getBits>
 800190c:	4603      	mov	r3, r0
 800190e:	461a      	mov	r2, r3
 8001910:	4b83      	ldr	r3, [pc, #524]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001912:	731a      	strb	r2, [r3, #12]
				pc_control.s = UART_RM25_getBits(data[8],1,1);
 8001914:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001916:	7a1b      	ldrb	r3, [r3, #8]
 8001918:	2201      	movs	r2, #1
 800191a:	2101      	movs	r1, #1
 800191c:	4618      	mov	r0, r3
 800191e:	f000 f977 	bl	8001c10 <UART_RM25_getBits>
 8001922:	4603      	mov	r3, r0
 8001924:	461a      	mov	r2, r3
 8001926:	4b7e      	ldr	r3, [pc, #504]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001928:	735a      	strb	r2, [r3, #13]
				pc_control.a = UART_RM25_getBits(data[8],2,1);
 800192a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800192c:	7a1b      	ldrb	r3, [r3, #8]
 800192e:	2201      	movs	r2, #1
 8001930:	2102      	movs	r1, #2
 8001932:	4618      	mov	r0, r3
 8001934:	f000 f96c 	bl	8001c10 <UART_RM25_getBits>
 8001938:	4603      	mov	r3, r0
 800193a:	461a      	mov	r2, r3
 800193c:	4b78      	ldr	r3, [pc, #480]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 800193e:	739a      	strb	r2, [r3, #14]
				pc_control.d = UART_RM25_getBits(data[8],3,1);
 8001940:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001942:	7a1b      	ldrb	r3, [r3, #8]
 8001944:	2201      	movs	r2, #1
 8001946:	2103      	movs	r1, #3
 8001948:	4618      	mov	r0, r3
 800194a:	f000 f961 	bl	8001c10 <UART_RM25_getBits>
 800194e:	4603      	mov	r3, r0
 8001950:	461a      	mov	r2, r3
 8001952:	4b73      	ldr	r3, [pc, #460]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001954:	73da      	strb	r2, [r3, #15]
				pc_control.shift = UART_RM25_getBits(data[8],4,1);
 8001956:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001958:	7a1b      	ldrb	r3, [r3, #8]
 800195a:	2201      	movs	r2, #1
 800195c:	2104      	movs	r1, #4
 800195e:	4618      	mov	r0, r3
 8001960:	f000 f956 	bl	8001c10 <UART_RM25_getBits>
 8001964:	4603      	mov	r3, r0
 8001966:	461a      	mov	r2, r3
 8001968:	4b6d      	ldr	r3, [pc, #436]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 800196a:	741a      	strb	r2, [r3, #16]
				pc_control.ctrl = UART_RM25_getBits(data[8],5,1);
 800196c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800196e:	7a1b      	ldrb	r3, [r3, #8]
 8001970:	2201      	movs	r2, #1
 8001972:	2105      	movs	r1, #5
 8001974:	4618      	mov	r0, r3
 8001976:	f000 f94b 	bl	8001c10 <UART_RM25_getBits>
 800197a:	4603      	mov	r3, r0
 800197c:	461a      	mov	r2, r3
 800197e:	4b68      	ldr	r3, [pc, #416]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001980:	745a      	strb	r2, [r3, #17]
				pc_control.q = UART_RM25_getBits(data[8],6,1);
 8001982:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001984:	7a1b      	ldrb	r3, [r3, #8]
 8001986:	2201      	movs	r2, #1
 8001988:	2106      	movs	r1, #6
 800198a:	4618      	mov	r0, r3
 800198c:	f000 f940 	bl	8001c10 <UART_RM25_getBits>
 8001990:	4603      	mov	r3, r0
 8001992:	461a      	mov	r2, r3
 8001994:	4b62      	ldr	r3, [pc, #392]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001996:	749a      	strb	r2, [r3, #18]
				pc_control.e = UART_RM25_getBits(data[8],7,1);
 8001998:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800199a:	7a1b      	ldrb	r3, [r3, #8]
 800199c:	2201      	movs	r2, #1
 800199e:	2107      	movs	r1, #7
 80019a0:	4618      	mov	r0, r3
 80019a2:	f000 f935 	bl	8001c10 <UART_RM25_getBits>
 80019a6:	4603      	mov	r3, r0
 80019a8:	461a      	mov	r2, r3
 80019aa:	4b5d      	ldr	r3, [pc, #372]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 80019ac:	74da      	strb	r2, [r3, #19]
				pc_control.r = UART_RM25_getBits(data[9],0,1);
 80019ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80019b0:	7a5b      	ldrb	r3, [r3, #9]
 80019b2:	2201      	movs	r2, #1
 80019b4:	2100      	movs	r1, #0
 80019b6:	4618      	mov	r0, r3
 80019b8:	f000 f92a 	bl	8001c10 <UART_RM25_getBits>
 80019bc:	4603      	mov	r3, r0
 80019be:	461a      	mov	r2, r3
 80019c0:	4b57      	ldr	r3, [pc, #348]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 80019c2:	751a      	strb	r2, [r3, #20]
				pc_control.f = UART_RM25_getBits(data[9],1,1);
 80019c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80019c6:	7a5b      	ldrb	r3, [r3, #9]
 80019c8:	2201      	movs	r2, #1
 80019ca:	2101      	movs	r1, #1
 80019cc:	4618      	mov	r0, r3
 80019ce:	f000 f91f 	bl	8001c10 <UART_RM25_getBits>
 80019d2:	4603      	mov	r3, r0
 80019d4:	461a      	mov	r2, r3
 80019d6:	4b52      	ldr	r3, [pc, #328]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 80019d8:	755a      	strb	r2, [r3, #21]
				pc_control.g = UART_RM25_getBits(data[9],2,1);
 80019da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80019dc:	7a5b      	ldrb	r3, [r3, #9]
 80019de:	2201      	movs	r2, #1
 80019e0:	2102      	movs	r1, #2
 80019e2:	4618      	mov	r0, r3
 80019e4:	f000 f914 	bl	8001c10 <UART_RM25_getBits>
 80019e8:	4603      	mov	r3, r0
 80019ea:	461a      	mov	r2, r3
 80019ec:	4b4c      	ldr	r3, [pc, #304]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 80019ee:	759a      	strb	r2, [r3, #22]
				pc_control.z = UART_RM25_getBits(data[9],3,1);
 80019f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80019f2:	7a5b      	ldrb	r3, [r3, #9]
 80019f4:	2201      	movs	r2, #1
 80019f6:	2103      	movs	r1, #3
 80019f8:	4618      	mov	r0, r3
 80019fa:	f000 f909 	bl	8001c10 <UART_RM25_getBits>
 80019fe:	4603      	mov	r3, r0
 8001a00:	461a      	mov	r2, r3
 8001a02:	4b47      	ldr	r3, [pc, #284]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001a04:	75da      	strb	r2, [r3, #23]
				pc_control.x = UART_RM25_getBits(data[9],4,1);
 8001a06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a08:	7a5b      	ldrb	r3, [r3, #9]
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	2104      	movs	r1, #4
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f000 f8fe 	bl	8001c10 <UART_RM25_getBits>
 8001a14:	4603      	mov	r3, r0
 8001a16:	461a      	mov	r2, r3
 8001a18:	4b41      	ldr	r3, [pc, #260]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001a1a:	761a      	strb	r2, [r3, #24]
				pc_control.c = UART_RM25_getBits(data[9],5,1);
 8001a1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a1e:	7a5b      	ldrb	r3, [r3, #9]
 8001a20:	2201      	movs	r2, #1
 8001a22:	2105      	movs	r1, #5
 8001a24:	4618      	mov	r0, r3
 8001a26:	f000 f8f3 	bl	8001c10 <UART_RM25_getBits>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001a30:	765a      	strb	r2, [r3, #25]
				pc_control.v = UART_RM25_getBits(data[9],6,1);
 8001a32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a34:	7a5b      	ldrb	r3, [r3, #9]
 8001a36:	2201      	movs	r2, #1
 8001a38:	2106      	movs	r1, #6
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f000 f8e8 	bl	8001c10 <UART_RM25_getBits>
 8001a40:	4603      	mov	r3, r0
 8001a42:	461a      	mov	r2, r3
 8001a44:	4b36      	ldr	r3, [pc, #216]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001a46:	769a      	strb	r2, [r3, #26]
				pc_control.b = UART_RM25_getBits(data[9],7,1);
 8001a48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a4a:	7a5b      	ldrb	r3, [r3, #9]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	2107      	movs	r1, #7
 8001a50:	4618      	mov	r0, r3
 8001a52:	f000 f8dd 	bl	8001c10 <UART_RM25_getBits>
 8001a56:	4603      	mov	r3, r0
 8001a58:	461a      	mov	r2, r3
 8001a5a:	4b31      	ldr	r3, [pc, #196]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001a5c:	76da      	strb	r2, [r3, #27]
				PC_CONTROL_RxEventCallback(pc_control.mouse_x,pc_control.mouse_y,pc_control.mouse_z,pc_control.left_button_down,pc_control.right_button_down,pc_control.w,pc_control.s,pc_control.a,pc_control.d,pc_control.shift,pc_control.ctrl,pc_control.q,pc_control.e,pc_control.r,pc_control.f,pc_control.g,pc_control.z,pc_control.x,pc_control.c,pc_control.v,pc_control.b);
 8001a5e:	4b30      	ldr	r3, [pc, #192]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001a60:	f9b3 c000 	ldrsh.w	ip, [r3]
 8001a64:	4b2e      	ldr	r3, [pc, #184]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001a66:	f9b3 e002 	ldrsh.w	lr, [r3, #2]
 8001a6a:	4b2d      	ldr	r3, [pc, #180]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001a6c:	f9b3 8004 	ldrsh.w	r8, [r3, #4]
 8001a70:	4b2b      	ldr	r3, [pc, #172]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001a72:	f893 9006 	ldrb.w	r9, [r3, #6]
 8001a76:	4b2a      	ldr	r3, [pc, #168]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001a78:	79db      	ldrb	r3, [r3, #7]
 8001a7a:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a7c:	4b28      	ldr	r3, [pc, #160]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001a7e:	7b1a      	ldrb	r2, [r3, #12]
 8001a80:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001a82:	4b27      	ldr	r3, [pc, #156]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001a84:	7b59      	ldrb	r1, [r3, #13]
 8001a86:	6279      	str	r1, [r7, #36]	@ 0x24
 8001a88:	4b25      	ldr	r3, [pc, #148]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001a8a:	7b98      	ldrb	r0, [r3, #14]
 8001a8c:	6238      	str	r0, [r7, #32]
 8001a8e:	4b24      	ldr	r3, [pc, #144]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001a90:	7bdc      	ldrb	r4, [r3, #15]
 8001a92:	61fc      	str	r4, [r7, #28]
 8001a94:	4b22      	ldr	r3, [pc, #136]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001a96:	7c1d      	ldrb	r5, [r3, #16]
 8001a98:	61bd      	str	r5, [r7, #24]
 8001a9a:	4b21      	ldr	r3, [pc, #132]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001a9c:	7c5e      	ldrb	r6, [r3, #17]
 8001a9e:	617e      	str	r6, [r7, #20]
 8001aa0:	4b1f      	ldr	r3, [pc, #124]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001aa2:	f893 b012 	ldrb.w	fp, [r3, #18]
 8001aa6:	465b      	mov	r3, fp
 8001aa8:	613b      	str	r3, [r7, #16]
 8001aaa:	4b1d      	ldr	r3, [pc, #116]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001aac:	f893 b013 	ldrb.w	fp, [r3, #19]
 8001ab0:	465a      	mov	r2, fp
 8001ab2:	60fa      	str	r2, [r7, #12]
 8001ab4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001ab6:	f893 b014 	ldrb.w	fp, [r3, #20]
 8001aba:	4659      	mov	r1, fp
 8001abc:	60b9      	str	r1, [r7, #8]
 8001abe:	4b18      	ldr	r3, [pc, #96]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001ac0:	7d5e      	ldrb	r6, [r3, #21]
 8001ac2:	4b17      	ldr	r3, [pc, #92]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001ac4:	7d9d      	ldrb	r5, [r3, #22]
 8001ac6:	4b16      	ldr	r3, [pc, #88]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001ac8:	7ddc      	ldrb	r4, [r3, #23]
 8001aca:	4b15      	ldr	r3, [pc, #84]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001acc:	7e18      	ldrb	r0, [r3, #24]
 8001ace:	4b14      	ldr	r3, [pc, #80]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001ad0:	7e59      	ldrb	r1, [r3, #25]
 8001ad2:	4b13      	ldr	r3, [pc, #76]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001ad4:	7e9a      	ldrb	r2, [r3, #26]
 8001ad6:	4b12      	ldr	r3, [pc, #72]	@ (8001b20 <HAL_UARTEx_RxEventCallback+0xfc4>)
 8001ad8:	7edb      	ldrb	r3, [r3, #27]
 8001ada:	9310      	str	r3, [sp, #64]	@ 0x40
 8001adc:	920f      	str	r2, [sp, #60]	@ 0x3c
 8001ade:	910e      	str	r1, [sp, #56]	@ 0x38
 8001ae0:	900d      	str	r0, [sp, #52]	@ 0x34
 8001ae2:	940c      	str	r4, [sp, #48]	@ 0x30
 8001ae4:	950b      	str	r5, [sp, #44]	@ 0x2c
 8001ae6:	960a      	str	r6, [sp, #40]	@ 0x28
 8001ae8:	68b9      	ldr	r1, [r7, #8]
 8001aea:	9109      	str	r1, [sp, #36]	@ 0x24
 8001aec:	68fa      	ldr	r2, [r7, #12]
 8001aee:	9208      	str	r2, [sp, #32]
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	9307      	str	r3, [sp, #28]
 8001af4:	697e      	ldr	r6, [r7, #20]
 8001af6:	9606      	str	r6, [sp, #24]
 8001af8:	69bd      	ldr	r5, [r7, #24]
 8001afa:	9505      	str	r5, [sp, #20]
 8001afc:	69fc      	ldr	r4, [r7, #28]
 8001afe:	9404      	str	r4, [sp, #16]
 8001b00:	6a38      	ldr	r0, [r7, #32]
 8001b02:	9003      	str	r0, [sp, #12]
 8001b04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b06:	9102      	str	r1, [sp, #8]
 8001b08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b0a:	9201      	str	r2, [sp, #4]
 8001b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b0e:	9300      	str	r3, [sp, #0]
 8001b10:	464b      	mov	r3, r9
 8001b12:	4642      	mov	r2, r8
 8001b14:	4671      	mov	r1, lr
 8001b16:	4660      	mov	r0, ip
 8001b18:	f000 fa13 	bl	8001f42 <PC_CONTROL_RxEventCallback>
				break;
 8001b1c:	e068      	b.n	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
 8001b1e:	bf00      	nop
 8001b20:	20000278 	.word	0x20000278
			}
			case CUSTOM_CONTROLLER_CLIENT_HEADER : {
				break;
			}
			case MINIMAP_DATA_HEADER : {
				memcpy(&map_data.intention,&data[0],1);
 8001b24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b26:	781a      	ldrb	r2, [r3, #0]
 8001b28:	4b35      	ldr	r3, [pc, #212]	@ (8001c00 <HAL_UARTEx_RxEventCallback+0x10a4>)
 8001b2a:	701a      	strb	r2, [r3, #0]
				memcpy(&map_data.start_position_x,&data[1],2);
 8001b2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b2e:	3301      	adds	r3, #1
 8001b30:	881b      	ldrh	r3, [r3, #0]
 8001b32:	b29a      	uxth	r2, r3
 8001b34:	4b32      	ldr	r3, [pc, #200]	@ (8001c00 <HAL_UARTEx_RxEventCallback+0x10a4>)
 8001b36:	805a      	strh	r2, [r3, #2]
				memcpy(&map_data.start_position_y,&data[3],2);
 8001b38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b3a:	3303      	adds	r3, #3
 8001b3c:	881b      	ldrh	r3, [r3, #0]
 8001b3e:	b29a      	uxth	r2, r3
 8001b40:	4b2f      	ldr	r3, [pc, #188]	@ (8001c00 <HAL_UARTEx_RxEventCallback+0x10a4>)
 8001b42:	809a      	strh	r2, [r3, #4]
				memcpy(&map_data.delta_x,&data[5],49);
 8001b44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b46:	3305      	adds	r3, #5
 8001b48:	4a2d      	ldr	r2, [pc, #180]	@ (8001c00 <HAL_UARTEx_RxEventCallback+0x10a4>)
 8001b4a:	1d90      	adds	r0, r2, #6
 8001b4c:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8001b50:	4602      	mov	r2, r0
 8001b52:	4619      	mov	r1, r3
 8001b54:	f8d1 c000 	ldr.w	ip, [r1]
 8001b58:	684e      	ldr	r6, [r1, #4]
 8001b5a:	688d      	ldr	r5, [r1, #8]
 8001b5c:	68c9      	ldr	r1, [r1, #12]
 8001b5e:	f8c2 c000 	str.w	ip, [r2]
 8001b62:	6056      	str	r6, [r2, #4]
 8001b64:	6095      	str	r5, [r2, #8]
 8001b66:	60d1      	str	r1, [r2, #12]
 8001b68:	3310      	adds	r3, #16
 8001b6a:	3010      	adds	r0, #16
 8001b6c:	42a3      	cmp	r3, r4
 8001b6e:	d1ef      	bne.n	8001b50 <HAL_UARTEx_RxEventCallback+0xff4>
 8001b70:	4602      	mov	r2, r0
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	7013      	strb	r3, [r2, #0]
				memcpy(&map_data.delta_y,&data[54],49);
 8001b76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b78:	3336      	adds	r3, #54	@ 0x36
 8001b7a:	4a21      	ldr	r2, [pc, #132]	@ (8001c00 <HAL_UARTEx_RxEventCallback+0x10a4>)
 8001b7c:	f102 0037 	add.w	r0, r2, #55	@ 0x37
 8001b80:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8001b84:	4602      	mov	r2, r0
 8001b86:	4619      	mov	r1, r3
 8001b88:	f8d1 c000 	ldr.w	ip, [r1]
 8001b8c:	684e      	ldr	r6, [r1, #4]
 8001b8e:	688d      	ldr	r5, [r1, #8]
 8001b90:	68c9      	ldr	r1, [r1, #12]
 8001b92:	f8c2 c000 	str.w	ip, [r2]
 8001b96:	6056      	str	r6, [r2, #4]
 8001b98:	6095      	str	r5, [r2, #8]
 8001b9a:	60d1      	str	r1, [r2, #12]
 8001b9c:	3310      	adds	r3, #16
 8001b9e:	3010      	adds	r0, #16
 8001ba0:	42a3      	cmp	r3, r4
 8001ba2:	d1ef      	bne.n	8001b84 <HAL_UARTEx_RxEventCallback+0x1028>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	7013      	strb	r3, [r2, #0]
				memcpy(&map_data.sender_id,&data[103],2);
 8001baa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bac:	3367      	adds	r3, #103	@ 0x67
 8001bae:	881b      	ldrh	r3, [r3, #0]
 8001bb0:	b29a      	uxth	r2, r3
 8001bb2:	4b13      	ldr	r3, [pc, #76]	@ (8001c00 <HAL_UARTEx_RxEventCallback+0x10a4>)
 8001bb4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
				MINIMAP_DATA_RxEventCallback(map_data.intention, map_data.start_position_x, map_data.start_position_y, map_data.delta_x, map_data.delta_y, map_data.sender_id);
 8001bb8:	4b11      	ldr	r3, [pc, #68]	@ (8001c00 <HAL_UARTEx_RxEventCallback+0x10a4>)
 8001bba:	7818      	ldrb	r0, [r3, #0]
 8001bbc:	4b10      	ldr	r3, [pc, #64]	@ (8001c00 <HAL_UARTEx_RxEventCallback+0x10a4>)
 8001bbe:	8859      	ldrh	r1, [r3, #2]
 8001bc0:	4b0f      	ldr	r3, [pc, #60]	@ (8001c00 <HAL_UARTEx_RxEventCallback+0x10a4>)
 8001bc2:	889a      	ldrh	r2, [r3, #4]
 8001bc4:	4b0e      	ldr	r3, [pc, #56]	@ (8001c00 <HAL_UARTEx_RxEventCallback+0x10a4>)
 8001bc6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8001bca:	9301      	str	r3, [sp, #4]
 8001bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8001c04 <HAL_UARTEx_RxEventCallback+0x10a8>)
 8001bce:	9300      	str	r3, [sp, #0]
 8001bd0:	4b0d      	ldr	r3, [pc, #52]	@ (8001c08 <HAL_UARTEx_RxEventCallback+0x10ac>)
 8001bd2:	f000 f9ca 	bl	8001f6a <MINIMAP_DATA_RxEventCallback>
				break;
 8001bd6:	e00b      	b.n	8001bf0 <HAL_UARTEx_RxEventCallback+0x1094>
			}
			case CUSTOM_MESSAGE_HEADER : {
				//UART_Printf(&huart1,"CallBack Check");
				memcpy(&custom_message.custom_message,data,128);
 8001bd8:	4a0c      	ldr	r2, [pc, #48]	@ (8001c0c <HAL_UARTEx_RxEventCallback+0x10b0>)
 8001bda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bdc:	4610      	mov	r0, r2
 8001bde:	4619      	mov	r1, r3
 8001be0:	2380      	movs	r3, #128	@ 0x80
 8001be2:	461a      	mov	r2, r3
 8001be4:	f005 fed4 	bl	8007990 <memcpy>
				CUSTOM_MESSAGE_RxEventCallback(custom_message.custom_message);
 8001be8:	4808      	ldr	r0, [pc, #32]	@ (8001c0c <HAL_UARTEx_RxEventCallback+0x10b0>)
 8001bea:	f000 f9ce 	bl	8001f8a <CUSTOM_MESSAGE_RxEventCallback>
				break;
 8001bee:	bf00      	nop
 8001bf0:	46d5      	mov	sp, sl
 8001bf2:	f8d7 d004 	ldr.w	sp, [r7, #4]
			}
		}
	}
}
 8001bf6:	bf00      	nop
 8001bf8:	3774      	adds	r7, #116	@ 0x74
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c00:	2000020c 	.word	0x2000020c
 8001c04:	20000243 	.word	0x20000243
 8001c08:	20000212 	.word	0x20000212
 8001c0c:	200002b4 	.word	0x200002b4

08001c10 <UART_RM25_getBits>:
		seq=0;
	}
}


uint8_t UART_RM25_getBits(uint8_t data, uint8_t startBit, uint8_t len){
 8001c10:	b480      	push	{r7}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	4603      	mov	r3, r0
 8001c18:	71fb      	strb	r3, [r7, #7]
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	71bb      	strb	r3, [r7, #6]
 8001c1e:	4613      	mov	r3, r2
 8001c20:	717b      	strb	r3, [r7, #5]
	uint8_t result = 0;
 8001c22:	2300      	movs	r3, #0
 8001c24:	73fb      	strb	r3, [r7, #15]
	for(uint8_t index=0;index<len;index++){
 8001c26:	2300      	movs	r3, #0
 8001c28:	73bb      	strb	r3, [r7, #14]
 8001c2a:	e013      	b.n	8001c54 <UART_RM25_getBits+0x44>
		result = result | (((data>>(startBit+index))& 1)<<index);
 8001c2c:	79fa      	ldrb	r2, [r7, #7]
 8001c2e:	79b9      	ldrb	r1, [r7, #6]
 8001c30:	7bbb      	ldrb	r3, [r7, #14]
 8001c32:	440b      	add	r3, r1
 8001c34:	fa42 f303 	asr.w	r3, r2, r3
 8001c38:	f003 0201 	and.w	r2, r3, #1
 8001c3c:	7bbb      	ldrb	r3, [r7, #14]
 8001c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c42:	b25a      	sxtb	r2, r3
 8001c44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	b25b      	sxtb	r3, r3
 8001c4c:	73fb      	strb	r3, [r7, #15]
	for(uint8_t index=0;index<len;index++){
 8001c4e:	7bbb      	ldrb	r3, [r7, #14]
 8001c50:	3301      	adds	r3, #1
 8001c52:	73bb      	strb	r3, [r7, #14]
 8001c54:	7bba      	ldrb	r2, [r7, #14]
 8001c56:	797b      	ldrb	r3, [r7, #5]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d3e7      	bcc.n	8001c2c <UART_RM25_getBits+0x1c>
	}
	return result;
 8001c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3714      	adds	r7, #20
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr

08001c6a <GAME_STATUS_RxEventCallback>:

__weak void GAME_STATUS_RxEventCallback(uint8_t game_type,uint8_t current_stage,uint8_t game_progress, uint16_t stage_remain_time,uint64_t SyncTimeStamp){
 8001c6a:	b490      	push	{r4, r7}
 8001c6c:	b082      	sub	sp, #8
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	4604      	mov	r4, r0
 8001c72:	4608      	mov	r0, r1
 8001c74:	4611      	mov	r1, r2
 8001c76:	461a      	mov	r2, r3
 8001c78:	4623      	mov	r3, r4
 8001c7a:	71fb      	strb	r3, [r7, #7]
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	71bb      	strb	r3, [r7, #6]
 8001c80:	460b      	mov	r3, r1
 8001c82:	717b      	strb	r3, [r7, #5]
 8001c84:	4613      	mov	r3, r2
 8001c86:	807b      	strh	r3, [r7, #2]
	//NOTE: This function should not be modified
}
 8001c88:	bf00      	nop
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bc90      	pop	{r4, r7}
 8001c90:	4770      	bx	lr

08001c92 <GAME_RESULT_RxEventCallback>:

__weak void GAME_RESULT_RxEventCallback(uint8_t winner){
 8001c92:	b480      	push	{r7}
 8001c94:	b083      	sub	sp, #12
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	4603      	mov	r3, r0
 8001c9a:	71fb      	strb	r3, [r7, #7]
	//NOTE: This function should not be modified
}
 8001c9c:	bf00      	nop
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <ROBOT_HP_HEADER_RxEventCallback>:

__weak void ROBOT_HP_HEADER_RxEventCallback(uint16_t red_1_robot_HP, uint16_t red_2_robot_HP, uint16_t red_3_robot_HP, uint16_t red_4_robot_HP, uint16_t red_7_robot_HP, uint16_t red_outpost_HP, uint16_t red_base_HP, uint16_t blue_1_robot_HP, uint16_t blue_2_robot_HP, uint16_t blue_3_robot_HP, uint16_t blue_4_robot_HP, uint16_t blue_7_robot_HP, uint16_t blue_outpost_HP, uint16_t blue_base_HP){
 8001ca8:	b490      	push	{r4, r7}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	4604      	mov	r4, r0
 8001cb0:	4608      	mov	r0, r1
 8001cb2:	4611      	mov	r1, r2
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	4623      	mov	r3, r4
 8001cb8:	80fb      	strh	r3, [r7, #6]
 8001cba:	4603      	mov	r3, r0
 8001cbc:	80bb      	strh	r3, [r7, #4]
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	807b      	strh	r3, [r7, #2]
 8001cc2:	4613      	mov	r3, r2
 8001cc4:	803b      	strh	r3, [r7, #0]
	//NOTE: This function should not be modified
}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bc90      	pop	{r4, r7}
 8001cce:	4770      	bx	lr

08001cd0 <EVENT_DATA_RxEventCallback>:

__weak void EVENT_DATA_RxEventCallback(uint8_t resupply_zone_1, uint8_t resupply_zone_2, uint8_t resupply_zone_3, uint8_t small_power_rune, uint8_t large_power_rune, uint8_t central_elevated_ground, uint8_t trapezoid_elevated_ground, uint16_t last_dart_hit, uint8_t last_dart_hit_target, uint8_t central_buff){
 8001cd0:	b490      	push	{r4, r7}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	4604      	mov	r4, r0
 8001cd8:	4608      	mov	r0, r1
 8001cda:	4611      	mov	r1, r2
 8001cdc:	461a      	mov	r2, r3
 8001cde:	4623      	mov	r3, r4
 8001ce0:	71fb      	strb	r3, [r7, #7]
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	71bb      	strb	r3, [r7, #6]
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	717b      	strb	r3, [r7, #5]
 8001cea:	4613      	mov	r3, r2
 8001cec:	713b      	strb	r3, [r7, #4]
	//NOTE: This function should not be modified
}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bc90      	pop	{r4, r7}
 8001cf6:	4770      	bx	lr

08001cf8 <REFEREE_WARNING_RxEventCallback>:

__weak void REFEREE_WARNING_RxEventCallback(uint8_t penalty,uint8_t offending_robot_id,uint8_t count){
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	71fb      	strb	r3, [r7, #7]
 8001d02:	460b      	mov	r3, r1
 8001d04:	71bb      	strb	r3, [r7, #6]
 8001d06:	4613      	mov	r3, r2
 8001d08:	717b      	strb	r3, [r7, #5]
	//NOTE: This function should not be modified
}
 8001d0a:	bf00      	nop
 8001d0c:	370c      	adds	r7, #12
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr

08001d16 <DART_INFO_RxEventCallback>:

__weak void DART_INFO_RxEventCallback(uint8_t dart_remaining_time,uint8_t last_dart_hit_target,uint8_t last_target_hit_count, uint8_t current_dart_target){
 8001d16:	b490      	push	{r4, r7}
 8001d18:	b082      	sub	sp, #8
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	4604      	mov	r4, r0
 8001d1e:	4608      	mov	r0, r1
 8001d20:	4611      	mov	r1, r2
 8001d22:	461a      	mov	r2, r3
 8001d24:	4623      	mov	r3, r4
 8001d26:	71fb      	strb	r3, [r7, #7]
 8001d28:	4603      	mov	r3, r0
 8001d2a:	71bb      	strb	r3, [r7, #6]
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	717b      	strb	r3, [r7, #5]
 8001d30:	4613      	mov	r3, r2
 8001d32:	713b      	strb	r3, [r7, #4]
	//NOTE: This function should not be modified
}
 8001d34:	bf00      	nop
 8001d36:	3708      	adds	r7, #8
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bc90      	pop	{r4, r7}
 8001d3c:	4770      	bx	lr

08001d3e <ROBOT_STATUS_RxEventCallback>:

__weak void ROBOT_STATUS_RxEventCallback(uint8_t robot_id, uint8_t robot_level, uint16_t current_HP, uint16_t maximum_HP, uint16_t shooter_barrel_cooling_value, uint16_t shooter_barrel_heat_limit, uint16_t chassis_power_limit, uint8_t power_management_gimbal_output, uint8_t power_management_chassis_output, uint8_t power_management_shooter_output){
 8001d3e:	b490      	push	{r4, r7}
 8001d40:	b082      	sub	sp, #8
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	4604      	mov	r4, r0
 8001d46:	4608      	mov	r0, r1
 8001d48:	4611      	mov	r1, r2
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	4623      	mov	r3, r4
 8001d4e:	71fb      	strb	r3, [r7, #7]
 8001d50:	4603      	mov	r3, r0
 8001d52:	71bb      	strb	r3, [r7, #6]
 8001d54:	460b      	mov	r3, r1
 8001d56:	80bb      	strh	r3, [r7, #4]
 8001d58:	4613      	mov	r3, r2
 8001d5a:	807b      	strh	r3, [r7, #2]
	//NOTE: This function should not be modified
}
 8001d5c:	bf00      	nop
 8001d5e:	3708      	adds	r7, #8
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bc90      	pop	{r4, r7}
 8001d64:	4770      	bx	lr

08001d66 <POWER_HEAT_DATA_RxEventCallback>:

__weak void POWER_HEAT_DATA_RxEventCallback(uint16_t buffer_energy, uint16_t shooter_17mm_1_barrel_heat, uint16_t shooter_17mm_2_barrel_heat, uint16_t shooter_42mm_barrel_heat){
 8001d66:	b490      	push	{r4, r7}
 8001d68:	b082      	sub	sp, #8
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	4604      	mov	r4, r0
 8001d6e:	4608      	mov	r0, r1
 8001d70:	4611      	mov	r1, r2
 8001d72:	461a      	mov	r2, r3
 8001d74:	4623      	mov	r3, r4
 8001d76:	80fb      	strh	r3, [r7, #6]
 8001d78:	4603      	mov	r3, r0
 8001d7a:	80bb      	strh	r3, [r7, #4]
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	807b      	strh	r3, [r7, #2]
 8001d80:	4613      	mov	r3, r2
 8001d82:	803b      	strh	r3, [r7, #0]
	//NOTE: This function should not be modified
}
 8001d84:	bf00      	nop
 8001d86:	3708      	adds	r7, #8
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bc90      	pop	{r4, r7}
 8001d8c:	4770      	bx	lr

08001d8e <ROBOT_POSITION_RxEventCallback>:

__weak void ROBOT_POSITION_RxEventCallback(float x, float y, float angle){
 8001d8e:	b480      	push	{r7}
 8001d90:	b085      	sub	sp, #20
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	ed87 0a03 	vstr	s0, [r7, #12]
 8001d98:	edc7 0a02 	vstr	s1, [r7, #8]
 8001d9c:	ed87 1a01 	vstr	s2, [r7, #4]
	//NOTE: This function should not be modified
}
 8001da0:	bf00      	nop
 8001da2:	3714      	adds	r7, #20
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <BUFF_RxEventCallback>:

__weak void BUFF_RxEventCallback(uint8_t recovery_buff, uint8_t cooling_buff, uint8_t defence_buff, uint8_t vulnerability_buff, uint16_t attack_buff, uint8_t remaining_energy){
 8001dac:	b490      	push	{r4, r7}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4604      	mov	r4, r0
 8001db4:	4608      	mov	r0, r1
 8001db6:	4611      	mov	r1, r2
 8001db8:	461a      	mov	r2, r3
 8001dba:	4623      	mov	r3, r4
 8001dbc:	71fb      	strb	r3, [r7, #7]
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71bb      	strb	r3, [r7, #6]
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	717b      	strb	r3, [r7, #5]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	713b      	strb	r3, [r7, #4]
	//NOTE: This function should not be modified
}
 8001dca:	bf00      	nop
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bc90      	pop	{r4, r7}
 8001dd2:	4770      	bx	lr

08001dd4 <DAMAGE_SOURCE_RxEventCallback>:

__weak void DAMAGE_SOURCE_RxEventCallback(uint8_t armor_id, uint8_t HP_deduction_reason){
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	460a      	mov	r2, r1
 8001dde:	71fb      	strb	r3, [r7, #7]
 8001de0:	4613      	mov	r3, r2
 8001de2:	71bb      	strb	r3, [r7, #6]
	//NOTE: This function should not be modified
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <PROJECTILE_INFO_RxEventCallback>:

__weak void PROJECTILE_INFO_RxEventCallback(uint8_t bullet_type, uint8_t shooter_number, uint8_t launching_frequency,float initial_speed){
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	ed87 0a00 	vstr	s0, [r7]
 8001dfc:	71fb      	strb	r3, [r7, #7]
 8001dfe:	460b      	mov	r3, r1
 8001e00:	71bb      	strb	r3, [r7, #6]
 8001e02:	4613      	mov	r3, r2
 8001e04:	717b      	strb	r3, [r7, #5]
	//NOTE: This function should not be modified
}
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr

08001e12 <PROJECTILE_ALLOWANCE_RxEventCallback>:

__weak void PROJECTILE_ALLOWANCE_RxEventCallback(uint16_t projectile_allowance_17mm, uint16_t projectile_allowance_42mm, uint16_t remaining_gold_coin){
 8001e12:	b480      	push	{r7}
 8001e14:	b083      	sub	sp, #12
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	4603      	mov	r3, r0
 8001e1a:	80fb      	strh	r3, [r7, #6]
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	80bb      	strh	r3, [r7, #4]
 8001e20:	4613      	mov	r3, r2
 8001e22:	807b      	strh	r3, [r7, #2]
	//NOTE: This function should not be modified
}
 8001e24:	bf00      	nop
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <RFID_RxEventCallback>:

__weak void RFID_RxEventCallback(uint32_t rfid_status){
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
	//NOTE: This function should not be modified
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <DART_COMMAND_RxEventCallback>:

__weak void DART_COMMAND_RxEventCallback(uint8_t dart_launch_opening_status, uint16_t target_change_remaining_time, uint16_t latest_launch_cmd_remaining_time){
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	71fb      	strb	r3, [r7, #7]
 8001e4e:	460b      	mov	r3, r1
 8001e50:	80bb      	strh	r3, [r7, #4]
 8001e52:	4613      	mov	r3, r2
 8001e54:	807b      	strh	r3, [r7, #2]
	//NOTE: This function should not be modified
}
 8001e56:	bf00      	nop
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <TEAM_POSITION_RxEventCallback>:

__weak void TEAM_POSITION_RxEventCallback(float hero_x, float hero_y, float engineer_x, float engineer_y, float standard_3_x, float standard_3_y, float standard_4_x, float standard_4_y, float standard_5_x, float standard_5_y){
 8001e62:	b480      	push	{r7}
 8001e64:	b08b      	sub	sp, #44	@ 0x2c
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8001e6c:	edc7 0a08 	vstr	s1, [r7, #32]
 8001e70:	ed87 1a07 	vstr	s2, [r7, #28]
 8001e74:	edc7 1a06 	vstr	s3, [r7, #24]
 8001e78:	ed87 2a05 	vstr	s4, [r7, #20]
 8001e7c:	edc7 2a04 	vstr	s5, [r7, #16]
 8001e80:	ed87 3a03 	vstr	s6, [r7, #12]
 8001e84:	edc7 3a02 	vstr	s7, [r7, #8]
 8001e88:	ed87 4a01 	vstr	s8, [r7, #4]
 8001e8c:	edc7 4a00 	vstr	s9, [r7]
	//NOTE: This function should not be modified
}
 8001e90:	bf00      	nop
 8001e92:	372c      	adds	r7, #44	@ 0x2c
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr

08001e9c <RADAR_MARKING_RxEventCallback>:

__weak void RADAR_MARKING_RxEventCallback(uint8_t mark_hero_progress, uint8_t mark_engineer_progress, uint8_t mark_standard_3_progress, uint8_t mark_standard_4_progress, uint8_t mark_sentry_progress){
 8001e9c:	b490      	push	{r4, r7}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	4604      	mov	r4, r0
 8001ea4:	4608      	mov	r0, r1
 8001ea6:	4611      	mov	r1, r2
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	4623      	mov	r3, r4
 8001eac:	71fb      	strb	r3, [r7, #7]
 8001eae:	4603      	mov	r3, r0
 8001eb0:	71bb      	strb	r3, [r7, #6]
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	717b      	strb	r3, [r7, #5]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	713b      	strb	r3, [r7, #4]
	//NOTE: This function should not be modified
}
 8001eba:	bf00      	nop
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc90      	pop	{r4, r7}
 8001ec2:	4770      	bx	lr

08001ec4 <SENTRY_RxEventCallback>:

__weak void SENTRY_RxEventCallback(uint16_t exchanged_projectiles, uint8_t projectile_exchange_count, uint8_t HP_exchange_count, uint8_t confirm_free_respawn, uint8_t instant_respawn_available, uint16_t instant_respawn_cost, uint8_t in_combat, uint16_t remaining_allowance_to_exchange){
 8001ec4:	b490      	push	{r4, r7}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	4604      	mov	r4, r0
 8001ecc:	4608      	mov	r0, r1
 8001ece:	4611      	mov	r1, r2
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	4623      	mov	r3, r4
 8001ed4:	80fb      	strh	r3, [r7, #6]
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	717b      	strb	r3, [r7, #5]
 8001eda:	460b      	mov	r3, r1
 8001edc:	713b      	strb	r3, [r7, #4]
 8001ede:	4613      	mov	r3, r2
 8001ee0:	70fb      	strb	r3, [r7, #3]
	//NOTE: This function should not be modified
}
 8001ee2:	bf00      	nop
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bc90      	pop	{r4, r7}
 8001eea:	4770      	bx	lr

08001eec <RADAR_BUFF_RxEventCallback>:

__weak void RADAR_BUFF_RxEventCallback(uint8_t double_vulnerability_chances, uint8_t double_vulnerability_triggered){
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	460a      	mov	r2, r1
 8001ef6:	71fb      	strb	r3, [r7, #7]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	71bb      	strb	r3, [r7, #6]
	//NOTE: This function should not be modified
}
 8001efc:	bf00      	nop
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <CUSTOM_CONTROLLER_ROBOT_RxEventCallback>:

__weak void ROBOT_INTERACTION_RxEventCallback(){
	//NOTE: This function should not be modified
}

__weak void CUSTOM_CONTROLLER_ROBOT_RxEventCallback(uint8_t customData[30]){
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
	//NOTE: This function should not be modified
}
 8001f10:	bf00      	nop
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <MINIMAP_COMMAND_RxEventCallback>:

__weak void MINIMAP_COMMAND_RxEventCallback(float target_position_x, float target_position_y, uint8_t cmd_keyboard, uint8_t target_robot_id, uint16_t cmd_source){
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	ed87 0a03 	vstr	s0, [r7, #12]
 8001f26:	edc7 0a02 	vstr	s1, [r7, #8]
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	71fb      	strb	r3, [r7, #7]
 8001f2e:	460b      	mov	r3, r1
 8001f30:	71bb      	strb	r3, [r7, #6]
 8001f32:	4613      	mov	r3, r2
 8001f34:	80bb      	strh	r3, [r7, #4]
	//NOTE: This function should not be modified
}
 8001f36:	bf00      	nop
 8001f38:	3714      	adds	r7, #20
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr

08001f42 <PC_CONTROL_RxEventCallback>:

__weak void PC_CONTROL_RxEventCallback(int16_t mouse_x, int16_t mouse_y, int16_t mouse_z, uint8_t left_button_down, uint8_t right_button_down, uint8_t w, uint8_t s, uint8_t a, uint8_t d, uint8_t shift,uint8_t ctrl,uint8_t q, uint8_t e, uint8_t r, uint8_t f, uint8_t g, uint8_t z, uint8_t x, uint8_t c, uint8_t v, uint8_t b){
 8001f42:	b490      	push	{r4, r7}
 8001f44:	b082      	sub	sp, #8
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	4604      	mov	r4, r0
 8001f4a:	4608      	mov	r0, r1
 8001f4c:	4611      	mov	r1, r2
 8001f4e:	461a      	mov	r2, r3
 8001f50:	4623      	mov	r3, r4
 8001f52:	80fb      	strh	r3, [r7, #6]
 8001f54:	4603      	mov	r3, r0
 8001f56:	80bb      	strh	r3, [r7, #4]
 8001f58:	460b      	mov	r3, r1
 8001f5a:	807b      	strh	r3, [r7, #2]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	707b      	strb	r3, [r7, #1]
	//NOTE: This function should not be modified
}
 8001f60:	bf00      	nop
 8001f62:	3708      	adds	r7, #8
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bc90      	pop	{r4, r7}
 8001f68:	4770      	bx	lr

08001f6a <MINIMAP_DATA_RxEventCallback>:

__weak void CUSTOM_CONTROLLER_CLIENT_RxEventCallback(uint16_t key_value, uint16_t x_position, uint16_t mouse_left, uint16_t y_position, uint16_t mouse_right){
	//NOTE: This function should not be modified
}

__weak void MINIMAP_DATA_RxEventCallback(uint8_t intention, uint16_t start_position_x, uint16_t start_position_y, int8_t delta_x[49], int8_t delta_y[49], uint16_t sender_id){
 8001f6a:	b480      	push	{r7}
 8001f6c:	b085      	sub	sp, #20
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	607b      	str	r3, [r7, #4]
 8001f72:	4603      	mov	r3, r0
 8001f74:	73fb      	strb	r3, [r7, #15]
 8001f76:	460b      	mov	r3, r1
 8001f78:	81bb      	strh	r3, [r7, #12]
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	817b      	strh	r3, [r7, #10]
	//NOTE: This function should not be modified
}
 8001f7e:	bf00      	nop
 8001f80:	3714      	adds	r7, #20
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr

08001f8a <CUSTOM_MESSAGE_RxEventCallback>:

__weak void CUSTOM_MESSAGE_RxEventCallback(uint8_t customMessage[128]){
 8001f8a:	b480      	push	{r7}
 8001f8c:	b083      	sub	sp, #12
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	6078      	str	r0, [r7, #4]
	//NOTE: This function should not be modified
}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr

08001f9e <UART_RxEventCallback_RM25Passthrough>:

__weak void UART_RxEventCallback_RM25Passthrough(UART_HandleTypeDef *huart,uint8_t RxBuff[256]){
 8001f9e:	b480      	push	{r7}
 8001fa0:	b083      	sub	sp, #12
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
 8001fa6:	6039      	str	r1, [r7, #0]

}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr
 8001fb4:	0000      	movs	r0, r0
	...

08001fb8 <frequencytoARR>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t frequencytoARR(uint16_t frequency) {
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	80fb      	strh	r3, [r7, #6]
	uint32_t ARRVal = (uint32_t)(1000000.0*(1/(float)frequency));
 8001fc2:	88fb      	ldrh	r3, [r7, #6]
 8001fc4:	ee07 3a90 	vmov	s15, r3
 8001fc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fcc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001fd0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001fd4:	ee16 0a90 	vmov	r0, s13
 8001fd8:	f7fe fb84 	bl	80006e4 <__aeabi_f2d>
 8001fdc:	a308      	add	r3, pc, #32	@ (adr r3, 8002000 <frequencytoARR+0x48>)
 8001fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe2:	f7fe f8f1 	bl	80001c8 <__aeabi_dmul>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	460b      	mov	r3, r1
 8001fea:	4610      	mov	r0, r2
 8001fec:	4619      	mov	r1, r3
 8001fee:	f7fe fbd1 	bl	8000794 <__aeabi_d2uiz>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	60fb      	str	r3, [r7, #12]
	return (ARRVal);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3710      	adds	r7, #16
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	00000000 	.word	0x00000000
 8002004:	412e8480 	.word	0x412e8480

08002008 <ARRtoDutyCycle>:

uint32_t ARRtoDutyCycle(uint32_t ARRVal) {
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
	return (ARRVal*0.5);
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f7fe fb45 	bl	80006a0 <__aeabi_ui2d>
 8002016:	f04f 0200 	mov.w	r2, #0
 800201a:	4b07      	ldr	r3, [pc, #28]	@ (8002038 <ARRtoDutyCycle+0x30>)
 800201c:	f7fe f8d4 	bl	80001c8 <__aeabi_dmul>
 8002020:	4602      	mov	r2, r0
 8002022:	460b      	mov	r3, r1
 8002024:	4610      	mov	r0, r2
 8002026:	4619      	mov	r1, r3
 8002028:	f7fe fbb4 	bl	8000794 <__aeabi_d2uiz>
 800202c:	4603      	mov	r3, r0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	3fe00000 	.word	0x3fe00000

0800203c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b088      	sub	sp, #32
 8002040:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002042:	f001 fc67 	bl	8003914 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002046:	f000 f8cf 	bl	80021e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800204a:	f000 fdcb 	bl	8002be4 <MX_GPIO_Init>
  MX_DMA_Init();
 800204e:	f000 fd8b 	bl	8002b68 <MX_DMA_Init>
  MX_CAN1_Init();
 8002052:	f000 f935 	bl	80022c0 <MX_CAN1_Init>
  MX_CAN2_Init();
 8002056:	f000 f969 	bl	800232c <MX_CAN2_Init>
  MX_SPI1_Init();
 800205a:	f000 f9cb 	bl	80023f4 <MX_SPI1_Init>
  MX_TIM4_Init();
 800205e:	f000 fb53 	bl	8002708 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8002062:	f000 fd01 	bl	8002a68 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8002066:	f000 fd55 	bl	8002b14 <MX_USART6_UART_Init>
  MX_TIM1_Init();
 800206a:	f000 f9f9 	bl	8002460 <MX_TIM1_Init>
  MX_TIM8_Init();
 800206e:	f000 fc11 	bl	8002894 <MX_TIM8_Init>
  MX_USART3_UART_Init();
 8002072:	f000 fd23 	bl	8002abc <MX_USART3_UART_Init>
  MX_TIM10_Init();
 8002076:	f000 fca9 	bl	80029cc <MX_TIM10_Init>
  MX_I2C3_Init();
 800207a:	f000 f98d 	bl	8002398 <MX_I2C3_Init>
  MX_TIM5_Init();
 800207e:	f000 fb99 	bl	80027b4 <MX_TIM5_Init>
  MX_TIM2_Init();
 8002082:	f000 fa95 	bl	80025b0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002086:	f000 fae9 	bl	800265c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 800208a:	484f      	ldr	r0, [pc, #316]	@ (80021c8 <main+0x18c>)
 800208c:	f003 fd72 	bl	8005b74 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim2);
 8002090:	484e      	ldr	r0, [pc, #312]	@ (80021cc <main+0x190>)
 8002092:	f003 fd6f 	bl	8005b74 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim3);
 8002096:	484e      	ldr	r0, [pc, #312]	@ (80021d0 <main+0x194>)
 8002098:	f003 fd6c 	bl	8005b74 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim4);
 800209c:	484d      	ldr	r0, [pc, #308]	@ (80021d4 <main+0x198>)
 800209e:	f003 fd69 	bl	8005b74 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim5);
 80020a2:	484d      	ldr	r0, [pc, #308]	@ (80021d8 <main+0x19c>)
 80020a4:	f003 fd66 	bl	8005b74 <HAL_TIM_Base_Start>
  (htim2).Instance->CCR1=value;
  (htim3).Instance->CCR1=value;
  (htim4).Instance->CCR1=value;
  */

  uint16_t frequencies[3] = {1245, 1865,  110};
 80020a8:	4a4c      	ldr	r2, [pc, #304]	@ (80021dc <main+0x1a0>)
 80020aa:	f107 0314 	add.w	r3, r7, #20
 80020ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80020b2:	6018      	str	r0, [r3, #0]
 80020b4:	3304      	adds	r3, #4
 80020b6:	8019      	strh	r1, [r3, #0]
  // uint16_t frequencies[3] = {1245*16, 1865*16,  1568*16};
  // uint16_t frequencies[3] = {12450, 16650,  15680};
  uint16_t ARRandDutyCycles[3][2] = {{0, 0}, {0, 0}, {0, 0}};
 80020b8:	f107 0308 	add.w	r3, r7, #8
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	605a      	str	r2, [r3, #4]
 80020c2:	609a      	str	r2, [r3, #8]

  for (uint8_t i = 0; i < 3; i++) {
 80020c4:	2300      	movs	r3, #0
 80020c6:	77fb      	strb	r3, [r7, #31]
 80020c8:	e024      	b.n	8002114 <main+0xd8>
	  ARRandDutyCycles[i][0] = frequencytoARR(frequencies[i]);
 80020ca:	7ffb      	ldrb	r3, [r7, #31]
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	3320      	adds	r3, #32
 80020d0:	443b      	add	r3, r7
 80020d2:	f833 3c0c 	ldrh.w	r3, [r3, #-12]
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7ff ff6e 	bl	8001fb8 <frequencytoARR>
 80020dc:	4602      	mov	r2, r0
 80020de:	7ffb      	ldrb	r3, [r7, #31]
 80020e0:	b292      	uxth	r2, r2
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	3320      	adds	r3, #32
 80020e6:	443b      	add	r3, r7
 80020e8:	f823 2c18 	strh.w	r2, [r3, #-24]
	  ARRandDutyCycles[i][1] = ARRtoDutyCycle(ARRandDutyCycles[i][0]);
 80020ec:	7ffb      	ldrb	r3, [r7, #31]
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	3320      	adds	r3, #32
 80020f2:	443b      	add	r3, r7
 80020f4:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7ff ff85 	bl	8002008 <ARRtoDutyCycle>
 80020fe:	4602      	mov	r2, r0
 8002100:	7ffb      	ldrb	r3, [r7, #31]
 8002102:	b292      	uxth	r2, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	3320      	adds	r3, #32
 8002108:	443b      	add	r3, r7
 800210a:	f823 2c16 	strh.w	r2, [r3, #-22]
  for (uint8_t i = 0; i < 3; i++) {
 800210e:	7ffb      	ldrb	r3, [r7, #31]
 8002110:	3301      	adds	r3, #1
 8002112:	77fb      	strb	r3, [r7, #31]
 8002114:	7ffb      	ldrb	r3, [r7, #31]
 8002116:	2b02      	cmp	r3, #2
 8002118:	d9d7      	bls.n	80020ca <main+0x8e>
  }

  htim2.Instance->ARR = ARRandDutyCycles[0][0];
 800211a:	893a      	ldrh	r2, [r7, #8]
 800211c:	4b2b      	ldr	r3, [pc, #172]	@ (80021cc <main+0x190>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	62da      	str	r2, [r3, #44]	@ 0x2c
  htim3.Instance->ARR = ARRandDutyCycles[1][0];
 8002122:	89ba      	ldrh	r2, [r7, #12]
 8002124:	4b2a      	ldr	r3, [pc, #168]	@ (80021d0 <main+0x194>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	62da      	str	r2, [r3, #44]	@ 0x2c
  htim4.Instance->ARR = ARRandDutyCycles[2][0];
 800212a:	8a3a      	ldrh	r2, [r7, #16]
 800212c:	4b29      	ldr	r3, [pc, #164]	@ (80021d4 <main+0x198>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	62da      	str	r2, [r3, #44]	@ 0x2c
  htim2.Instance->CCR1 = ARRandDutyCycles[0][1];
  htim3.Instance->CCR1 = ARRandDutyCycles[1][1];
  htim4.Instance->CCR1 = ARRandDutyCycles[2][1];
  */

  uint8_t booleanStates[3] = {0};
 8002132:	1d3b      	adds	r3, r7, #4
 8002134:	2100      	movs	r1, #0
 8002136:	460a      	mov	r2, r1
 8002138:	801a      	strh	r2, [r3, #0]
 800213a:	460a      	mov	r2, r1
 800213c:	709a      	strb	r2, [r3, #2]
  uint8_t booleanStateOr = 0;
 800213e:	2300      	movs	r3, #0
 8002140:	777b      	strb	r3, [r7, #29]
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002142:	2100      	movs	r1, #0
 8002144:	4821      	ldr	r0, [pc, #132]	@ (80021cc <main+0x190>)
 8002146:	f003 fdcd 	bl	8005ce4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800214a:	2100      	movs	r1, #0
 800214c:	4820      	ldr	r0, [pc, #128]	@ (80021d0 <main+0x194>)
 800214e:	f003 fdc9 	bl	8005ce4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8002152:	2100      	movs	r1, #0
 8002154:	481f      	ldr	r0, [pc, #124]	@ (80021d4 <main+0x198>)
 8002156:	f003 fdc5 	bl	8005ce4 <HAL_TIM_PWM_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for (uint8_t j = 0; j < 3; j++) {
 800215a:	2300      	movs	r3, #0
 800215c:	77bb      	strb	r3, [r7, #30]
 800215e:	e002      	b.n	8002166 <main+0x12a>
 8002160:	7fbb      	ldrb	r3, [r7, #30]
 8002162:	3301      	adds	r3, #1
 8002164:	77bb      	strb	r3, [r7, #30]
 8002166:	7fbb      	ldrb	r3, [r7, #30]
 8002168:	2b02      	cmp	r3, #2
 800216a:	d9f9      	bls.n	8002160 <main+0x124>

	  }

	  if (TIM2->CNT < ARRandDutyCycles[0][1]) {
 800216c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002172:	897a      	ldrh	r2, [r7, #10]
 8002174:	4293      	cmp	r3, r2
 8002176:	d202      	bcs.n	800217e <main+0x142>
		  booleanStates[0] = 0;
 8002178:	2300      	movs	r3, #0
 800217a:	713b      	strb	r3, [r7, #4]
 800217c:	e001      	b.n	8002182 <main+0x146>
	  } else {
		  booleanStates[0] = 1;
 800217e:	2301      	movs	r3, #1
 8002180:	713b      	strb	r3, [r7, #4]
	  }
	  if (TIM3->CNT < ARRandDutyCycles[1][1]) {
 8002182:	4b17      	ldr	r3, [pc, #92]	@ (80021e0 <main+0x1a4>)
 8002184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002186:	89fa      	ldrh	r2, [r7, #14]
 8002188:	4293      	cmp	r3, r2
 800218a:	d202      	bcs.n	8002192 <main+0x156>
		  booleanStates[1] = 0;
 800218c:	2300      	movs	r3, #0
 800218e:	717b      	strb	r3, [r7, #5]
 8002190:	e001      	b.n	8002196 <main+0x15a>
	  } else {
		  booleanStates[1] = 1;
 8002192:	2301      	movs	r3, #1
 8002194:	717b      	strb	r3, [r7, #5]
	  }
	  if (TIM4->CNT < ARRandDutyCycles[2][1]) {
 8002196:	4b13      	ldr	r3, [pc, #76]	@ (80021e4 <main+0x1a8>)
 8002198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800219a:	8a7a      	ldrh	r2, [r7, #18]
 800219c:	4293      	cmp	r3, r2
 800219e:	d202      	bcs.n	80021a6 <main+0x16a>
		  booleanStates[2] = 0;
 80021a0:	2300      	movs	r3, #0
 80021a2:	71bb      	strb	r3, [r7, #6]
 80021a4:	e001      	b.n	80021aa <main+0x16e>
	  } else {
		  booleanStates[2] = 1;
 80021a6:	2301      	movs	r3, #1
 80021a8:	71bb      	strb	r3, [r7, #6]
		  // HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, booleanStates[0]);
	  } else {
		  // HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, booleanStates[1]);
	  }

	  if ((booleanStates[0]+ booleanStates[1]+booleanStates[2] == 1)) {
 80021aa:	793b      	ldrb	r3, [r7, #4]
 80021ac:	461a      	mov	r2, r3
 80021ae:	797b      	ldrb	r3, [r7, #5]
 80021b0:	4413      	add	r3, r2
 80021b2:	79ba      	ldrb	r2, [r7, #6]
 80021b4:	4413      	add	r3, r2
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d102      	bne.n	80021c0 <main+0x184>
		  booleanStateOr = 1;
 80021ba:	2301      	movs	r3, #1
 80021bc:	777b      	strb	r3, [r7, #29]
 80021be:	e7cc      	b.n	800215a <main+0x11e>
	  } else {
		  booleanStateOr = 0;
 80021c0:	2300      	movs	r3, #0
 80021c2:	777b      	strb	r3, [r7, #29]
	  for (uint8_t j = 0; j < 3; j++) {
 80021c4:	e7c9      	b.n	800215a <main+0x11e>
 80021c6:	bf00      	nop
 80021c8:	20000430 	.word	0x20000430
 80021cc:	20000478 	.word	0x20000478
 80021d0:	200004c0 	.word	0x200004c0
 80021d4:	20000508 	.word	0x20000508
 80021d8:	20000550 	.word	0x20000550
 80021dc:	080079c4 	.word	0x080079c4
 80021e0:	40000400 	.word	0x40000400
 80021e4:	40000800 	.word	0x40000800

080021e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b094      	sub	sp, #80	@ 0x50
 80021ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021ee:	f107 0320 	add.w	r3, r7, #32
 80021f2:	2230      	movs	r2, #48	@ 0x30
 80021f4:	2100      	movs	r1, #0
 80021f6:	4618      	mov	r0, r3
 80021f8:	f005 fb9e 	bl	8007938 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021fc:	f107 030c 	add.w	r3, r7, #12
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	60da      	str	r2, [r3, #12]
 800220a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800220c:	2300      	movs	r3, #0
 800220e:	60bb      	str	r3, [r7, #8]
 8002210:	4b29      	ldr	r3, [pc, #164]	@ (80022b8 <SystemClock_Config+0xd0>)
 8002212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002214:	4a28      	ldr	r2, [pc, #160]	@ (80022b8 <SystemClock_Config+0xd0>)
 8002216:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800221a:	6413      	str	r3, [r2, #64]	@ 0x40
 800221c:	4b26      	ldr	r3, [pc, #152]	@ (80022b8 <SystemClock_Config+0xd0>)
 800221e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002220:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002224:	60bb      	str	r3, [r7, #8]
 8002226:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002228:	2300      	movs	r3, #0
 800222a:	607b      	str	r3, [r7, #4]
 800222c:	4b23      	ldr	r3, [pc, #140]	@ (80022bc <SystemClock_Config+0xd4>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a22      	ldr	r2, [pc, #136]	@ (80022bc <SystemClock_Config+0xd4>)
 8002232:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002236:	6013      	str	r3, [r2, #0]
 8002238:	4b20      	ldr	r3, [pc, #128]	@ (80022bc <SystemClock_Config+0xd4>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002240:	607b      	str	r3, [r7, #4]
 8002242:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002244:	2301      	movs	r3, #1
 8002246:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002248:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800224c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800224e:	2302      	movs	r3, #2
 8002250:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002252:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002256:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8002258:	2306      	movs	r3, #6
 800225a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800225c:	23a8      	movs	r3, #168	@ 0xa8
 800225e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002260:	2302      	movs	r3, #2
 8002262:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002264:	2304      	movs	r3, #4
 8002266:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002268:	f107 0320 	add.w	r3, r7, #32
 800226c:	4618      	mov	r0, r3
 800226e:	f002 ff29 	bl	80050c4 <HAL_RCC_OscConfig>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002278:	f000 fdd2 	bl	8002e20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800227c:	230f      	movs	r3, #15
 800227e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002280:	2302      	movs	r3, #2
 8002282:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002284:	2300      	movs	r3, #0
 8002286:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002288:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800228c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800228e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002292:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002294:	f107 030c 	add.w	r3, r7, #12
 8002298:	2105      	movs	r1, #5
 800229a:	4618      	mov	r0, r3
 800229c:	f003 f98a 	bl	80055b4 <HAL_RCC_ClockConfig>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80022a6:	f000 fdbb 	bl	8002e20 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80022aa:	f003 fa69 	bl	8005780 <HAL_RCC_EnableCSS>
}
 80022ae:	bf00      	nop
 80022b0:	3750      	adds	r7, #80	@ 0x50
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	40023800 	.word	0x40023800
 80022bc:	40007000 	.word	0x40007000

080022c0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80022c4:	4b17      	ldr	r3, [pc, #92]	@ (8002324 <MX_CAN1_Init+0x64>)
 80022c6:	4a18      	ldr	r2, [pc, #96]	@ (8002328 <MX_CAN1_Init+0x68>)
 80022c8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 80022ca:	4b16      	ldr	r3, [pc, #88]	@ (8002324 <MX_CAN1_Init+0x64>)
 80022cc:	2203      	movs	r2, #3
 80022ce:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80022d0:	4b14      	ldr	r3, [pc, #80]	@ (8002324 <MX_CAN1_Init+0x64>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80022d6:	4b13      	ldr	r3, [pc, #76]	@ (8002324 <MX_CAN1_Init+0x64>)
 80022d8:	2200      	movs	r2, #0
 80022da:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 80022dc:	4b11      	ldr	r3, [pc, #68]	@ (8002324 <MX_CAN1_Init+0x64>)
 80022de:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 80022e2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 80022e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002324 <MX_CAN1_Init+0x64>)
 80022e6:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80022ea:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80022ec:	4b0d      	ldr	r3, [pc, #52]	@ (8002324 <MX_CAN1_Init+0x64>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80022f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002324 <MX_CAN1_Init+0x64>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80022f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002324 <MX_CAN1_Init+0x64>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80022fe:	4b09      	ldr	r3, [pc, #36]	@ (8002324 <MX_CAN1_Init+0x64>)
 8002300:	2200      	movs	r2, #0
 8002302:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002304:	4b07      	ldr	r3, [pc, #28]	@ (8002324 <MX_CAN1_Init+0x64>)
 8002306:	2200      	movs	r2, #0
 8002308:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800230a:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <MX_CAN1_Init+0x64>)
 800230c:	2200      	movs	r2, #0
 800230e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002310:	4804      	ldr	r0, [pc, #16]	@ (8002324 <MX_CAN1_Init+0x64>)
 8002312:	f001 fb71 	bl	80039f8 <HAL_CAN_Init>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800231c:	f000 fd80 	bl	8002e20 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002320:	bf00      	nop
 8002322:	bd80      	pop	{r7, pc}
 8002324:	20000334 	.word	0x20000334
 8002328:	40006400 	.word	0x40006400

0800232c <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8002330:	4b17      	ldr	r3, [pc, #92]	@ (8002390 <MX_CAN2_Init+0x64>)
 8002332:	4a18      	ldr	r2, [pc, #96]	@ (8002394 <MX_CAN2_Init+0x68>)
 8002334:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 8002336:	4b16      	ldr	r3, [pc, #88]	@ (8002390 <MX_CAN2_Init+0x64>)
 8002338:	2203      	movs	r2, #3
 800233a:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 800233c:	4b14      	ldr	r3, [pc, #80]	@ (8002390 <MX_CAN2_Init+0x64>)
 800233e:	2200      	movs	r2, #0
 8002340:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002342:	4b13      	ldr	r3, [pc, #76]	@ (8002390 <MX_CAN2_Init+0x64>)
 8002344:	2200      	movs	r2, #0
 8002346:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_10TQ;
 8002348:	4b11      	ldr	r3, [pc, #68]	@ (8002390 <MX_CAN2_Init+0x64>)
 800234a:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 800234e:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8002350:	4b0f      	ldr	r3, [pc, #60]	@ (8002390 <MX_CAN2_Init+0x64>)
 8002352:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002356:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8002358:	4b0d      	ldr	r3, [pc, #52]	@ (8002390 <MX_CAN2_Init+0x64>)
 800235a:	2200      	movs	r2, #0
 800235c:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800235e:	4b0c      	ldr	r3, [pc, #48]	@ (8002390 <MX_CAN2_Init+0x64>)
 8002360:	2200      	movs	r2, #0
 8002362:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8002364:	4b0a      	ldr	r3, [pc, #40]	@ (8002390 <MX_CAN2_Init+0x64>)
 8002366:	2200      	movs	r2, #0
 8002368:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 800236a:	4b09      	ldr	r3, [pc, #36]	@ (8002390 <MX_CAN2_Init+0x64>)
 800236c:	2200      	movs	r2, #0
 800236e:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8002370:	4b07      	ldr	r3, [pc, #28]	@ (8002390 <MX_CAN2_Init+0x64>)
 8002372:	2200      	movs	r2, #0
 8002374:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8002376:	4b06      	ldr	r3, [pc, #24]	@ (8002390 <MX_CAN2_Init+0x64>)
 8002378:	2200      	movs	r2, #0
 800237a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800237c:	4804      	ldr	r0, [pc, #16]	@ (8002390 <MX_CAN2_Init+0x64>)
 800237e:	f001 fb3b 	bl	80039f8 <HAL_CAN_Init>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8002388:	f000 fd4a 	bl	8002e20 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 800238c:	bf00      	nop
 800238e:	bd80      	pop	{r7, pc}
 8002390:	2000035c 	.word	0x2000035c
 8002394:	40006800 	.word	0x40006800

08002398 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800239c:	4b12      	ldr	r3, [pc, #72]	@ (80023e8 <MX_I2C3_Init+0x50>)
 800239e:	4a13      	ldr	r2, [pc, #76]	@ (80023ec <MX_I2C3_Init+0x54>)
 80023a0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 80023a2:	4b11      	ldr	r3, [pc, #68]	@ (80023e8 <MX_I2C3_Init+0x50>)
 80023a4:	4a12      	ldr	r2, [pc, #72]	@ (80023f0 <MX_I2C3_Init+0x58>)
 80023a6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80023a8:	4b0f      	ldr	r3, [pc, #60]	@ (80023e8 <MX_I2C3_Init+0x50>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80023ae:	4b0e      	ldr	r3, [pc, #56]	@ (80023e8 <MX_I2C3_Init+0x50>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80023b4:	4b0c      	ldr	r3, [pc, #48]	@ (80023e8 <MX_I2C3_Init+0x50>)
 80023b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80023ba:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80023bc:	4b0a      	ldr	r3, [pc, #40]	@ (80023e8 <MX_I2C3_Init+0x50>)
 80023be:	2200      	movs	r2, #0
 80023c0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80023c2:	4b09      	ldr	r3, [pc, #36]	@ (80023e8 <MX_I2C3_Init+0x50>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80023c8:	4b07      	ldr	r3, [pc, #28]	@ (80023e8 <MX_I2C3_Init+0x50>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80023ce:	4b06      	ldr	r3, [pc, #24]	@ (80023e8 <MX_I2C3_Init+0x50>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80023d4:	4804      	ldr	r0, [pc, #16]	@ (80023e8 <MX_I2C3_Init+0x50>)
 80023d6:	f002 fd31 	bl	8004e3c <HAL_I2C_Init>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80023e0:	f000 fd1e 	bl	8002e20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80023e4:	bf00      	nop
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	20000384 	.word	0x20000384
 80023ec:	40005c00 	.word	0x40005c00
 80023f0:	00061a80 	.word	0x00061a80

080023f4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80023f8:	4b17      	ldr	r3, [pc, #92]	@ (8002458 <MX_SPI1_Init+0x64>)
 80023fa:	4a18      	ldr	r2, [pc, #96]	@ (800245c <MX_SPI1_Init+0x68>)
 80023fc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023fe:	4b16      	ldr	r3, [pc, #88]	@ (8002458 <MX_SPI1_Init+0x64>)
 8002400:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002404:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002406:	4b14      	ldr	r3, [pc, #80]	@ (8002458 <MX_SPI1_Init+0x64>)
 8002408:	2200      	movs	r2, #0
 800240a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800240c:	4b12      	ldr	r3, [pc, #72]	@ (8002458 <MX_SPI1_Init+0x64>)
 800240e:	2200      	movs	r2, #0
 8002410:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002412:	4b11      	ldr	r3, [pc, #68]	@ (8002458 <MX_SPI1_Init+0x64>)
 8002414:	2202      	movs	r2, #2
 8002416:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002418:	4b0f      	ldr	r3, [pc, #60]	@ (8002458 <MX_SPI1_Init+0x64>)
 800241a:	2201      	movs	r2, #1
 800241c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800241e:	4b0e      	ldr	r3, [pc, #56]	@ (8002458 <MX_SPI1_Init+0x64>)
 8002420:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002424:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002426:	4b0c      	ldr	r3, [pc, #48]	@ (8002458 <MX_SPI1_Init+0x64>)
 8002428:	2238      	movs	r2, #56	@ 0x38
 800242a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800242c:	4b0a      	ldr	r3, [pc, #40]	@ (8002458 <MX_SPI1_Init+0x64>)
 800242e:	2200      	movs	r2, #0
 8002430:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002432:	4b09      	ldr	r3, [pc, #36]	@ (8002458 <MX_SPI1_Init+0x64>)
 8002434:	2200      	movs	r2, #0
 8002436:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002438:	4b07      	ldr	r3, [pc, #28]	@ (8002458 <MX_SPI1_Init+0x64>)
 800243a:	2200      	movs	r2, #0
 800243c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800243e:	4b06      	ldr	r3, [pc, #24]	@ (8002458 <MX_SPI1_Init+0x64>)
 8002440:	220a      	movs	r2, #10
 8002442:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002444:	4804      	ldr	r0, [pc, #16]	@ (8002458 <MX_SPI1_Init+0x64>)
 8002446:	f003 fabc 	bl	80059c2 <HAL_SPI_Init>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002450:	f000 fce6 	bl	8002e20 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002454:	bf00      	nop
 8002456:	bd80      	pop	{r7, pc}
 8002458:	200003d8 	.word	0x200003d8
 800245c:	40013000 	.word	0x40013000

08002460 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b092      	sub	sp, #72	@ 0x48
 8002464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002466:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800246a:	2200      	movs	r2, #0
 800246c:	601a      	str	r2, [r3, #0]
 800246e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002470:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002474:	2200      	movs	r2, #0
 8002476:	601a      	str	r2, [r3, #0]
 8002478:	605a      	str	r2, [r3, #4]
 800247a:	609a      	str	r2, [r3, #8]
 800247c:	60da      	str	r2, [r3, #12]
 800247e:	611a      	str	r2, [r3, #16]
 8002480:	615a      	str	r2, [r3, #20]
 8002482:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002484:	1d3b      	adds	r3, r7, #4
 8002486:	2220      	movs	r2, #32
 8002488:	2100      	movs	r1, #0
 800248a:	4618      	mov	r0, r3
 800248c:	f005 fa54 	bl	8007938 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002490:	4b45      	ldr	r3, [pc, #276]	@ (80025a8 <MX_TIM1_Init+0x148>)
 8002492:	4a46      	ldr	r2, [pc, #280]	@ (80025ac <MX_TIM1_Init+0x14c>)
 8002494:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8002496:	4b44      	ldr	r3, [pc, #272]	@ (80025a8 <MX_TIM1_Init+0x148>)
 8002498:	2253      	movs	r2, #83	@ 0x53
 800249a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800249c:	4b42      	ldr	r3, [pc, #264]	@ (80025a8 <MX_TIM1_Init+0x148>)
 800249e:	2200      	movs	r2, #0
 80024a0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 80024a2:	4b41      	ldr	r3, [pc, #260]	@ (80025a8 <MX_TIM1_Init+0x148>)
 80024a4:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80024a8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024aa:	4b3f      	ldr	r3, [pc, #252]	@ (80025a8 <MX_TIM1_Init+0x148>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80024b0:	4b3d      	ldr	r3, [pc, #244]	@ (80025a8 <MX_TIM1_Init+0x148>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024b6:	4b3c      	ldr	r3, [pc, #240]	@ (80025a8 <MX_TIM1_Init+0x148>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80024bc:	483a      	ldr	r0, [pc, #232]	@ (80025a8 <MX_TIM1_Init+0x148>)
 80024be:	f003 fbc1 	bl	8005c44 <HAL_TIM_PWM_Init>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80024c8:	f000 fcaa 	bl	8002e20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024cc:	2300      	movs	r3, #0
 80024ce:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024d0:	2300      	movs	r3, #0
 80024d2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024d4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80024d8:	4619      	mov	r1, r3
 80024da:	4833      	ldr	r0, [pc, #204]	@ (80025a8 <MX_TIM1_Init+0x148>)
 80024dc:	f004 f808 	bl	80064f0 <HAL_TIMEx_MasterConfigSynchronization>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80024e6:	f000 fc9b 	bl	8002e20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024ea:	2360      	movs	r3, #96	@ 0x60
 80024ec:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80024ee:	2300      	movs	r3, #0
 80024f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024f2:	2300      	movs	r3, #0
 80024f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80024f6:	2300      	movs	r3, #0
 80024f8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024fa:	2300      	movs	r3, #0
 80024fc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80024fe:	2300      	movs	r3, #0
 8002500:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002502:	2300      	movs	r3, #0
 8002504:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002506:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800250a:	2200      	movs	r2, #0
 800250c:	4619      	mov	r1, r3
 800250e:	4826      	ldr	r0, [pc, #152]	@ (80025a8 <MX_TIM1_Init+0x148>)
 8002510:	f003 fcb0 	bl	8005e74 <HAL_TIM_PWM_ConfigChannel>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800251a:	f000 fc81 	bl	8002e20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800251e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002522:	2204      	movs	r2, #4
 8002524:	4619      	mov	r1, r3
 8002526:	4820      	ldr	r0, [pc, #128]	@ (80025a8 <MX_TIM1_Init+0x148>)
 8002528:	f003 fca4 	bl	8005e74 <HAL_TIM_PWM_ConfigChannel>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8002532:	f000 fc75 	bl	8002e20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002536:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800253a:	2208      	movs	r2, #8
 800253c:	4619      	mov	r1, r3
 800253e:	481a      	ldr	r0, [pc, #104]	@ (80025a8 <MX_TIM1_Init+0x148>)
 8002540:	f003 fc98 	bl	8005e74 <HAL_TIM_PWM_ConfigChannel>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 800254a:	f000 fc69 	bl	8002e20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800254e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002552:	220c      	movs	r2, #12
 8002554:	4619      	mov	r1, r3
 8002556:	4814      	ldr	r0, [pc, #80]	@ (80025a8 <MX_TIM1_Init+0x148>)
 8002558:	f003 fc8c 	bl	8005e74 <HAL_TIM_PWM_ConfigChannel>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8002562:	f000 fc5d 	bl	8002e20 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002566:	2300      	movs	r3, #0
 8002568:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800256a:	2300      	movs	r3, #0
 800256c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800256e:	2300      	movs	r3, #0
 8002570:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002572:	2300      	movs	r3, #0
 8002574:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002576:	2300      	movs	r3, #0
 8002578:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800257a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800257e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002580:	2300      	movs	r3, #0
 8002582:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002584:	1d3b      	adds	r3, r7, #4
 8002586:	4619      	mov	r1, r3
 8002588:	4807      	ldr	r0, [pc, #28]	@ (80025a8 <MX_TIM1_Init+0x148>)
 800258a:	f004 f82d 	bl	80065e8 <HAL_TIMEx_ConfigBreakDeadTime>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8002594:	f000 fc44 	bl	8002e20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002598:	4803      	ldr	r0, [pc, #12]	@ (80025a8 <MX_TIM1_Init+0x148>)
 800259a:	f000 fea1 	bl	80032e0 <HAL_TIM_MspPostInit>

}
 800259e:	bf00      	nop
 80025a0:	3748      	adds	r7, #72	@ 0x48
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	20000430 	.word	0x20000430
 80025ac:	40010000 	.word	0x40010000

080025b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b08a      	sub	sp, #40	@ 0x28
 80025b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025b6:	f107 0320 	add.w	r3, r7, #32
 80025ba:	2200      	movs	r2, #0
 80025bc:	601a      	str	r2, [r3, #0]
 80025be:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025c0:	1d3b      	adds	r3, r7, #4
 80025c2:	2200      	movs	r2, #0
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	605a      	str	r2, [r3, #4]
 80025c8:	609a      	str	r2, [r3, #8]
 80025ca:	60da      	str	r2, [r3, #12]
 80025cc:	611a      	str	r2, [r3, #16]
 80025ce:	615a      	str	r2, [r3, #20]
 80025d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80025d2:	4b21      	ldr	r3, [pc, #132]	@ (8002658 <MX_TIM2_Init+0xa8>)
 80025d4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80025d8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 80025da:	4b1f      	ldr	r3, [pc, #124]	@ (8002658 <MX_TIM2_Init+0xa8>)
 80025dc:	2253      	movs	r2, #83	@ 0x53
 80025de:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002658 <MX_TIM2_Init+0xa8>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 80025e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002658 <MX_TIM2_Init+0xa8>)
 80025e8:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80025ec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002658 <MX_TIM2_Init+0xa8>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025f4:	4b18      	ldr	r3, [pc, #96]	@ (8002658 <MX_TIM2_Init+0xa8>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80025fa:	4817      	ldr	r0, [pc, #92]	@ (8002658 <MX_TIM2_Init+0xa8>)
 80025fc:	f003 fb22 	bl	8005c44 <HAL_TIM_PWM_Init>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002606:	f000 fc0b 	bl	8002e20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800260a:	2300      	movs	r3, #0
 800260c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800260e:	2300      	movs	r3, #0
 8002610:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002612:	f107 0320 	add.w	r3, r7, #32
 8002616:	4619      	mov	r1, r3
 8002618:	480f      	ldr	r0, [pc, #60]	@ (8002658 <MX_TIM2_Init+0xa8>)
 800261a:	f003 ff69 	bl	80064f0 <HAL_TIMEx_MasterConfigSynchronization>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002624:	f000 fbfc 	bl	8002e20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002628:	2360      	movs	r3, #96	@ 0x60
 800262a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800262c:	2300      	movs	r3, #0
 800262e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002630:	2300      	movs	r3, #0
 8002632:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002634:	2300      	movs	r3, #0
 8002636:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002638:	1d3b      	adds	r3, r7, #4
 800263a:	2200      	movs	r2, #0
 800263c:	4619      	mov	r1, r3
 800263e:	4806      	ldr	r0, [pc, #24]	@ (8002658 <MX_TIM2_Init+0xa8>)
 8002640:	f003 fc18 	bl	8005e74 <HAL_TIM_PWM_ConfigChannel>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800264a:	f000 fbe9 	bl	8002e20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800264e:	bf00      	nop
 8002650:	3728      	adds	r7, #40	@ 0x28
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	20000478 	.word	0x20000478

0800265c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b08a      	sub	sp, #40	@ 0x28
 8002660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002662:	f107 0320 	add.w	r3, r7, #32
 8002666:	2200      	movs	r2, #0
 8002668:	601a      	str	r2, [r3, #0]
 800266a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800266c:	1d3b      	adds	r3, r7, #4
 800266e:	2200      	movs	r2, #0
 8002670:	601a      	str	r2, [r3, #0]
 8002672:	605a      	str	r2, [r3, #4]
 8002674:	609a      	str	r2, [r3, #8]
 8002676:	60da      	str	r2, [r3, #12]
 8002678:	611a      	str	r2, [r3, #16]
 800267a:	615a      	str	r2, [r3, #20]
 800267c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800267e:	4b20      	ldr	r3, [pc, #128]	@ (8002700 <MX_TIM3_Init+0xa4>)
 8002680:	4a20      	ldr	r2, [pc, #128]	@ (8002704 <MX_TIM3_Init+0xa8>)
 8002682:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8002684:	4b1e      	ldr	r3, [pc, #120]	@ (8002700 <MX_TIM3_Init+0xa4>)
 8002686:	2253      	movs	r2, #83	@ 0x53
 8002688:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800268a:	4b1d      	ldr	r3, [pc, #116]	@ (8002700 <MX_TIM3_Init+0xa4>)
 800268c:	2200      	movs	r2, #0
 800268e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8002690:	4b1b      	ldr	r3, [pc, #108]	@ (8002700 <MX_TIM3_Init+0xa4>)
 8002692:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002696:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002698:	4b19      	ldr	r3, [pc, #100]	@ (8002700 <MX_TIM3_Init+0xa4>)
 800269a:	2200      	movs	r2, #0
 800269c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800269e:	4b18      	ldr	r3, [pc, #96]	@ (8002700 <MX_TIM3_Init+0xa4>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80026a4:	4816      	ldr	r0, [pc, #88]	@ (8002700 <MX_TIM3_Init+0xa4>)
 80026a6:	f003 facd 	bl	8005c44 <HAL_TIM_PWM_Init>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80026b0:	f000 fbb6 	bl	8002e20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026b4:	2300      	movs	r3, #0
 80026b6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026b8:	2300      	movs	r3, #0
 80026ba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80026bc:	f107 0320 	add.w	r3, r7, #32
 80026c0:	4619      	mov	r1, r3
 80026c2:	480f      	ldr	r0, [pc, #60]	@ (8002700 <MX_TIM3_Init+0xa4>)
 80026c4:	f003 ff14 	bl	80064f0 <HAL_TIMEx_MasterConfigSynchronization>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80026ce:	f000 fba7 	bl	8002e20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026d2:	2360      	movs	r3, #96	@ 0x60
 80026d4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80026d6:	2300      	movs	r3, #0
 80026d8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026da:	2300      	movs	r3, #0
 80026dc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026de:	2300      	movs	r3, #0
 80026e0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026e2:	1d3b      	adds	r3, r7, #4
 80026e4:	2200      	movs	r2, #0
 80026e6:	4619      	mov	r1, r3
 80026e8:	4805      	ldr	r0, [pc, #20]	@ (8002700 <MX_TIM3_Init+0xa4>)
 80026ea:	f003 fbc3 	bl	8005e74 <HAL_TIM_PWM_ConfigChannel>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80026f4:	f000 fb94 	bl	8002e20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80026f8:	bf00      	nop
 80026fa:	3728      	adds	r7, #40	@ 0x28
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	200004c0 	.word	0x200004c0
 8002704:	40000400 	.word	0x40000400

08002708 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b08a      	sub	sp, #40	@ 0x28
 800270c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800270e:	f107 0320 	add.w	r3, r7, #32
 8002712:	2200      	movs	r2, #0
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002718:	1d3b      	adds	r3, r7, #4
 800271a:	2200      	movs	r2, #0
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	605a      	str	r2, [r3, #4]
 8002720:	609a      	str	r2, [r3, #8]
 8002722:	60da      	str	r2, [r3, #12]
 8002724:	611a      	str	r2, [r3, #16]
 8002726:	615a      	str	r2, [r3, #20]
 8002728:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800272a:	4b20      	ldr	r3, [pc, #128]	@ (80027ac <MX_TIM4_Init+0xa4>)
 800272c:	4a20      	ldr	r2, [pc, #128]	@ (80027b0 <MX_TIM4_Init+0xa8>)
 800272e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8002730:	4b1e      	ldr	r3, [pc, #120]	@ (80027ac <MX_TIM4_Init+0xa4>)
 8002732:	2253      	movs	r2, #83	@ 0x53
 8002734:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002736:	4b1d      	ldr	r3, [pc, #116]	@ (80027ac <MX_TIM4_Init+0xa4>)
 8002738:	2200      	movs	r2, #0
 800273a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 800273c:	4b1b      	ldr	r3, [pc, #108]	@ (80027ac <MX_TIM4_Init+0xa4>)
 800273e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002742:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002744:	4b19      	ldr	r3, [pc, #100]	@ (80027ac <MX_TIM4_Init+0xa4>)
 8002746:	2200      	movs	r2, #0
 8002748:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800274a:	4b18      	ldr	r3, [pc, #96]	@ (80027ac <MX_TIM4_Init+0xa4>)
 800274c:	2200      	movs	r2, #0
 800274e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002750:	4816      	ldr	r0, [pc, #88]	@ (80027ac <MX_TIM4_Init+0xa4>)
 8002752:	f003 fa77 	bl	8005c44 <HAL_TIM_PWM_Init>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d001      	beq.n	8002760 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800275c:	f000 fb60 	bl	8002e20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002760:	2300      	movs	r3, #0
 8002762:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002764:	2300      	movs	r3, #0
 8002766:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002768:	f107 0320 	add.w	r3, r7, #32
 800276c:	4619      	mov	r1, r3
 800276e:	480f      	ldr	r0, [pc, #60]	@ (80027ac <MX_TIM4_Init+0xa4>)
 8002770:	f003 febe 	bl	80064f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800277a:	f000 fb51 	bl	8002e20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800277e:	2360      	movs	r3, #96	@ 0x60
 8002780:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002782:	2300      	movs	r3, #0
 8002784:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002786:	2300      	movs	r3, #0
 8002788:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800278a:	2300      	movs	r3, #0
 800278c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800278e:	1d3b      	adds	r3, r7, #4
 8002790:	2200      	movs	r2, #0
 8002792:	4619      	mov	r1, r3
 8002794:	4805      	ldr	r0, [pc, #20]	@ (80027ac <MX_TIM4_Init+0xa4>)
 8002796:	f003 fb6d 	bl	8005e74 <HAL_TIM_PWM_ConfigChannel>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80027a0:	f000 fb3e 	bl	8002e20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80027a4:	bf00      	nop
 80027a6:	3728      	adds	r7, #40	@ 0x28
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	20000508 	.word	0x20000508
 80027b0:	40000800 	.word	0x40000800

080027b4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b08a      	sub	sp, #40	@ 0x28
 80027b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027ba:	f107 0320 	add.w	r3, r7, #32
 80027be:	2200      	movs	r2, #0
 80027c0:	601a      	str	r2, [r3, #0]
 80027c2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027c4:	1d3b      	adds	r3, r7, #4
 80027c6:	2200      	movs	r2, #0
 80027c8:	601a      	str	r2, [r3, #0]
 80027ca:	605a      	str	r2, [r3, #4]
 80027cc:	609a      	str	r2, [r3, #8]
 80027ce:	60da      	str	r2, [r3, #12]
 80027d0:	611a      	str	r2, [r3, #16]
 80027d2:	615a      	str	r2, [r3, #20]
 80027d4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80027d6:	4b2d      	ldr	r3, [pc, #180]	@ (800288c <MX_TIM5_Init+0xd8>)
 80027d8:	4a2d      	ldr	r2, [pc, #180]	@ (8002890 <MX_TIM5_Init+0xdc>)
 80027da:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 42;
 80027dc:	4b2b      	ldr	r3, [pc, #172]	@ (800288c <MX_TIM5_Init+0xd8>)
 80027de:	222a      	movs	r2, #42	@ 0x2a
 80027e0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027e2:	4b2a      	ldr	r3, [pc, #168]	@ (800288c <MX_TIM5_Init+0xd8>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 19999;
 80027e8:	4b28      	ldr	r3, [pc, #160]	@ (800288c <MX_TIM5_Init+0xd8>)
 80027ea:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80027ee:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027f0:	4b26      	ldr	r3, [pc, #152]	@ (800288c <MX_TIM5_Init+0xd8>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027f6:	4b25      	ldr	r3, [pc, #148]	@ (800288c <MX_TIM5_Init+0xd8>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80027fc:	4823      	ldr	r0, [pc, #140]	@ (800288c <MX_TIM5_Init+0xd8>)
 80027fe:	f003 fa21 	bl	8005c44 <HAL_TIM_PWM_Init>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8002808:	f000 fb0a 	bl	8002e20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800280c:	2300      	movs	r3, #0
 800280e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002810:	2300      	movs	r3, #0
 8002812:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002814:	f107 0320 	add.w	r3, r7, #32
 8002818:	4619      	mov	r1, r3
 800281a:	481c      	ldr	r0, [pc, #112]	@ (800288c <MX_TIM5_Init+0xd8>)
 800281c:	f003 fe68 	bl	80064f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8002826:	f000 fafb 	bl	8002e20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800282a:	2360      	movs	r3, #96	@ 0x60
 800282c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800282e:	2300      	movs	r3, #0
 8002830:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002832:	2300      	movs	r3, #0
 8002834:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002836:	2300      	movs	r3, #0
 8002838:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800283a:	1d3b      	adds	r3, r7, #4
 800283c:	2200      	movs	r2, #0
 800283e:	4619      	mov	r1, r3
 8002840:	4812      	ldr	r0, [pc, #72]	@ (800288c <MX_TIM5_Init+0xd8>)
 8002842:	f003 fb17 	bl	8005e74 <HAL_TIM_PWM_ConfigChannel>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 800284c:	f000 fae8 	bl	8002e20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002850:	1d3b      	adds	r3, r7, #4
 8002852:	2204      	movs	r2, #4
 8002854:	4619      	mov	r1, r3
 8002856:	480d      	ldr	r0, [pc, #52]	@ (800288c <MX_TIM5_Init+0xd8>)
 8002858:	f003 fb0c 	bl	8005e74 <HAL_TIM_PWM_ConfigChannel>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8002862:	f000 fadd 	bl	8002e20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002866:	1d3b      	adds	r3, r7, #4
 8002868:	2208      	movs	r2, #8
 800286a:	4619      	mov	r1, r3
 800286c:	4807      	ldr	r0, [pc, #28]	@ (800288c <MX_TIM5_Init+0xd8>)
 800286e:	f003 fb01 	bl	8005e74 <HAL_TIM_PWM_ConfigChannel>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d001      	beq.n	800287c <MX_TIM5_Init+0xc8>
  {
    Error_Handler();
 8002878:	f000 fad2 	bl	8002e20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800287c:	4803      	ldr	r0, [pc, #12]	@ (800288c <MX_TIM5_Init+0xd8>)
 800287e:	f000 fd2f 	bl	80032e0 <HAL_TIM_MspPostInit>

}
 8002882:	bf00      	nop
 8002884:	3728      	adds	r7, #40	@ 0x28
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	20000550 	.word	0x20000550
 8002890:	40000c00 	.word	0x40000c00

08002894 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b092      	sub	sp, #72	@ 0x48
 8002898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800289a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800289e:	2200      	movs	r2, #0
 80028a0:	601a      	str	r2, [r3, #0]
 80028a2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028a8:	2200      	movs	r2, #0
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	605a      	str	r2, [r3, #4]
 80028ae:	609a      	str	r2, [r3, #8]
 80028b0:	60da      	str	r2, [r3, #12]
 80028b2:	611a      	str	r2, [r3, #16]
 80028b4:	615a      	str	r2, [r3, #20]
 80028b6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80028b8:	1d3b      	adds	r3, r7, #4
 80028ba:	2220      	movs	r2, #32
 80028bc:	2100      	movs	r1, #0
 80028be:	4618      	mov	r0, r3
 80028c0:	f005 f83a 	bl	8007938 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80028c4:	4b3f      	ldr	r3, [pc, #252]	@ (80029c4 <MX_TIM8_Init+0x130>)
 80028c6:	4a40      	ldr	r2, [pc, #256]	@ (80029c8 <MX_TIM8_Init+0x134>)
 80028c8:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 80028ca:	4b3e      	ldr	r3, [pc, #248]	@ (80029c4 <MX_TIM8_Init+0x130>)
 80028cc:	2253      	movs	r2, #83	@ 0x53
 80028ce:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028d0:	4b3c      	ldr	r3, [pc, #240]	@ (80029c4 <MX_TIM8_Init+0x130>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 80028d6:	4b3b      	ldr	r3, [pc, #236]	@ (80029c4 <MX_TIM8_Init+0x130>)
 80028d8:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80028dc:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028de:	4b39      	ldr	r3, [pc, #228]	@ (80029c4 <MX_TIM8_Init+0x130>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80028e4:	4b37      	ldr	r3, [pc, #220]	@ (80029c4 <MX_TIM8_Init+0x130>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028ea:	4b36      	ldr	r3, [pc, #216]	@ (80029c4 <MX_TIM8_Init+0x130>)
 80028ec:	2280      	movs	r2, #128	@ 0x80
 80028ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80028f0:	4834      	ldr	r0, [pc, #208]	@ (80029c4 <MX_TIM8_Init+0x130>)
 80028f2:	f003 f9a7 	bl	8005c44 <HAL_TIM_PWM_Init>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 80028fc:	f000 fa90 	bl	8002e20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002900:	2300      	movs	r3, #0
 8002902:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002904:	2300      	movs	r3, #0
 8002906:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002908:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800290c:	4619      	mov	r1, r3
 800290e:	482d      	ldr	r0, [pc, #180]	@ (80029c4 <MX_TIM8_Init+0x130>)
 8002910:	f003 fdee 	bl	80064f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 800291a:	f000 fa81 	bl	8002e20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800291e:	2360      	movs	r3, #96	@ 0x60
 8002920:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002922:	2300      	movs	r3, #0
 8002924:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002926:	2300      	movs	r3, #0
 8002928:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800292a:	2300      	movs	r3, #0
 800292c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800292e:	2300      	movs	r3, #0
 8002930:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002932:	2300      	movs	r3, #0
 8002934:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002936:	2300      	movs	r3, #0
 8002938:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800293a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800293e:	2200      	movs	r2, #0
 8002940:	4619      	mov	r1, r3
 8002942:	4820      	ldr	r0, [pc, #128]	@ (80029c4 <MX_TIM8_Init+0x130>)
 8002944:	f003 fa96 	bl	8005e74 <HAL_TIM_PWM_ConfigChannel>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 800294e:	f000 fa67 	bl	8002e20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002952:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002956:	2204      	movs	r2, #4
 8002958:	4619      	mov	r1, r3
 800295a:	481a      	ldr	r0, [pc, #104]	@ (80029c4 <MX_TIM8_Init+0x130>)
 800295c:	f003 fa8a 	bl	8005e74 <HAL_TIM_PWM_ConfigChannel>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8002966:	f000 fa5b 	bl	8002e20 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800296a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800296e:	2208      	movs	r2, #8
 8002970:	4619      	mov	r1, r3
 8002972:	4814      	ldr	r0, [pc, #80]	@ (80029c4 <MX_TIM8_Init+0x130>)
 8002974:	f003 fa7e 	bl	8005e74 <HAL_TIM_PWM_ConfigChannel>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 800297e:	f000 fa4f 	bl	8002e20 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002982:	2300      	movs	r3, #0
 8002984:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002986:	2300      	movs	r3, #0
 8002988:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800298a:	2300      	movs	r3, #0
 800298c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800298e:	2300      	movs	r3, #0
 8002990:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002992:	2300      	movs	r3, #0
 8002994:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002996:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800299a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800299c:	2300      	movs	r3, #0
 800299e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80029a0:	1d3b      	adds	r3, r7, #4
 80029a2:	4619      	mov	r1, r3
 80029a4:	4807      	ldr	r0, [pc, #28]	@ (80029c4 <MX_TIM8_Init+0x130>)
 80029a6:	f003 fe1f 	bl	80065e8 <HAL_TIMEx_ConfigBreakDeadTime>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d001      	beq.n	80029b4 <MX_TIM8_Init+0x120>
  {
    Error_Handler();
 80029b0:	f000 fa36 	bl	8002e20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80029b4:	4803      	ldr	r0, [pc, #12]	@ (80029c4 <MX_TIM8_Init+0x130>)
 80029b6:	f000 fc93 	bl	80032e0 <HAL_TIM_MspPostInit>

}
 80029ba:	bf00      	nop
 80029bc:	3748      	adds	r7, #72	@ 0x48
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	20000598 	.word	0x20000598
 80029c8:	40010400 	.word	0x40010400

080029cc <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b088      	sub	sp, #32
 80029d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80029d2:	1d3b      	adds	r3, r7, #4
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
 80029d8:	605a      	str	r2, [r3, #4]
 80029da:	609a      	str	r2, [r3, #8]
 80029dc:	60da      	str	r2, [r3, #12]
 80029de:	611a      	str	r2, [r3, #16]
 80029e0:	615a      	str	r2, [r3, #20]
 80029e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80029e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002a60 <MX_TIM10_Init+0x94>)
 80029e6:	4a1f      	ldr	r2, [pc, #124]	@ (8002a64 <MX_TIM10_Init+0x98>)
 80029e8:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 80029ea:	4b1d      	ldr	r3, [pc, #116]	@ (8002a60 <MX_TIM10_Init+0x94>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a60 <MX_TIM10_Init+0x94>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 4999;
 80029f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002a60 <MX_TIM10_Init+0x94>)
 80029f8:	f241 3287 	movw	r2, #4999	@ 0x1387
 80029fc:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029fe:	4b18      	ldr	r3, [pc, #96]	@ (8002a60 <MX_TIM10_Init+0x94>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a04:	4b16      	ldr	r3, [pc, #88]	@ (8002a60 <MX_TIM10_Init+0x94>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002a0a:	4815      	ldr	r0, [pc, #84]	@ (8002a60 <MX_TIM10_Init+0x94>)
 8002a0c:	f003 f862 	bl	8005ad4 <HAL_TIM_Base_Init>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8002a16:	f000 fa03 	bl	8002e20 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8002a1a:	4811      	ldr	r0, [pc, #68]	@ (8002a60 <MX_TIM10_Init+0x94>)
 8002a1c:	f003 f912 	bl	8005c44 <HAL_TIM_PWM_Init>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8002a26:	f000 f9fb 	bl	8002e20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a2a:	2360      	movs	r3, #96	@ 0x60
 8002a2c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a32:	2300      	movs	r3, #0
 8002a34:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a36:	2300      	movs	r3, #0
 8002a38:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a3a:	1d3b      	adds	r3, r7, #4
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	4619      	mov	r1, r3
 8002a40:	4807      	ldr	r0, [pc, #28]	@ (8002a60 <MX_TIM10_Init+0x94>)
 8002a42:	f003 fa17 	bl	8005e74 <HAL_TIM_PWM_ConfigChannel>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d001      	beq.n	8002a50 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8002a4c:	f000 f9e8 	bl	8002e20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8002a50:	4803      	ldr	r0, [pc, #12]	@ (8002a60 <MX_TIM10_Init+0x94>)
 8002a52:	f000 fc45 	bl	80032e0 <HAL_TIM_MspPostInit>

}
 8002a56:	bf00      	nop
 8002a58:	3720      	adds	r7, #32
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	200005e0 	.word	0x200005e0
 8002a64:	40014400 	.word	0x40014400

08002a68 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002a6c:	4b11      	ldr	r3, [pc, #68]	@ (8002ab4 <MX_USART1_UART_Init+0x4c>)
 8002a6e:	4a12      	ldr	r2, [pc, #72]	@ (8002ab8 <MX_USART1_UART_Init+0x50>)
 8002a70:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002a72:	4b10      	ldr	r3, [pc, #64]	@ (8002ab4 <MX_USART1_UART_Init+0x4c>)
 8002a74:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a78:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab4 <MX_USART1_UART_Init+0x4c>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a80:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab4 <MX_USART1_UART_Init+0x4c>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a86:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab4 <MX_USART1_UART_Init+0x4c>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a8c:	4b09      	ldr	r3, [pc, #36]	@ (8002ab4 <MX_USART1_UART_Init+0x4c>)
 8002a8e:	220c      	movs	r2, #12
 8002a90:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a92:	4b08      	ldr	r3, [pc, #32]	@ (8002ab4 <MX_USART1_UART_Init+0x4c>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a98:	4b06      	ldr	r3, [pc, #24]	@ (8002ab4 <MX_USART1_UART_Init+0x4c>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a9e:	4805      	ldr	r0, [pc, #20]	@ (8002ab4 <MX_USART1_UART_Init+0x4c>)
 8002aa0:	f003 fdf4 	bl	800668c <HAL_UART_Init>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002aaa:	f000 f9b9 	bl	8002e20 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002aae:	bf00      	nop
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	20000628 	.word	0x20000628
 8002ab8:	40011000 	.word	0x40011000

08002abc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002ac0:	4b11      	ldr	r3, [pc, #68]	@ (8002b08 <MX_USART3_UART_Init+0x4c>)
 8002ac2:	4a12      	ldr	r2, [pc, #72]	@ (8002b0c <MX_USART3_UART_Init+0x50>)
 8002ac4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 100000;
 8002ac6:	4b10      	ldr	r3, [pc, #64]	@ (8002b08 <MX_USART3_UART_Init+0x4c>)
 8002ac8:	4a11      	ldr	r2, [pc, #68]	@ (8002b10 <MX_USART3_UART_Init+0x54>)
 8002aca:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002acc:	4b0e      	ldr	r3, [pc, #56]	@ (8002b08 <MX_USART3_UART_Init+0x4c>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8002b08 <MX_USART3_UART_Init+0x4c>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 8002ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8002b08 <MX_USART3_UART_Init+0x4c>)
 8002ada:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ade:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002ae0:	4b09      	ldr	r3, [pc, #36]	@ (8002b08 <MX_USART3_UART_Init+0x4c>)
 8002ae2:	220c      	movs	r2, #12
 8002ae4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ae6:	4b08      	ldr	r3, [pc, #32]	@ (8002b08 <MX_USART3_UART_Init+0x4c>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002aec:	4b06      	ldr	r3, [pc, #24]	@ (8002b08 <MX_USART3_UART_Init+0x4c>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002af2:	4805      	ldr	r0, [pc, #20]	@ (8002b08 <MX_USART3_UART_Init+0x4c>)
 8002af4:	f003 fdca 	bl	800668c <HAL_UART_Init>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002afe:	f000 f98f 	bl	8002e20 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002b02:	bf00      	nop
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	20000670 	.word	0x20000670
 8002b0c:	40004800 	.word	0x40004800
 8002b10:	000186a0 	.word	0x000186a0

08002b14 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002b18:	4b11      	ldr	r3, [pc, #68]	@ (8002b60 <MX_USART6_UART_Init+0x4c>)
 8002b1a:	4a12      	ldr	r2, [pc, #72]	@ (8002b64 <MX_USART6_UART_Init+0x50>)
 8002b1c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002b1e:	4b10      	ldr	r3, [pc, #64]	@ (8002b60 <MX_USART6_UART_Init+0x4c>)
 8002b20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002b24:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002b26:	4b0e      	ldr	r3, [pc, #56]	@ (8002b60 <MX_USART6_UART_Init+0x4c>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b60 <MX_USART6_UART_Init+0x4c>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002b32:	4b0b      	ldr	r3, [pc, #44]	@ (8002b60 <MX_USART6_UART_Init+0x4c>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002b38:	4b09      	ldr	r3, [pc, #36]	@ (8002b60 <MX_USART6_UART_Init+0x4c>)
 8002b3a:	220c      	movs	r2, #12
 8002b3c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b3e:	4b08      	ldr	r3, [pc, #32]	@ (8002b60 <MX_USART6_UART_Init+0x4c>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b44:	4b06      	ldr	r3, [pc, #24]	@ (8002b60 <MX_USART6_UART_Init+0x4c>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002b4a:	4805      	ldr	r0, [pc, #20]	@ (8002b60 <MX_USART6_UART_Init+0x4c>)
 8002b4c:	f003 fd9e 	bl	800668c <HAL_UART_Init>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d001      	beq.n	8002b5a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002b56:	f000 f963 	bl	8002e20 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002b5a:	bf00      	nop
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	200006b8 	.word	0x200006b8
 8002b64:	40011400 	.word	0x40011400

08002b68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b6e:	2300      	movs	r3, #0
 8002b70:	607b      	str	r3, [r7, #4]
 8002b72:	4b1b      	ldr	r3, [pc, #108]	@ (8002be0 <MX_DMA_Init+0x78>)
 8002b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b76:	4a1a      	ldr	r2, [pc, #104]	@ (8002be0 <MX_DMA_Init+0x78>)
 8002b78:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002b7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b7e:	4b18      	ldr	r3, [pc, #96]	@ (8002be0 <MX_DMA_Init+0x78>)
 8002b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b86:	607b      	str	r3, [r7, #4]
 8002b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	603b      	str	r3, [r7, #0]
 8002b8e:	4b14      	ldr	r3, [pc, #80]	@ (8002be0 <MX_DMA_Init+0x78>)
 8002b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b92:	4a13      	ldr	r2, [pc, #76]	@ (8002be0 <MX_DMA_Init+0x78>)
 8002b94:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002b98:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b9a:	4b11      	ldr	r3, [pc, #68]	@ (8002be0 <MX_DMA_Init+0x78>)
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ba2:	603b      	str	r3, [r7, #0]
 8002ba4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	2100      	movs	r1, #0
 8002baa:	200c      	movs	r0, #12
 8002bac:	f001 fb33 	bl	8004216 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002bb0:	200c      	movs	r0, #12
 8002bb2:	f001 fb4c 	bl	800424e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	2100      	movs	r1, #0
 8002bba:	2039      	movs	r0, #57	@ 0x39
 8002bbc:	f001 fb2b 	bl	8004216 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002bc0:	2039      	movs	r0, #57	@ 0x39
 8002bc2:	f001 fb44 	bl	800424e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	2100      	movs	r1, #0
 8002bca:	203a      	movs	r0, #58	@ 0x3a
 8002bcc:	f001 fb23 	bl	8004216 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002bd0:	203a      	movs	r0, #58	@ 0x3a
 8002bd2:	f001 fb3c 	bl	800424e <HAL_NVIC_EnableIRQ>

}
 8002bd6:	bf00      	nop
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	40023800 	.word	0x40023800

08002be4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b08e      	sub	sp, #56	@ 0x38
 8002be8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bee:	2200      	movs	r2, #0
 8002bf0:	601a      	str	r2, [r3, #0]
 8002bf2:	605a      	str	r2, [r3, #4]
 8002bf4:	609a      	str	r2, [r3, #8]
 8002bf6:	60da      	str	r2, [r3, #12]
 8002bf8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	623b      	str	r3, [r7, #32]
 8002bfe:	4b82      	ldr	r3, [pc, #520]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c02:	4a81      	ldr	r2, [pc, #516]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c04:	f043 0302 	orr.w	r3, r3, #2
 8002c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c0a:	4b7f      	ldr	r3, [pc, #508]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	623b      	str	r3, [r7, #32]
 8002c14:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002c16:	2300      	movs	r3, #0
 8002c18:	61fb      	str	r3, [r7, #28]
 8002c1a:	4b7b      	ldr	r3, [pc, #492]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c1e:	4a7a      	ldr	r2, [pc, #488]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c24:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c26:	4b78      	ldr	r3, [pc, #480]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c2e:	61fb      	str	r3, [r7, #28]
 8002c30:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c32:	2300      	movs	r3, #0
 8002c34:	61bb      	str	r3, [r7, #24]
 8002c36:	4b74      	ldr	r3, [pc, #464]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c3a:	4a73      	ldr	r2, [pc, #460]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c3c:	f043 0301 	orr.w	r3, r3, #1
 8002c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c42:	4b71      	ldr	r3, [pc, #452]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	61bb      	str	r3, [r7, #24]
 8002c4c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c4e:	2300      	movs	r3, #0
 8002c50:	617b      	str	r3, [r7, #20]
 8002c52:	4b6d      	ldr	r3, [pc, #436]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c56:	4a6c      	ldr	r2, [pc, #432]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c58:	f043 0308 	orr.w	r3, r3, #8
 8002c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c5e:	4b6a      	ldr	r3, [pc, #424]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c62:	f003 0308 	and.w	r3, r3, #8
 8002c66:	617b      	str	r3, [r7, #20]
 8002c68:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	613b      	str	r3, [r7, #16]
 8002c6e:	4b66      	ldr	r3, [pc, #408]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c72:	4a65      	ldr	r2, [pc, #404]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c74:	f043 0304 	orr.w	r3, r3, #4
 8002c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c7a:	4b63      	ldr	r3, [pc, #396]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7e:	f003 0304 	and.w	r3, r3, #4
 8002c82:	613b      	str	r3, [r7, #16]
 8002c84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002c86:	2300      	movs	r3, #0
 8002c88:	60fb      	str	r3, [r7, #12]
 8002c8a:	4b5f      	ldr	r3, [pc, #380]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8e:	4a5e      	ldr	r2, [pc, #376]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c96:	4b5c      	ldr	r3, [pc, #368]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c9e:	60fb      	str	r3, [r7, #12]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	60bb      	str	r3, [r7, #8]
 8002ca6:	4b58      	ldr	r3, [pc, #352]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002caa:	4a57      	ldr	r2, [pc, #348]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002cac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cb2:	4b55      	ldr	r3, [pc, #340]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cba:	60bb      	str	r3, [r7, #8]
 8002cbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	607b      	str	r3, [r7, #4]
 8002cc2:	4b51      	ldr	r3, [pc, #324]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc6:	4a50      	ldr	r2, [pc, #320]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002cc8:	f043 0320 	orr.w	r3, r3, #32
 8002ccc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cce:	4b4e      	ldr	r3, [pc, #312]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd2:	f003 0320 	and.w	r3, r3, #32
 8002cd6:	607b      	str	r3, [r7, #4]
 8002cd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002cda:	2300      	movs	r3, #0
 8002cdc:	603b      	str	r3, [r7, #0]
 8002cde:	4b4a      	ldr	r3, [pc, #296]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce2:	4a49      	ldr	r2, [pc, #292]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002ce4:	f043 0310 	orr.w	r3, r3, #16
 8002ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cea:	4b47      	ldr	r3, [pc, #284]	@ (8002e08 <MX_GPIO_Init+0x224>)
 8002cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cee:	f003 0310 	and.w	r3, r3, #16
 8002cf2:	603b      	str	r3, [r7, #0]
 8002cf4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	2140      	movs	r1, #64	@ 0x40
 8002cfa:	4844      	ldr	r0, [pc, #272]	@ (8002e0c <MX_GPIO_Init+0x228>)
 8002cfc:	f002 f860 	bl	8004dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8002d00:	2200      	movs	r2, #0
 8002d02:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002d06:	4842      	ldr	r0, [pc, #264]	@ (8002e10 <MX_GPIO_Init+0x22c>)
 8002d08:	f002 f85a 	bl	8004dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	2110      	movs	r1, #16
 8002d10:	4840      	ldr	r0, [pc, #256]	@ (8002e14 <MX_GPIO_Init+0x230>)
 8002d12:	f002 f855 	bl	8004dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8002d16:	2200      	movs	r2, #0
 8002d18:	2101      	movs	r1, #1
 8002d1a:	483f      	ldr	r0, [pc, #252]	@ (8002e18 <MX_GPIO_Init+0x234>)
 8002d1c:	f002 f850 	bl	8004dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002d20:	2340      	movs	r3, #64	@ 0x40
 8002d22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d24:	2301      	movs	r3, #1
 8002d26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002d30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d34:	4619      	mov	r1, r3
 8002d36:	4835      	ldr	r0, [pc, #212]	@ (8002e0c <MX_GPIO_Init+0x228>)
 8002d38:	f001 fea6 	bl	8004a88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002d3c:	2308      	movs	r3, #8
 8002d3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d40:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002d44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d46:	2300      	movs	r3, #0
 8002d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002d4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d4e:	4619      	mov	r1, r3
 8002d50:	482e      	ldr	r0, [pc, #184]	@ (8002e0c <MX_GPIO_Init+0x228>)
 8002d52:	f001 fe99 	bl	8004a88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002d56:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002d5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d60:	2300      	movs	r3, #0
 8002d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d64:	2303      	movs	r3, #3
 8002d66:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	4828      	ldr	r0, [pc, #160]	@ (8002e10 <MX_GPIO_Init+0x22c>)
 8002d70:	f001 fe8a 	bl	8004a88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002d74:	2301      	movs	r3, #1
 8002d76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d84:	4619      	mov	r1, r3
 8002d86:	4823      	ldr	r0, [pc, #140]	@ (8002e14 <MX_GPIO_Init+0x230>)
 8002d88:	f001 fe7e 	bl	8004a88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002d8c:	2310      	movs	r3, #16
 8002d8e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d90:	2301      	movs	r3, #1
 8002d92:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d94:	2300      	movs	r3, #0
 8002d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002da0:	4619      	mov	r1, r3
 8002da2:	481c      	ldr	r0, [pc, #112]	@ (8002e14 <MX_GPIO_Init+0x230>)
 8002da4:	f001 fe70 	bl	8004a88 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_ACCEL_Pin_Pin INT1_GRYO_Pin_Pin */
  GPIO_InitStruct.Pin = INT1_ACCEL_Pin_Pin|INT1_GRYO_Pin_Pin;
 8002da8:	2330      	movs	r3, #48	@ 0x30
 8002daa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002dac:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002db0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db2:	2300      	movs	r3, #0
 8002db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002db6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002dba:	4619      	mov	r1, r3
 8002dbc:	4817      	ldr	r0, [pc, #92]	@ (8002e1c <MX_GPIO_Init+0x238>)
 8002dbe:	f001 fe63 	bl	8004a88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	480f      	ldr	r0, [pc, #60]	@ (8002e18 <MX_GPIO_Init+0x234>)
 8002dda:	f001 fe55 	bl	8004a88 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002dde:	2200      	movs	r2, #0
 8002de0:	2100      	movs	r1, #0
 8002de2:	2009      	movs	r0, #9
 8002de4:	f001 fa17 	bl	8004216 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002de8:	2009      	movs	r0, #9
 8002dea:	f001 fa30 	bl	800424e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002dee:	2200      	movs	r2, #0
 8002df0:	2100      	movs	r1, #0
 8002df2:	200a      	movs	r0, #10
 8002df4:	f001 fa0f 	bl	8004216 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002df8:	200a      	movs	r0, #10
 8002dfa:	f001 fa28 	bl	800424e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002dfe:	bf00      	nop
 8002e00:	3738      	adds	r7, #56	@ 0x38
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	40023800 	.word	0x40023800
 8002e0c:	40021800 	.word	0x40021800
 8002e10:	40020c00 	.word	0x40020c00
 8002e14:	40020000 	.word	0x40020000
 8002e18:	40020400 	.word	0x40020400
 8002e1c:	40020800 	.word	0x40020800

08002e20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e24:	b672      	cpsid	i
}
 8002e26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e28:	bf00      	nop
 8002e2a:	e7fd      	b.n	8002e28 <Error_Handler+0x8>

08002e2c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e32:	2300      	movs	r3, #0
 8002e34:	607b      	str	r3, [r7, #4]
 8002e36:	4b10      	ldr	r3, [pc, #64]	@ (8002e78 <HAL_MspInit+0x4c>)
 8002e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e3a:	4a0f      	ldr	r2, [pc, #60]	@ (8002e78 <HAL_MspInit+0x4c>)
 8002e3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e40:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e42:	4b0d      	ldr	r3, [pc, #52]	@ (8002e78 <HAL_MspInit+0x4c>)
 8002e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e4a:	607b      	str	r3, [r7, #4]
 8002e4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e4e:	2300      	movs	r3, #0
 8002e50:	603b      	str	r3, [r7, #0]
 8002e52:	4b09      	ldr	r3, [pc, #36]	@ (8002e78 <HAL_MspInit+0x4c>)
 8002e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e56:	4a08      	ldr	r2, [pc, #32]	@ (8002e78 <HAL_MspInit+0x4c>)
 8002e58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e5e:	4b06      	ldr	r3, [pc, #24]	@ (8002e78 <HAL_MspInit+0x4c>)
 8002e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e66:	603b      	str	r3, [r7, #0]
 8002e68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e6a:	bf00      	nop
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	40023800 	.word	0x40023800

08002e7c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b08c      	sub	sp, #48	@ 0x30
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e84:	f107 031c 	add.w	r3, r7, #28
 8002e88:	2200      	movs	r2, #0
 8002e8a:	601a      	str	r2, [r3, #0]
 8002e8c:	605a      	str	r2, [r3, #4]
 8002e8e:	609a      	str	r2, [r3, #8]
 8002e90:	60da      	str	r2, [r3, #12]
 8002e92:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a4a      	ldr	r2, [pc, #296]	@ (8002fc4 <HAL_CAN_MspInit+0x148>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d13d      	bne.n	8002f1a <HAL_CAN_MspInit+0x9e>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002e9e:	4b4a      	ldr	r3, [pc, #296]	@ (8002fc8 <HAL_CAN_MspInit+0x14c>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	4a48      	ldr	r2, [pc, #288]	@ (8002fc8 <HAL_CAN_MspInit+0x14c>)
 8002ea6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002ea8:	4b47      	ldr	r3, [pc, #284]	@ (8002fc8 <HAL_CAN_MspInit+0x14c>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d10d      	bne.n	8002ecc <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	61bb      	str	r3, [r7, #24]
 8002eb4:	4b45      	ldr	r3, [pc, #276]	@ (8002fcc <HAL_CAN_MspInit+0x150>)
 8002eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb8:	4a44      	ldr	r2, [pc, #272]	@ (8002fcc <HAL_CAN_MspInit+0x150>)
 8002eba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002ebe:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ec0:	4b42      	ldr	r3, [pc, #264]	@ (8002fcc <HAL_CAN_MspInit+0x150>)
 8002ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ec8:	61bb      	str	r3, [r7, #24]
 8002eca:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ecc:	2300      	movs	r3, #0
 8002ece:	617b      	str	r3, [r7, #20]
 8002ed0:	4b3e      	ldr	r3, [pc, #248]	@ (8002fcc <HAL_CAN_MspInit+0x150>)
 8002ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed4:	4a3d      	ldr	r2, [pc, #244]	@ (8002fcc <HAL_CAN_MspInit+0x150>)
 8002ed6:	f043 0308 	orr.w	r3, r3, #8
 8002eda:	6313      	str	r3, [r2, #48]	@ 0x30
 8002edc:	4b3b      	ldr	r3, [pc, #236]	@ (8002fcc <HAL_CAN_MspInit+0x150>)
 8002ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee0:	f003 0308 	and.w	r3, r3, #8
 8002ee4:	617b      	str	r3, [r7, #20]
 8002ee6:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eec:	2302      	movs	r3, #2
 8002eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002ef8:	2309      	movs	r3, #9
 8002efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002efc:	f107 031c 	add.w	r3, r7, #28
 8002f00:	4619      	mov	r1, r3
 8002f02:	4833      	ldr	r0, [pc, #204]	@ (8002fd0 <HAL_CAN_MspInit+0x154>)
 8002f04:	f001 fdc0 	bl	8004a88 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8002f08:	2200      	movs	r2, #0
 8002f0a:	2100      	movs	r1, #0
 8002f0c:	2014      	movs	r0, #20
 8002f0e:	f001 f982 	bl	8004216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002f12:	2014      	movs	r0, #20
 8002f14:	f001 f99b 	bl	800424e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 8002f18:	e04f      	b.n	8002fba <HAL_CAN_MspInit+0x13e>
  else if(hcan->Instance==CAN2)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a2d      	ldr	r2, [pc, #180]	@ (8002fd4 <HAL_CAN_MspInit+0x158>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d14a      	bne.n	8002fba <HAL_CAN_MspInit+0x13e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8002f24:	2300      	movs	r3, #0
 8002f26:	613b      	str	r3, [r7, #16]
 8002f28:	4b28      	ldr	r3, [pc, #160]	@ (8002fcc <HAL_CAN_MspInit+0x150>)
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2c:	4a27      	ldr	r2, [pc, #156]	@ (8002fcc <HAL_CAN_MspInit+0x150>)
 8002f2e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002f32:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f34:	4b25      	ldr	r3, [pc, #148]	@ (8002fcc <HAL_CAN_MspInit+0x150>)
 8002f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f38:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f3c:	613b      	str	r3, [r7, #16]
 8002f3e:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002f40:	4b21      	ldr	r3, [pc, #132]	@ (8002fc8 <HAL_CAN_MspInit+0x14c>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	3301      	adds	r3, #1
 8002f46:	4a20      	ldr	r2, [pc, #128]	@ (8002fc8 <HAL_CAN_MspInit+0x14c>)
 8002f48:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002f4a:	4b1f      	ldr	r3, [pc, #124]	@ (8002fc8 <HAL_CAN_MspInit+0x14c>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d10d      	bne.n	8002f6e <HAL_CAN_MspInit+0xf2>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002f52:	2300      	movs	r3, #0
 8002f54:	60fb      	str	r3, [r7, #12]
 8002f56:	4b1d      	ldr	r3, [pc, #116]	@ (8002fcc <HAL_CAN_MspInit+0x150>)
 8002f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5a:	4a1c      	ldr	r2, [pc, #112]	@ (8002fcc <HAL_CAN_MspInit+0x150>)
 8002f5c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002f60:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f62:	4b1a      	ldr	r3, [pc, #104]	@ (8002fcc <HAL_CAN_MspInit+0x150>)
 8002f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f6e:	2300      	movs	r3, #0
 8002f70:	60bb      	str	r3, [r7, #8]
 8002f72:	4b16      	ldr	r3, [pc, #88]	@ (8002fcc <HAL_CAN_MspInit+0x150>)
 8002f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f76:	4a15      	ldr	r2, [pc, #84]	@ (8002fcc <HAL_CAN_MspInit+0x150>)
 8002f78:	f043 0302 	orr.w	r3, r3, #2
 8002f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f7e:	4b13      	ldr	r3, [pc, #76]	@ (8002fcc <HAL_CAN_MspInit+0x150>)
 8002f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	60bb      	str	r3, [r7, #8]
 8002f88:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002f8a:	2360      	movs	r3, #96	@ 0x60
 8002f8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f8e:	2302      	movs	r3, #2
 8002f90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f92:	2300      	movs	r3, #0
 8002f94:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f96:	2303      	movs	r3, #3
 8002f98:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002f9a:	2309      	movs	r3, #9
 8002f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f9e:	f107 031c 	add.w	r3, r7, #28
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	480c      	ldr	r0, [pc, #48]	@ (8002fd8 <HAL_CAN_MspInit+0x15c>)
 8002fa6:	f001 fd6f 	bl	8004a88 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8002faa:	2200      	movs	r2, #0
 8002fac:	2100      	movs	r1, #0
 8002fae:	2040      	movs	r0, #64	@ 0x40
 8002fb0:	f001 f931 	bl	8004216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8002fb4:	2040      	movs	r0, #64	@ 0x40
 8002fb6:	f001 f94a 	bl	800424e <HAL_NVIC_EnableIRQ>
}
 8002fba:	bf00      	nop
 8002fbc:	3730      	adds	r7, #48	@ 0x30
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	40006400 	.word	0x40006400
 8002fc8:	20000820 	.word	0x20000820
 8002fcc:	40023800 	.word	0x40023800
 8002fd0:	40020c00 	.word	0x40020c00
 8002fd4:	40006800 	.word	0x40006800
 8002fd8:	40020400 	.word	0x40020400

08002fdc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b08a      	sub	sp, #40	@ 0x28
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fe4:	f107 0314 	add.w	r3, r7, #20
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]
 8002fec:	605a      	str	r2, [r3, #4]
 8002fee:	609a      	str	r2, [r3, #8]
 8002ff0:	60da      	str	r2, [r3, #12]
 8002ff2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a29      	ldr	r2, [pc, #164]	@ (80030a0 <HAL_I2C_MspInit+0xc4>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d14b      	bne.n	8003096 <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ffe:	2300      	movs	r3, #0
 8003000:	613b      	str	r3, [r7, #16]
 8003002:	4b28      	ldr	r3, [pc, #160]	@ (80030a4 <HAL_I2C_MspInit+0xc8>)
 8003004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003006:	4a27      	ldr	r2, [pc, #156]	@ (80030a4 <HAL_I2C_MspInit+0xc8>)
 8003008:	f043 0304 	orr.w	r3, r3, #4
 800300c:	6313      	str	r3, [r2, #48]	@ 0x30
 800300e:	4b25      	ldr	r3, [pc, #148]	@ (80030a4 <HAL_I2C_MspInit+0xc8>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003012:	f003 0304 	and.w	r3, r3, #4
 8003016:	613b      	str	r3, [r7, #16]
 8003018:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800301a:	2300      	movs	r3, #0
 800301c:	60fb      	str	r3, [r7, #12]
 800301e:	4b21      	ldr	r3, [pc, #132]	@ (80030a4 <HAL_I2C_MspInit+0xc8>)
 8003020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003022:	4a20      	ldr	r2, [pc, #128]	@ (80030a4 <HAL_I2C_MspInit+0xc8>)
 8003024:	f043 0301 	orr.w	r3, r3, #1
 8003028:	6313      	str	r3, [r2, #48]	@ 0x30
 800302a:	4b1e      	ldr	r3, [pc, #120]	@ (80030a4 <HAL_I2C_MspInit+0xc8>)
 800302c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302e:	f003 0301 	and.w	r3, r3, #1
 8003032:	60fb      	str	r3, [r7, #12]
 8003034:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003036:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800303a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800303c:	2312      	movs	r3, #18
 800303e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003040:	2300      	movs	r3, #0
 8003042:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003044:	2303      	movs	r3, #3
 8003046:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003048:	2304      	movs	r3, #4
 800304a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800304c:	f107 0314 	add.w	r3, r7, #20
 8003050:	4619      	mov	r1, r3
 8003052:	4815      	ldr	r0, [pc, #84]	@ (80030a8 <HAL_I2C_MspInit+0xcc>)
 8003054:	f001 fd18 	bl	8004a88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003058:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800305c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800305e:	2312      	movs	r3, #18
 8003060:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003062:	2300      	movs	r3, #0
 8003064:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003066:	2303      	movs	r3, #3
 8003068:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800306a:	2304      	movs	r3, #4
 800306c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800306e:	f107 0314 	add.w	r3, r7, #20
 8003072:	4619      	mov	r1, r3
 8003074:	480d      	ldr	r0, [pc, #52]	@ (80030ac <HAL_I2C_MspInit+0xd0>)
 8003076:	f001 fd07 	bl	8004a88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800307a:	2300      	movs	r3, #0
 800307c:	60bb      	str	r3, [r7, #8]
 800307e:	4b09      	ldr	r3, [pc, #36]	@ (80030a4 <HAL_I2C_MspInit+0xc8>)
 8003080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003082:	4a08      	ldr	r2, [pc, #32]	@ (80030a4 <HAL_I2C_MspInit+0xc8>)
 8003084:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003088:	6413      	str	r3, [r2, #64]	@ 0x40
 800308a:	4b06      	ldr	r3, [pc, #24]	@ (80030a4 <HAL_I2C_MspInit+0xc8>)
 800308c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003092:	60bb      	str	r3, [r7, #8]
 8003094:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8003096:	bf00      	nop
 8003098:	3728      	adds	r7, #40	@ 0x28
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	40005c00 	.word	0x40005c00
 80030a4:	40023800 	.word	0x40023800
 80030a8:	40020800 	.word	0x40020800
 80030ac:	40020000 	.word	0x40020000

080030b0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b08a      	sub	sp, #40	@ 0x28
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030b8:	f107 0314 	add.w	r3, r7, #20
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	605a      	str	r2, [r3, #4]
 80030c2:	609a      	str	r2, [r3, #8]
 80030c4:	60da      	str	r2, [r3, #12]
 80030c6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a28      	ldr	r2, [pc, #160]	@ (8003170 <HAL_SPI_MspInit+0xc0>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d149      	bne.n	8003166 <HAL_SPI_MspInit+0xb6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80030d2:	2300      	movs	r3, #0
 80030d4:	613b      	str	r3, [r7, #16]
 80030d6:	4b27      	ldr	r3, [pc, #156]	@ (8003174 <HAL_SPI_MspInit+0xc4>)
 80030d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030da:	4a26      	ldr	r2, [pc, #152]	@ (8003174 <HAL_SPI_MspInit+0xc4>)
 80030dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80030e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80030e2:	4b24      	ldr	r3, [pc, #144]	@ (8003174 <HAL_SPI_MspInit+0xc4>)
 80030e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030ea:	613b      	str	r3, [r7, #16]
 80030ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030ee:	2300      	movs	r3, #0
 80030f0:	60fb      	str	r3, [r7, #12]
 80030f2:	4b20      	ldr	r3, [pc, #128]	@ (8003174 <HAL_SPI_MspInit+0xc4>)
 80030f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f6:	4a1f      	ldr	r2, [pc, #124]	@ (8003174 <HAL_SPI_MspInit+0xc4>)
 80030f8:	f043 0302 	orr.w	r3, r3, #2
 80030fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80030fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003174 <HAL_SPI_MspInit+0xc4>)
 8003100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003102:	f003 0302 	and.w	r3, r3, #2
 8003106:	60fb      	str	r3, [r7, #12]
 8003108:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800310a:	2300      	movs	r3, #0
 800310c:	60bb      	str	r3, [r7, #8]
 800310e:	4b19      	ldr	r3, [pc, #100]	@ (8003174 <HAL_SPI_MspInit+0xc4>)
 8003110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003112:	4a18      	ldr	r2, [pc, #96]	@ (8003174 <HAL_SPI_MspInit+0xc4>)
 8003114:	f043 0301 	orr.w	r3, r3, #1
 8003118:	6313      	str	r3, [r2, #48]	@ 0x30
 800311a:	4b16      	ldr	r3, [pc, #88]	@ (8003174 <HAL_SPI_MspInit+0xc4>)
 800311c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311e:	f003 0301 	and.w	r3, r3, #1
 8003122:	60bb      	str	r3, [r7, #8]
 8003124:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB4     ------> SPI1_MISO
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 8003126:	2318      	movs	r3, #24
 8003128:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800312a:	2302      	movs	r3, #2
 800312c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800312e:	2300      	movs	r3, #0
 8003130:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003132:	2303      	movs	r3, #3
 8003134:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003136:	2305      	movs	r3, #5
 8003138:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800313a:	f107 0314 	add.w	r3, r7, #20
 800313e:	4619      	mov	r1, r3
 8003140:	480d      	ldr	r0, [pc, #52]	@ (8003178 <HAL_SPI_MspInit+0xc8>)
 8003142:	f001 fca1 	bl	8004a88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003146:	2380      	movs	r3, #128	@ 0x80
 8003148:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800314a:	2302      	movs	r3, #2
 800314c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314e:	2300      	movs	r3, #0
 8003150:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003152:	2303      	movs	r3, #3
 8003154:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003156:	2305      	movs	r3, #5
 8003158:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800315a:	f107 0314 	add.w	r3, r7, #20
 800315e:	4619      	mov	r1, r3
 8003160:	4806      	ldr	r0, [pc, #24]	@ (800317c <HAL_SPI_MspInit+0xcc>)
 8003162:	f001 fc91 	bl	8004a88 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003166:	bf00      	nop
 8003168:	3728      	adds	r7, #40	@ 0x28
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	40013000 	.word	0x40013000
 8003174:	40023800 	.word	0x40023800
 8003178:	40020400 	.word	0x40020400
 800317c:	40020000 	.word	0x40020000

08003180 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003180:	b480      	push	{r7}
 8003182:	b089      	sub	sp, #36	@ 0x24
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a3d      	ldr	r2, [pc, #244]	@ (8003284 <HAL_TIM_PWM_MspInit+0x104>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d10e      	bne.n	80031b0 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003192:	2300      	movs	r3, #0
 8003194:	61fb      	str	r3, [r7, #28]
 8003196:	4b3c      	ldr	r3, [pc, #240]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 8003198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319a:	4a3b      	ldr	r2, [pc, #236]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 800319c:	f043 0301 	orr.w	r3, r3, #1
 80031a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80031a2:	4b39      	ldr	r3, [pc, #228]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 80031a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a6:	f003 0301 	and.w	r3, r3, #1
 80031aa:	61fb      	str	r3, [r7, #28]
 80031ac:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 80031ae:	e062      	b.n	8003276 <HAL_TIM_PWM_MspInit+0xf6>
  else if(htim_pwm->Instance==TIM2)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031b8:	d10e      	bne.n	80031d8 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031ba:	2300      	movs	r3, #0
 80031bc:	61bb      	str	r3, [r7, #24]
 80031be:	4b32      	ldr	r3, [pc, #200]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 80031c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c2:	4a31      	ldr	r2, [pc, #196]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 80031c4:	f043 0301 	orr.w	r3, r3, #1
 80031c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80031ca:	4b2f      	ldr	r3, [pc, #188]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 80031cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ce:	f003 0301 	and.w	r3, r3, #1
 80031d2:	61bb      	str	r3, [r7, #24]
 80031d4:	69bb      	ldr	r3, [r7, #24]
}
 80031d6:	e04e      	b.n	8003276 <HAL_TIM_PWM_MspInit+0xf6>
  else if(htim_pwm->Instance==TIM3)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a2b      	ldr	r2, [pc, #172]	@ (800328c <HAL_TIM_PWM_MspInit+0x10c>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d10e      	bne.n	8003200 <HAL_TIM_PWM_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031e2:	2300      	movs	r3, #0
 80031e4:	617b      	str	r3, [r7, #20]
 80031e6:	4b28      	ldr	r3, [pc, #160]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 80031e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ea:	4a27      	ldr	r2, [pc, #156]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 80031ec:	f043 0302 	orr.w	r3, r3, #2
 80031f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80031f2:	4b25      	ldr	r3, [pc, #148]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 80031f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f6:	f003 0302 	and.w	r3, r3, #2
 80031fa:	617b      	str	r3, [r7, #20]
 80031fc:	697b      	ldr	r3, [r7, #20]
}
 80031fe:	e03a      	b.n	8003276 <HAL_TIM_PWM_MspInit+0xf6>
  else if(htim_pwm->Instance==TIM4)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a22      	ldr	r2, [pc, #136]	@ (8003290 <HAL_TIM_PWM_MspInit+0x110>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d10e      	bne.n	8003228 <HAL_TIM_PWM_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800320a:	2300      	movs	r3, #0
 800320c:	613b      	str	r3, [r7, #16]
 800320e:	4b1e      	ldr	r3, [pc, #120]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 8003210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003212:	4a1d      	ldr	r2, [pc, #116]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 8003214:	f043 0304 	orr.w	r3, r3, #4
 8003218:	6413      	str	r3, [r2, #64]	@ 0x40
 800321a:	4b1b      	ldr	r3, [pc, #108]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 800321c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321e:	f003 0304 	and.w	r3, r3, #4
 8003222:	613b      	str	r3, [r7, #16]
 8003224:	693b      	ldr	r3, [r7, #16]
}
 8003226:	e026      	b.n	8003276 <HAL_TIM_PWM_MspInit+0xf6>
  else if(htim_pwm->Instance==TIM5)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a19      	ldr	r2, [pc, #100]	@ (8003294 <HAL_TIM_PWM_MspInit+0x114>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d10e      	bne.n	8003250 <HAL_TIM_PWM_MspInit+0xd0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003232:	2300      	movs	r3, #0
 8003234:	60fb      	str	r3, [r7, #12]
 8003236:	4b14      	ldr	r3, [pc, #80]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 8003238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323a:	4a13      	ldr	r2, [pc, #76]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 800323c:	f043 0308 	orr.w	r3, r3, #8
 8003240:	6413      	str	r3, [r2, #64]	@ 0x40
 8003242:	4b11      	ldr	r3, [pc, #68]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 8003244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003246:	f003 0308 	and.w	r3, r3, #8
 800324a:	60fb      	str	r3, [r7, #12]
 800324c:	68fb      	ldr	r3, [r7, #12]
}
 800324e:	e012      	b.n	8003276 <HAL_TIM_PWM_MspInit+0xf6>
  else if(htim_pwm->Instance==TIM8)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a10      	ldr	r2, [pc, #64]	@ (8003298 <HAL_TIM_PWM_MspInit+0x118>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d10d      	bne.n	8003276 <HAL_TIM_PWM_MspInit+0xf6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800325a:	2300      	movs	r3, #0
 800325c:	60bb      	str	r3, [r7, #8]
 800325e:	4b0a      	ldr	r3, [pc, #40]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 8003260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003262:	4a09      	ldr	r2, [pc, #36]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 8003264:	f043 0302 	orr.w	r3, r3, #2
 8003268:	6453      	str	r3, [r2, #68]	@ 0x44
 800326a:	4b07      	ldr	r3, [pc, #28]	@ (8003288 <HAL_TIM_PWM_MspInit+0x108>)
 800326c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	60bb      	str	r3, [r7, #8]
 8003274:	68bb      	ldr	r3, [r7, #8]
}
 8003276:	bf00      	nop
 8003278:	3724      	adds	r7, #36	@ 0x24
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	40010000 	.word	0x40010000
 8003288:	40023800 	.word	0x40023800
 800328c:	40000400 	.word	0x40000400
 8003290:	40000800 	.word	0x40000800
 8003294:	40000c00 	.word	0x40000c00
 8003298:	40010400 	.word	0x40010400

0800329c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800329c:	b480      	push	{r7}
 800329e:	b085      	sub	sp, #20
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a0b      	ldr	r2, [pc, #44]	@ (80032d8 <HAL_TIM_Base_MspInit+0x3c>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d10d      	bne.n	80032ca <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM10_MspInit 0 */

    /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80032ae:	2300      	movs	r3, #0
 80032b0:	60fb      	str	r3, [r7, #12]
 80032b2:	4b0a      	ldr	r3, [pc, #40]	@ (80032dc <HAL_TIM_Base_MspInit+0x40>)
 80032b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032b6:	4a09      	ldr	r2, [pc, #36]	@ (80032dc <HAL_TIM_Base_MspInit+0x40>)
 80032b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80032be:	4b07      	ldr	r3, [pc, #28]	@ (80032dc <HAL_TIM_Base_MspInit+0x40>)
 80032c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032c6:	60fb      	str	r3, [r7, #12]
 80032c8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM10_MspInit 1 */

  }

}
 80032ca:	bf00      	nop
 80032cc:	3714      	adds	r7, #20
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	40014400 	.word	0x40014400
 80032dc:	40023800 	.word	0x40023800

080032e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b08c      	sub	sp, #48	@ 0x30
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032e8:	f107 031c 	add.w	r3, r7, #28
 80032ec:	2200      	movs	r2, #0
 80032ee:	601a      	str	r2, [r3, #0]
 80032f0:	605a      	str	r2, [r3, #4]
 80032f2:	609a      	str	r2, [r3, #8]
 80032f4:	60da      	str	r2, [r3, #12]
 80032f6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a58      	ldr	r2, [pc, #352]	@ (8003460 <HAL_TIM_MspPostInit+0x180>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d11f      	bne.n	8003342 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003302:	2300      	movs	r3, #0
 8003304:	61bb      	str	r3, [r7, #24]
 8003306:	4b57      	ldr	r3, [pc, #348]	@ (8003464 <HAL_TIM_MspPostInit+0x184>)
 8003308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330a:	4a56      	ldr	r2, [pc, #344]	@ (8003464 <HAL_TIM_MspPostInit+0x184>)
 800330c:	f043 0310 	orr.w	r3, r3, #16
 8003310:	6313      	str	r3, [r2, #48]	@ 0x30
 8003312:	4b54      	ldr	r3, [pc, #336]	@ (8003464 <HAL_TIM_MspPostInit+0x184>)
 8003314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003316:	f003 0310 	and.w	r3, r3, #16
 800331a:	61bb      	str	r3, [r7, #24]
 800331c:	69bb      	ldr	r3, [r7, #24]
    PE13     ------> TIM1_CH3
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14;
 800331e:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8003322:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003324:	2302      	movs	r3, #2
 8003326:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003328:	2300      	movs	r3, #0
 800332a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800332c:	2300      	movs	r3, #0
 800332e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003330:	2301      	movs	r3, #1
 8003332:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003334:	f107 031c 	add.w	r3, r7, #28
 8003338:	4619      	mov	r1, r3
 800333a:	484b      	ldr	r0, [pc, #300]	@ (8003468 <HAL_TIM_MspPostInit+0x188>)
 800333c:	f001 fba4 	bl	8004a88 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM10_MspPostInit 1 */

    /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8003340:	e089      	b.n	8003456 <HAL_TIM_MspPostInit+0x176>
  else if(htim->Instance==TIM5)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a49      	ldr	r2, [pc, #292]	@ (800346c <HAL_TIM_MspPostInit+0x18c>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d11f      	bne.n	800338c <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800334c:	2300      	movs	r3, #0
 800334e:	617b      	str	r3, [r7, #20]
 8003350:	4b44      	ldr	r3, [pc, #272]	@ (8003464 <HAL_TIM_MspPostInit+0x184>)
 8003352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003354:	4a43      	ldr	r2, [pc, #268]	@ (8003464 <HAL_TIM_MspPostInit+0x184>)
 8003356:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800335a:	6313      	str	r3, [r2, #48]	@ 0x30
 800335c:	4b41      	ldr	r3, [pc, #260]	@ (8003464 <HAL_TIM_MspPostInit+0x184>)
 800335e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003360:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003364:	617b      	str	r3, [r7, #20]
 8003366:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10;
 8003368:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800336c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800336e:	2302      	movs	r3, #2
 8003370:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003372:	2300      	movs	r3, #0
 8003374:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003376:	2300      	movs	r3, #0
 8003378:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800337a:	2302      	movs	r3, #2
 800337c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800337e:	f107 031c 	add.w	r3, r7, #28
 8003382:	4619      	mov	r1, r3
 8003384:	483a      	ldr	r0, [pc, #232]	@ (8003470 <HAL_TIM_MspPostInit+0x190>)
 8003386:	f001 fb7f 	bl	8004a88 <HAL_GPIO_Init>
}
 800338a:	e064      	b.n	8003456 <HAL_TIM_MspPostInit+0x176>
  else if(htim->Instance==TIM8)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a38      	ldr	r2, [pc, #224]	@ (8003474 <HAL_TIM_MspPostInit+0x194>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d13c      	bne.n	8003410 <HAL_TIM_MspPostInit+0x130>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8003396:	2300      	movs	r3, #0
 8003398:	613b      	str	r3, [r7, #16]
 800339a:	4b32      	ldr	r3, [pc, #200]	@ (8003464 <HAL_TIM_MspPostInit+0x184>)
 800339c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339e:	4a31      	ldr	r2, [pc, #196]	@ (8003464 <HAL_TIM_MspPostInit+0x184>)
 80033a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80033a6:	4b2f      	ldr	r3, [pc, #188]	@ (8003464 <HAL_TIM_MspPostInit+0x184>)
 80033a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ae:	613b      	str	r3, [r7, #16]
 80033b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033b2:	2300      	movs	r3, #0
 80033b4:	60fb      	str	r3, [r7, #12]
 80033b6:	4b2b      	ldr	r3, [pc, #172]	@ (8003464 <HAL_TIM_MspPostInit+0x184>)
 80033b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ba:	4a2a      	ldr	r2, [pc, #168]	@ (8003464 <HAL_TIM_MspPostInit+0x184>)
 80033bc:	f043 0304 	orr.w	r3, r3, #4
 80033c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80033c2:	4b28      	ldr	r3, [pc, #160]	@ (8003464 <HAL_TIM_MspPostInit+0x184>)
 80033c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c6:	f003 0304 	and.w	r3, r3, #4
 80033ca:	60fb      	str	r3, [r7, #12]
 80033cc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80033ce:	23c0      	movs	r3, #192	@ 0xc0
 80033d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d2:	2302      	movs	r3, #2
 80033d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d6:	2300      	movs	r3, #0
 80033d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033da:	2300      	movs	r3, #0
 80033dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80033de:	2303      	movs	r3, #3
 80033e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80033e2:	f107 031c 	add.w	r3, r7, #28
 80033e6:	4619      	mov	r1, r3
 80033e8:	4823      	ldr	r0, [pc, #140]	@ (8003478 <HAL_TIM_MspPostInit+0x198>)
 80033ea:	f001 fb4d 	bl	8004a88 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80033ee:	2340      	movs	r3, #64	@ 0x40
 80033f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033f2:	2302      	movs	r3, #2
 80033f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033f6:	2300      	movs	r3, #0
 80033f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033fa:	2300      	movs	r3, #0
 80033fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80033fe:	2303      	movs	r3, #3
 8003400:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003402:	f107 031c 	add.w	r3, r7, #28
 8003406:	4619      	mov	r1, r3
 8003408:	481c      	ldr	r0, [pc, #112]	@ (800347c <HAL_TIM_MspPostInit+0x19c>)
 800340a:	f001 fb3d 	bl	8004a88 <HAL_GPIO_Init>
}
 800340e:	e022      	b.n	8003456 <HAL_TIM_MspPostInit+0x176>
  else if(htim->Instance==TIM10)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a1a      	ldr	r2, [pc, #104]	@ (8003480 <HAL_TIM_MspPostInit+0x1a0>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d11d      	bne.n	8003456 <HAL_TIM_MspPostInit+0x176>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800341a:	2300      	movs	r3, #0
 800341c:	60bb      	str	r3, [r7, #8]
 800341e:	4b11      	ldr	r3, [pc, #68]	@ (8003464 <HAL_TIM_MspPostInit+0x184>)
 8003420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003422:	4a10      	ldr	r2, [pc, #64]	@ (8003464 <HAL_TIM_MspPostInit+0x184>)
 8003424:	f043 0320 	orr.w	r3, r3, #32
 8003428:	6313      	str	r3, [r2, #48]	@ 0x30
 800342a:	4b0e      	ldr	r3, [pc, #56]	@ (8003464 <HAL_TIM_MspPostInit+0x184>)
 800342c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342e:	f003 0320 	and.w	r3, r3, #32
 8003432:	60bb      	str	r3, [r7, #8]
 8003434:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003436:	2340      	movs	r3, #64	@ 0x40
 8003438:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800343a:	2302      	movs	r3, #2
 800343c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800343e:	2301      	movs	r3, #1
 8003440:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003442:	2302      	movs	r3, #2
 8003444:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8003446:	2303      	movs	r3, #3
 8003448:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800344a:	f107 031c 	add.w	r3, r7, #28
 800344e:	4619      	mov	r1, r3
 8003450:	480c      	ldr	r0, [pc, #48]	@ (8003484 <HAL_TIM_MspPostInit+0x1a4>)
 8003452:	f001 fb19 	bl	8004a88 <HAL_GPIO_Init>
}
 8003456:	bf00      	nop
 8003458:	3730      	adds	r7, #48	@ 0x30
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	40010000 	.word	0x40010000
 8003464:	40023800 	.word	0x40023800
 8003468:	40021000 	.word	0x40021000
 800346c:	40000c00 	.word	0x40000c00
 8003470:	40021c00 	.word	0x40021c00
 8003474:	40010400 	.word	0x40010400
 8003478:	40022000 	.word	0x40022000
 800347c:	40020800 	.word	0x40020800
 8003480:	40014400 	.word	0x40014400
 8003484:	40021400 	.word	0x40021400

08003488 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b08e      	sub	sp, #56	@ 0x38
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003490:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003494:	2200      	movs	r2, #0
 8003496:	601a      	str	r2, [r3, #0]
 8003498:	605a      	str	r2, [r3, #4]
 800349a:	609a      	str	r2, [r3, #8]
 800349c:	60da      	str	r2, [r3, #12]
 800349e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a74      	ldr	r2, [pc, #464]	@ (8003678 <HAL_UART_MspInit+0x1f0>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	f040 8083 	bne.w	80035b2 <HAL_UART_MspInit+0x12a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80034ac:	2300      	movs	r3, #0
 80034ae:	623b      	str	r3, [r7, #32]
 80034b0:	4b72      	ldr	r3, [pc, #456]	@ (800367c <HAL_UART_MspInit+0x1f4>)
 80034b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b4:	4a71      	ldr	r2, [pc, #452]	@ (800367c <HAL_UART_MspInit+0x1f4>)
 80034b6:	f043 0310 	orr.w	r3, r3, #16
 80034ba:	6453      	str	r3, [r2, #68]	@ 0x44
 80034bc:	4b6f      	ldr	r3, [pc, #444]	@ (800367c <HAL_UART_MspInit+0x1f4>)
 80034be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034c0:	f003 0310 	and.w	r3, r3, #16
 80034c4:	623b      	str	r3, [r7, #32]
 80034c6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034c8:	2300      	movs	r3, #0
 80034ca:	61fb      	str	r3, [r7, #28]
 80034cc:	4b6b      	ldr	r3, [pc, #428]	@ (800367c <HAL_UART_MspInit+0x1f4>)
 80034ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d0:	4a6a      	ldr	r2, [pc, #424]	@ (800367c <HAL_UART_MspInit+0x1f4>)
 80034d2:	f043 0302 	orr.w	r3, r3, #2
 80034d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80034d8:	4b68      	ldr	r3, [pc, #416]	@ (800367c <HAL_UART_MspInit+0x1f4>)
 80034da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034dc:	f003 0302 	and.w	r3, r3, #2
 80034e0:	61fb      	str	r3, [r7, #28]
 80034e2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034e4:	2300      	movs	r3, #0
 80034e6:	61bb      	str	r3, [r7, #24]
 80034e8:	4b64      	ldr	r3, [pc, #400]	@ (800367c <HAL_UART_MspInit+0x1f4>)
 80034ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ec:	4a63      	ldr	r2, [pc, #396]	@ (800367c <HAL_UART_MspInit+0x1f4>)
 80034ee:	f043 0301 	orr.w	r3, r3, #1
 80034f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80034f4:	4b61      	ldr	r3, [pc, #388]	@ (800367c <HAL_UART_MspInit+0x1f4>)
 80034f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f8:	f003 0301 	and.w	r3, r3, #1
 80034fc:	61bb      	str	r3, [r7, #24]
 80034fe:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003500:	2380      	movs	r3, #128	@ 0x80
 8003502:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003504:	2302      	movs	r3, #2
 8003506:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003508:	2300      	movs	r3, #0
 800350a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800350c:	2303      	movs	r3, #3
 800350e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003510:	2307      	movs	r3, #7
 8003512:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003514:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003518:	4619      	mov	r1, r3
 800351a:	4859      	ldr	r0, [pc, #356]	@ (8003680 <HAL_UART_MspInit+0x1f8>)
 800351c:	f001 fab4 	bl	8004a88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003520:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003524:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003526:	2302      	movs	r3, #2
 8003528:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800352a:	2300      	movs	r3, #0
 800352c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800352e:	2303      	movs	r3, #3
 8003530:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003532:	2307      	movs	r3, #7
 8003534:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003536:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800353a:	4619      	mov	r1, r3
 800353c:	4851      	ldr	r0, [pc, #324]	@ (8003684 <HAL_UART_MspInit+0x1fc>)
 800353e:	f001 faa3 	bl	8004a88 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003542:	4b51      	ldr	r3, [pc, #324]	@ (8003688 <HAL_UART_MspInit+0x200>)
 8003544:	4a51      	ldr	r2, [pc, #324]	@ (800368c <HAL_UART_MspInit+0x204>)
 8003546:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003548:	4b4f      	ldr	r3, [pc, #316]	@ (8003688 <HAL_UART_MspInit+0x200>)
 800354a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800354e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003550:	4b4d      	ldr	r3, [pc, #308]	@ (8003688 <HAL_UART_MspInit+0x200>)
 8003552:	2200      	movs	r2, #0
 8003554:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003556:	4b4c      	ldr	r3, [pc, #304]	@ (8003688 <HAL_UART_MspInit+0x200>)
 8003558:	2200      	movs	r2, #0
 800355a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800355c:	4b4a      	ldr	r3, [pc, #296]	@ (8003688 <HAL_UART_MspInit+0x200>)
 800355e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003562:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003564:	4b48      	ldr	r3, [pc, #288]	@ (8003688 <HAL_UART_MspInit+0x200>)
 8003566:	2200      	movs	r2, #0
 8003568:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800356a:	4b47      	ldr	r3, [pc, #284]	@ (8003688 <HAL_UART_MspInit+0x200>)
 800356c:	2200      	movs	r2, #0
 800356e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003570:	4b45      	ldr	r3, [pc, #276]	@ (8003688 <HAL_UART_MspInit+0x200>)
 8003572:	2200      	movs	r2, #0
 8003574:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003576:	4b44      	ldr	r3, [pc, #272]	@ (8003688 <HAL_UART_MspInit+0x200>)
 8003578:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800357c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800357e:	4b42      	ldr	r3, [pc, #264]	@ (8003688 <HAL_UART_MspInit+0x200>)
 8003580:	2200      	movs	r2, #0
 8003582:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003584:	4840      	ldr	r0, [pc, #256]	@ (8003688 <HAL_UART_MspInit+0x200>)
 8003586:	f000 fe7d 	bl	8004284 <HAL_DMA_Init>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d001      	beq.n	8003594 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8003590:	f7ff fc46 	bl	8002e20 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a3c      	ldr	r2, [pc, #240]	@ (8003688 <HAL_UART_MspInit+0x200>)
 8003598:	63da      	str	r2, [r3, #60]	@ 0x3c
 800359a:	4a3b      	ldr	r2, [pc, #236]	@ (8003688 <HAL_UART_MspInit+0x200>)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80035a0:	2200      	movs	r2, #0
 80035a2:	2100      	movs	r1, #0
 80035a4:	2025      	movs	r0, #37	@ 0x25
 80035a6:	f000 fe36 	bl	8004216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80035aa:	2025      	movs	r0, #37	@ 0x25
 80035ac:	f000 fe4f 	bl	800424e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 80035b0:	e0df      	b.n	8003772 <HAL_UART_MspInit+0x2ea>
  else if(huart->Instance==USART3)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a36      	ldr	r2, [pc, #216]	@ (8003690 <HAL_UART_MspInit+0x208>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d171      	bne.n	80036a0 <HAL_UART_MspInit+0x218>
    __HAL_RCC_USART3_CLK_ENABLE();
 80035bc:	2300      	movs	r3, #0
 80035be:	617b      	str	r3, [r7, #20]
 80035c0:	4b2e      	ldr	r3, [pc, #184]	@ (800367c <HAL_UART_MspInit+0x1f4>)
 80035c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c4:	4a2d      	ldr	r2, [pc, #180]	@ (800367c <HAL_UART_MspInit+0x1f4>)
 80035c6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80035cc:	4b2b      	ldr	r3, [pc, #172]	@ (800367c <HAL_UART_MspInit+0x1f4>)
 80035ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035d4:	617b      	str	r3, [r7, #20]
 80035d6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035d8:	2300      	movs	r3, #0
 80035da:	613b      	str	r3, [r7, #16]
 80035dc:	4b27      	ldr	r3, [pc, #156]	@ (800367c <HAL_UART_MspInit+0x1f4>)
 80035de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e0:	4a26      	ldr	r2, [pc, #152]	@ (800367c <HAL_UART_MspInit+0x1f4>)
 80035e2:	f043 0304 	orr.w	r3, r3, #4
 80035e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80035e8:	4b24      	ldr	r3, [pc, #144]	@ (800367c <HAL_UART_MspInit+0x1f4>)
 80035ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ec:	f003 0304 	and.w	r3, r3, #4
 80035f0:	613b      	str	r3, [r7, #16]
 80035f2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 80035f4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80035f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035fa:	2302      	movs	r3, #2
 80035fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035fe:	2300      	movs	r3, #0
 8003600:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003602:	2303      	movs	r3, #3
 8003604:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003606:	2307      	movs	r3, #7
 8003608:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800360a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800360e:	4619      	mov	r1, r3
 8003610:	4820      	ldr	r0, [pc, #128]	@ (8003694 <HAL_UART_MspInit+0x20c>)
 8003612:	f001 fa39 	bl	8004a88 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003616:	4b20      	ldr	r3, [pc, #128]	@ (8003698 <HAL_UART_MspInit+0x210>)
 8003618:	4a20      	ldr	r2, [pc, #128]	@ (800369c <HAL_UART_MspInit+0x214>)
 800361a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800361c:	4b1e      	ldr	r3, [pc, #120]	@ (8003698 <HAL_UART_MspInit+0x210>)
 800361e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003622:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003624:	4b1c      	ldr	r3, [pc, #112]	@ (8003698 <HAL_UART_MspInit+0x210>)
 8003626:	2200      	movs	r2, #0
 8003628:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800362a:	4b1b      	ldr	r3, [pc, #108]	@ (8003698 <HAL_UART_MspInit+0x210>)
 800362c:	2200      	movs	r2, #0
 800362e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003630:	4b19      	ldr	r3, [pc, #100]	@ (8003698 <HAL_UART_MspInit+0x210>)
 8003632:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003636:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003638:	4b17      	ldr	r3, [pc, #92]	@ (8003698 <HAL_UART_MspInit+0x210>)
 800363a:	2200      	movs	r2, #0
 800363c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800363e:	4b16      	ldr	r3, [pc, #88]	@ (8003698 <HAL_UART_MspInit+0x210>)
 8003640:	2200      	movs	r2, #0
 8003642:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8003644:	4b14      	ldr	r3, [pc, #80]	@ (8003698 <HAL_UART_MspInit+0x210>)
 8003646:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800364a:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800364c:	4b12      	ldr	r3, [pc, #72]	@ (8003698 <HAL_UART_MspInit+0x210>)
 800364e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003652:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003654:	4b10      	ldr	r3, [pc, #64]	@ (8003698 <HAL_UART_MspInit+0x210>)
 8003656:	2200      	movs	r2, #0
 8003658:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800365a:	480f      	ldr	r0, [pc, #60]	@ (8003698 <HAL_UART_MspInit+0x210>)
 800365c:	f000 fe12 	bl	8004284 <HAL_DMA_Init>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d001      	beq.n	800366a <HAL_UART_MspInit+0x1e2>
      Error_Handler();
 8003666:	f7ff fbdb 	bl	8002e20 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a0a      	ldr	r2, [pc, #40]	@ (8003698 <HAL_UART_MspInit+0x210>)
 800366e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003670:	4a09      	ldr	r2, [pc, #36]	@ (8003698 <HAL_UART_MspInit+0x210>)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003676:	e07c      	b.n	8003772 <HAL_UART_MspInit+0x2ea>
 8003678:	40011000 	.word	0x40011000
 800367c:	40023800 	.word	0x40023800
 8003680:	40020400 	.word	0x40020400
 8003684:	40020000 	.word	0x40020000
 8003688:	20000700 	.word	0x20000700
 800368c:	40026440 	.word	0x40026440
 8003690:	40004800 	.word	0x40004800
 8003694:	40020800 	.word	0x40020800
 8003698:	20000760 	.word	0x20000760
 800369c:	40026028 	.word	0x40026028
  else if(huart->Instance==USART6)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a35      	ldr	r2, [pc, #212]	@ (800377c <HAL_UART_MspInit+0x2f4>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d163      	bne.n	8003772 <HAL_UART_MspInit+0x2ea>
    __HAL_RCC_USART6_CLK_ENABLE();
 80036aa:	2300      	movs	r3, #0
 80036ac:	60fb      	str	r3, [r7, #12]
 80036ae:	4b34      	ldr	r3, [pc, #208]	@ (8003780 <HAL_UART_MspInit+0x2f8>)
 80036b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036b2:	4a33      	ldr	r2, [pc, #204]	@ (8003780 <HAL_UART_MspInit+0x2f8>)
 80036b4:	f043 0320 	orr.w	r3, r3, #32
 80036b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80036ba:	4b31      	ldr	r3, [pc, #196]	@ (8003780 <HAL_UART_MspInit+0x2f8>)
 80036bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036be:	f003 0320 	and.w	r3, r3, #32
 80036c2:	60fb      	str	r3, [r7, #12]
 80036c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80036c6:	2300      	movs	r3, #0
 80036c8:	60bb      	str	r3, [r7, #8]
 80036ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003780 <HAL_UART_MspInit+0x2f8>)
 80036cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ce:	4a2c      	ldr	r2, [pc, #176]	@ (8003780 <HAL_UART_MspInit+0x2f8>)
 80036d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80036d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003780 <HAL_UART_MspInit+0x2f8>)
 80036d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036de:	60bb      	str	r3, [r7, #8]
 80036e0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 80036e2:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 80036e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036e8:	2302      	movs	r3, #2
 80036ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ec:	2300      	movs	r3, #0
 80036ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036f0:	2303      	movs	r3, #3
 80036f2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80036f4:	2308      	movs	r3, #8
 80036f6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80036f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036fc:	4619      	mov	r1, r3
 80036fe:	4821      	ldr	r0, [pc, #132]	@ (8003784 <HAL_UART_MspInit+0x2fc>)
 8003700:	f001 f9c2 	bl	8004a88 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8003704:	4b20      	ldr	r3, [pc, #128]	@ (8003788 <HAL_UART_MspInit+0x300>)
 8003706:	4a21      	ldr	r2, [pc, #132]	@ (800378c <HAL_UART_MspInit+0x304>)
 8003708:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800370a:	4b1f      	ldr	r3, [pc, #124]	@ (8003788 <HAL_UART_MspInit+0x300>)
 800370c:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8003710:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003712:	4b1d      	ldr	r3, [pc, #116]	@ (8003788 <HAL_UART_MspInit+0x300>)
 8003714:	2200      	movs	r2, #0
 8003716:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003718:	4b1b      	ldr	r3, [pc, #108]	@ (8003788 <HAL_UART_MspInit+0x300>)
 800371a:	2200      	movs	r2, #0
 800371c:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800371e:	4b1a      	ldr	r3, [pc, #104]	@ (8003788 <HAL_UART_MspInit+0x300>)
 8003720:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003724:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003726:	4b18      	ldr	r3, [pc, #96]	@ (8003788 <HAL_UART_MspInit+0x300>)
 8003728:	2200      	movs	r2, #0
 800372a:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800372c:	4b16      	ldr	r3, [pc, #88]	@ (8003788 <HAL_UART_MspInit+0x300>)
 800372e:	2200      	movs	r2, #0
 8003730:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8003732:	4b15      	ldr	r3, [pc, #84]	@ (8003788 <HAL_UART_MspInit+0x300>)
 8003734:	2200      	movs	r2, #0
 8003736:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003738:	4b13      	ldr	r3, [pc, #76]	@ (8003788 <HAL_UART_MspInit+0x300>)
 800373a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800373e:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003740:	4b11      	ldr	r3, [pc, #68]	@ (8003788 <HAL_UART_MspInit+0x300>)
 8003742:	2200      	movs	r2, #0
 8003744:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8003746:	4810      	ldr	r0, [pc, #64]	@ (8003788 <HAL_UART_MspInit+0x300>)
 8003748:	f000 fd9c 	bl	8004284 <HAL_DMA_Init>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d001      	beq.n	8003756 <HAL_UART_MspInit+0x2ce>
      Error_Handler();
 8003752:	f7ff fb65 	bl	8002e20 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a0b      	ldr	r2, [pc, #44]	@ (8003788 <HAL_UART_MspInit+0x300>)
 800375a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800375c:	4a0a      	ldr	r2, [pc, #40]	@ (8003788 <HAL_UART_MspInit+0x300>)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8003762:	2200      	movs	r2, #0
 8003764:	2100      	movs	r1, #0
 8003766:	2047      	movs	r0, #71	@ 0x47
 8003768:	f000 fd55 	bl	8004216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800376c:	2047      	movs	r0, #71	@ 0x47
 800376e:	f000 fd6e 	bl	800424e <HAL_NVIC_EnableIRQ>
}
 8003772:	bf00      	nop
 8003774:	3738      	adds	r7, #56	@ 0x38
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	40011400 	.word	0x40011400
 8003780:	40023800 	.word	0x40023800
 8003784:	40021800 	.word	0x40021800
 8003788:	200007c0 	.word	0x200007c0
 800378c:	40026428 	.word	0x40026428

08003790 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8003794:	f002 f8fa 	bl	800598c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003798:	bf00      	nop
 800379a:	e7fd      	b.n	8003798 <NMI_Handler+0x8>

0800379c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800379c:	b480      	push	{r7}
 800379e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80037a0:	bf00      	nop
 80037a2:	e7fd      	b.n	80037a0 <HardFault_Handler+0x4>

080037a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80037a4:	b480      	push	{r7}
 80037a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80037a8:	bf00      	nop
 80037aa:	e7fd      	b.n	80037a8 <MemManage_Handler+0x4>

080037ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80037ac:	b480      	push	{r7}
 80037ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80037b0:	bf00      	nop
 80037b2:	e7fd      	b.n	80037b0 <BusFault_Handler+0x4>

080037b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80037b4:	b480      	push	{r7}
 80037b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80037b8:	bf00      	nop
 80037ba:	e7fd      	b.n	80037b8 <UsageFault_Handler+0x4>

080037bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80037bc:	b480      	push	{r7}
 80037be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80037c0:	bf00      	nop
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr

080037ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80037ca:	b480      	push	{r7}
 80037cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80037ce:	bf00      	nop
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80037d8:	b480      	push	{r7}
 80037da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037dc:	bf00      	nop
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr

080037e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80037e6:	b580      	push	{r7, lr}
 80037e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80037ea:	f000 f8e5 	bl	80039b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037ee:	bf00      	nop
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80037f2:	b580      	push	{r7, lr}
 80037f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80037f6:	2008      	movs	r0, #8
 80037f8:	f001 fafc 	bl	8004df4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80037fc:	bf00      	nop
 80037fe:	bd80      	pop	{r7, pc}

08003800 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT1_ACCEL_Pin_Pin);
 8003804:	2010      	movs	r0, #16
 8003806:	f001 faf5 	bl	8004df4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800380a:	bf00      	nop
 800380c:	bd80      	pop	{r7, pc}
	...

08003810 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003814:	4802      	ldr	r0, [pc, #8]	@ (8003820 <DMA1_Stream1_IRQHandler+0x10>)
 8003816:	f000 fecd 	bl	80045b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800381a:	bf00      	nop
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	20000760 	.word	0x20000760

08003824 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003828:	4802      	ldr	r0, [pc, #8]	@ (8003834 <CAN1_RX0_IRQHandler+0x10>)
 800382a:	f000 f9e0 	bl	8003bee <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800382e:	bf00      	nop
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	20000334 	.word	0x20000334

08003838 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800383c:	4802      	ldr	r0, [pc, #8]	@ (8003848 <USART1_IRQHandler+0x10>)
 800383e:	f002 ffcf 	bl	80067e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003842:	bf00      	nop
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	20000628 	.word	0x20000628

0800384c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8003850:	4802      	ldr	r0, [pc, #8]	@ (800385c <DMA2_Stream1_IRQHandler+0x10>)
 8003852:	f000 feaf 	bl	80045b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8003856:	bf00      	nop
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	200007c0 	.word	0x200007c0

08003860 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003864:	4802      	ldr	r0, [pc, #8]	@ (8003870 <DMA2_Stream2_IRQHandler+0x10>)
 8003866:	f000 fea5 	bl	80045b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800386a:	bf00      	nop
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	20000700 	.word	0x20000700

08003874 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8003878:	4802      	ldr	r0, [pc, #8]	@ (8003884 <CAN2_RX0_IRQHandler+0x10>)
 800387a:	f000 f9b8 	bl	8003bee <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 800387e:	bf00      	nop
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	2000035c 	.word	0x2000035c

08003888 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800388c:	4802      	ldr	r0, [pc, #8]	@ (8003898 <USART6_IRQHandler+0x10>)
 800388e:	f002 ffa7 	bl	80067e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8003892:	bf00      	nop
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	200006b8 	.word	0x200006b8

0800389c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800389c:	b480      	push	{r7}
 800389e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80038a0:	4b06      	ldr	r3, [pc, #24]	@ (80038bc <SystemInit+0x20>)
 80038a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038a6:	4a05      	ldr	r2, [pc, #20]	@ (80038bc <SystemInit+0x20>)
 80038a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80038ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80038b0:	bf00      	nop
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	e000ed00 	.word	0xe000ed00

080038c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80038c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80038f8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80038c4:	f7ff ffea 	bl	800389c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80038c8:	480c      	ldr	r0, [pc, #48]	@ (80038fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80038ca:	490d      	ldr	r1, [pc, #52]	@ (8003900 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80038cc:	4a0d      	ldr	r2, [pc, #52]	@ (8003904 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80038ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038d0:	e002      	b.n	80038d8 <LoopCopyDataInit>

080038d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038d6:	3304      	adds	r3, #4

080038d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038dc:	d3f9      	bcc.n	80038d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038de:	4a0a      	ldr	r2, [pc, #40]	@ (8003908 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80038e0:	4c0a      	ldr	r4, [pc, #40]	@ (800390c <LoopFillZerobss+0x22>)
  movs r3, #0
 80038e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038e4:	e001      	b.n	80038ea <LoopFillZerobss>

080038e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038e8:	3204      	adds	r2, #4

080038ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038ec:	d3fb      	bcc.n	80038e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80038ee:	f004 f82b 	bl	8007948 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038f2:	f7fe fba3 	bl	800203c <main>
  bx  lr    
 80038f6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80038f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80038fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003900:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8003904:	08007bfc 	.word	0x08007bfc
  ldr r2, =_sbss
 8003908:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800390c:	20000828 	.word	0x20000828

08003910 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003910:	e7fe      	b.n	8003910 <ADC_IRQHandler>
	...

08003914 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003918:	4b0e      	ldr	r3, [pc, #56]	@ (8003954 <HAL_Init+0x40>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a0d      	ldr	r2, [pc, #52]	@ (8003954 <HAL_Init+0x40>)
 800391e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003922:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003924:	4b0b      	ldr	r3, [pc, #44]	@ (8003954 <HAL_Init+0x40>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a0a      	ldr	r2, [pc, #40]	@ (8003954 <HAL_Init+0x40>)
 800392a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800392e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003930:	4b08      	ldr	r3, [pc, #32]	@ (8003954 <HAL_Init+0x40>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a07      	ldr	r2, [pc, #28]	@ (8003954 <HAL_Init+0x40>)
 8003936:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800393a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800393c:	2003      	movs	r0, #3
 800393e:	f000 fc5f 	bl	8004200 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003942:	200f      	movs	r0, #15
 8003944:	f000 f808 	bl	8003958 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003948:	f7ff fa70 	bl	8002e2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	40023c00 	.word	0x40023c00

08003958 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003960:	4b12      	ldr	r3, [pc, #72]	@ (80039ac <HAL_InitTick+0x54>)
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	4b12      	ldr	r3, [pc, #72]	@ (80039b0 <HAL_InitTick+0x58>)
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	4619      	mov	r1, r3
 800396a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800396e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003972:	fbb2 f3f3 	udiv	r3, r2, r3
 8003976:	4618      	mov	r0, r3
 8003978:	f000 fc77 	bl	800426a <HAL_SYSTICK_Config>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e00e      	b.n	80039a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2b0f      	cmp	r3, #15
 800398a:	d80a      	bhi.n	80039a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800398c:	2200      	movs	r2, #0
 800398e:	6879      	ldr	r1, [r7, #4]
 8003990:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003994:	f000 fc3f 	bl	8004216 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003998:	4a06      	ldr	r2, [pc, #24]	@ (80039b4 <HAL_InitTick+0x5c>)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800399e:	2300      	movs	r3, #0
 80039a0:	e000      	b.n	80039a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3708      	adds	r7, #8
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	20000004 	.word	0x20000004
 80039b0:	2000000c 	.word	0x2000000c
 80039b4:	20000008 	.word	0x20000008

080039b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039b8:	b480      	push	{r7}
 80039ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80039bc:	4b06      	ldr	r3, [pc, #24]	@ (80039d8 <HAL_IncTick+0x20>)
 80039be:	781b      	ldrb	r3, [r3, #0]
 80039c0:	461a      	mov	r2, r3
 80039c2:	4b06      	ldr	r3, [pc, #24]	@ (80039dc <HAL_IncTick+0x24>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4413      	add	r3, r2
 80039c8:	4a04      	ldr	r2, [pc, #16]	@ (80039dc <HAL_IncTick+0x24>)
 80039ca:	6013      	str	r3, [r2, #0]
}
 80039cc:	bf00      	nop
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop
 80039d8:	2000000c 	.word	0x2000000c
 80039dc:	20000824 	.word	0x20000824

080039e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  return uwTick;
 80039e4:	4b03      	ldr	r3, [pc, #12]	@ (80039f4 <HAL_GetTick+0x14>)
 80039e6:	681b      	ldr	r3, [r3, #0]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	20000824 	.word	0x20000824

080039f8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e0ed      	b.n	8003be6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d102      	bne.n	8003a1c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f7ff fa30 	bl	8002e7c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f042 0201 	orr.w	r2, r2, #1
 8003a2a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a2c:	f7ff ffd8 	bl	80039e0 <HAL_GetTick>
 8003a30:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003a32:	e012      	b.n	8003a5a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003a34:	f7ff ffd4 	bl	80039e0 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b0a      	cmp	r3, #10
 8003a40:	d90b      	bls.n	8003a5a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a46:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2205      	movs	r2, #5
 8003a52:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e0c5      	b.n	8003be6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f003 0301 	and.w	r3, r3, #1
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d0e5      	beq.n	8003a34 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f022 0202 	bic.w	r2, r2, #2
 8003a76:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a78:	f7ff ffb2 	bl	80039e0 <HAL_GetTick>
 8003a7c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003a7e:	e012      	b.n	8003aa6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003a80:	f7ff ffae 	bl	80039e0 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	2b0a      	cmp	r3, #10
 8003a8c:	d90b      	bls.n	8003aa6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a92:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2205      	movs	r2, #5
 8003a9e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e09f      	b.n	8003be6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	f003 0302 	and.w	r3, r3, #2
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1e5      	bne.n	8003a80 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	7e1b      	ldrb	r3, [r3, #24]
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d108      	bne.n	8003ace <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003aca:	601a      	str	r2, [r3, #0]
 8003acc:	e007      	b.n	8003ade <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003adc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	7e5b      	ldrb	r3, [r3, #25]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d108      	bne.n	8003af8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003af4:	601a      	str	r2, [r3, #0]
 8003af6:	e007      	b.n	8003b08 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b06:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	7e9b      	ldrb	r3, [r3, #26]
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d108      	bne.n	8003b22 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f042 0220 	orr.w	r2, r2, #32
 8003b1e:	601a      	str	r2, [r3, #0]
 8003b20:	e007      	b.n	8003b32 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 0220 	bic.w	r2, r2, #32
 8003b30:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	7edb      	ldrb	r3, [r3, #27]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d108      	bne.n	8003b4c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f022 0210 	bic.w	r2, r2, #16
 8003b48:	601a      	str	r2, [r3, #0]
 8003b4a:	e007      	b.n	8003b5c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f042 0210 	orr.w	r2, r2, #16
 8003b5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	7f1b      	ldrb	r3, [r3, #28]
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d108      	bne.n	8003b76 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f042 0208 	orr.w	r2, r2, #8
 8003b72:	601a      	str	r2, [r3, #0]
 8003b74:	e007      	b.n	8003b86 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f022 0208 	bic.w	r2, r2, #8
 8003b84:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	7f5b      	ldrb	r3, [r3, #29]
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d108      	bne.n	8003ba0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f042 0204 	orr.w	r2, r2, #4
 8003b9c:	601a      	str	r2, [r3, #0]
 8003b9e:	e007      	b.n	8003bb0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f022 0204 	bic.w	r2, r2, #4
 8003bae:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	689a      	ldr	r2, [r3, #8]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	431a      	orrs	r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	691b      	ldr	r3, [r3, #16]
 8003bbe:	431a      	orrs	r2, r3
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	695b      	ldr	r3, [r3, #20]
 8003bc4:	ea42 0103 	orr.w	r1, r2, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	1e5a      	subs	r2, r3, #1
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	430a      	orrs	r2, r1
 8003bd4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b08a      	sub	sp, #40	@ 0x28
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	695b      	ldr	r3, [r3, #20]
 8003c00:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	691b      	ldr	r3, [r3, #16]
 8003c20:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003c2a:	6a3b      	ldr	r3, [r7, #32]
 8003c2c:	f003 0301 	and.w	r3, r3, #1
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d07c      	beq.n	8003d2e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	f003 0301 	and.w	r3, r3, #1
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d023      	beq.n	8003c86 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	2201      	movs	r2, #1
 8003c44:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f000 f983 	bl	8003f5c <HAL_CAN_TxMailbox0CompleteCallback>
 8003c56:	e016      	b.n	8003c86 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003c58:	69bb      	ldr	r3, [r7, #24]
 8003c5a:	f003 0304 	and.w	r3, r3, #4
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d004      	beq.n	8003c6c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c64:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003c68:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c6a:	e00c      	b.n	8003c86 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003c6c:	69bb      	ldr	r3, [r7, #24]
 8003c6e:	f003 0308 	and.w	r3, r3, #8
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d004      	beq.n	8003c80 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003c7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c7e:	e002      	b.n	8003c86 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f000 f989 	bl	8003f98 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d024      	beq.n	8003cda <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c98:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d003      	beq.n	8003cac <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f000 f963 	bl	8003f70 <HAL_CAN_TxMailbox1CompleteCallback>
 8003caa:	e016      	b.n	8003cda <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003cac:	69bb      	ldr	r3, [r7, #24]
 8003cae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d004      	beq.n	8003cc0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003cbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cbe:	e00c      	b.n	8003cda <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003cc0:	69bb      	ldr	r3, [r7, #24]
 8003cc2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d004      	beq.n	8003cd4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ccc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cd2:	e002      	b.n	8003cda <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f000 f969 	bl	8003fac <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d024      	beq.n	8003d2e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003cec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d003      	beq.n	8003d00 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	f000 f943 	bl	8003f84 <HAL_CAN_TxMailbox2CompleteCallback>
 8003cfe:	e016      	b.n	8003d2e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d004      	beq.n	8003d14 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d10:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d12:	e00c      	b.n	8003d2e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003d14:	69bb      	ldr	r3, [r7, #24]
 8003d16:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d004      	beq.n	8003d28 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d24:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d26:	e002      	b.n	8003d2e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f000 f949 	bl	8003fc0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003d2e:	6a3b      	ldr	r3, [r7, #32]
 8003d30:	f003 0308 	and.w	r3, r3, #8
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d00c      	beq.n	8003d52 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	f003 0310 	and.w	r3, r3, #16
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d007      	beq.n	8003d52 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d44:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d48:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	2210      	movs	r2, #16
 8003d50:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003d52:	6a3b      	ldr	r3, [r7, #32]
 8003d54:	f003 0304 	and.w	r3, r3, #4
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d00b      	beq.n	8003d74 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	f003 0308 	and.w	r3, r3, #8
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d006      	beq.n	8003d74 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2208      	movs	r2, #8
 8003d6c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 f93a 	bl	8003fe8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003d74:	6a3b      	ldr	r3, [r7, #32]
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d009      	beq.n	8003d92 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	f003 0303 	and.w	r3, r3, #3
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d002      	beq.n	8003d92 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f000 f921 	bl	8003fd4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003d92:	6a3b      	ldr	r3, [r7, #32]
 8003d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d00c      	beq.n	8003db6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	f003 0310 	and.w	r3, r3, #16
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d007      	beq.n	8003db6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003dac:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2210      	movs	r2, #16
 8003db4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003db6:	6a3b      	ldr	r3, [r7, #32]
 8003db8:	f003 0320 	and.w	r3, r3, #32
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d00b      	beq.n	8003dd8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	f003 0308 	and.w	r3, r3, #8
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d006      	beq.n	8003dd8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2208      	movs	r2, #8
 8003dd0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f000 f91c 	bl	8004010 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003dd8:	6a3b      	ldr	r3, [r7, #32]
 8003dda:	f003 0310 	and.w	r3, r3, #16
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d009      	beq.n	8003df6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	691b      	ldr	r3, [r3, #16]
 8003de8:	f003 0303 	and.w	r3, r3, #3
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d002      	beq.n	8003df6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f000 f903 	bl	8003ffc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003df6:	6a3b      	ldr	r3, [r7, #32]
 8003df8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d00b      	beq.n	8003e18 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003e00:	69fb      	ldr	r3, [r7, #28]
 8003e02:	f003 0310 	and.w	r3, r3, #16
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d006      	beq.n	8003e18 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2210      	movs	r2, #16
 8003e10:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f000 f906 	bl	8004024 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003e18:	6a3b      	ldr	r3, [r7, #32]
 8003e1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d00b      	beq.n	8003e3a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	f003 0308 	and.w	r3, r3, #8
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d006      	beq.n	8003e3a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2208      	movs	r2, #8
 8003e32:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f000 f8ff 	bl	8004038 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003e3a:	6a3b      	ldr	r3, [r7, #32]
 8003e3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d07b      	beq.n	8003f3c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	f003 0304 	and.w	r3, r3, #4
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d072      	beq.n	8003f34 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003e4e:	6a3b      	ldr	r3, [r7, #32]
 8003e50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d008      	beq.n	8003e6a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d003      	beq.n	8003e6a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e64:	f043 0301 	orr.w	r3, r3, #1
 8003e68:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003e6a:	6a3b      	ldr	r3, [r7, #32]
 8003e6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d008      	beq.n	8003e86 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d003      	beq.n	8003e86 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e80:	f043 0302 	orr.w	r3, r3, #2
 8003e84:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003e86:	6a3b      	ldr	r3, [r7, #32]
 8003e88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d008      	beq.n	8003ea2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d003      	beq.n	8003ea2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9c:	f043 0304 	orr.w	r3, r3, #4
 8003ea0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003ea2:	6a3b      	ldr	r3, [r7, #32]
 8003ea4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d043      	beq.n	8003f34 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d03e      	beq.n	8003f34 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ebc:	2b60      	cmp	r3, #96	@ 0x60
 8003ebe:	d02b      	beq.n	8003f18 <HAL_CAN_IRQHandler+0x32a>
 8003ec0:	2b60      	cmp	r3, #96	@ 0x60
 8003ec2:	d82e      	bhi.n	8003f22 <HAL_CAN_IRQHandler+0x334>
 8003ec4:	2b50      	cmp	r3, #80	@ 0x50
 8003ec6:	d022      	beq.n	8003f0e <HAL_CAN_IRQHandler+0x320>
 8003ec8:	2b50      	cmp	r3, #80	@ 0x50
 8003eca:	d82a      	bhi.n	8003f22 <HAL_CAN_IRQHandler+0x334>
 8003ecc:	2b40      	cmp	r3, #64	@ 0x40
 8003ece:	d019      	beq.n	8003f04 <HAL_CAN_IRQHandler+0x316>
 8003ed0:	2b40      	cmp	r3, #64	@ 0x40
 8003ed2:	d826      	bhi.n	8003f22 <HAL_CAN_IRQHandler+0x334>
 8003ed4:	2b30      	cmp	r3, #48	@ 0x30
 8003ed6:	d010      	beq.n	8003efa <HAL_CAN_IRQHandler+0x30c>
 8003ed8:	2b30      	cmp	r3, #48	@ 0x30
 8003eda:	d822      	bhi.n	8003f22 <HAL_CAN_IRQHandler+0x334>
 8003edc:	2b10      	cmp	r3, #16
 8003ede:	d002      	beq.n	8003ee6 <HAL_CAN_IRQHandler+0x2f8>
 8003ee0:	2b20      	cmp	r3, #32
 8003ee2:	d005      	beq.n	8003ef0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003ee4:	e01d      	b.n	8003f22 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee8:	f043 0308 	orr.w	r3, r3, #8
 8003eec:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003eee:	e019      	b.n	8003f24 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef2:	f043 0310 	orr.w	r3, r3, #16
 8003ef6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003ef8:	e014      	b.n	8003f24 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003efc:	f043 0320 	orr.w	r3, r3, #32
 8003f00:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003f02:	e00f      	b.n	8003f24 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f0a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003f0c:	e00a      	b.n	8003f24 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f14:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003f16:	e005      	b.n	8003f24 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f1e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003f20:	e000      	b.n	8003f24 <HAL_CAN_IRQHandler+0x336>
            break;
 8003f22:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	699a      	ldr	r2, [r3, #24]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003f32:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2204      	movs	r2, #4
 8003f3a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d008      	beq.n	8003f54 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f48:	431a      	orrs	r2, r3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f000 f87c 	bl	800404c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003f54:	bf00      	nop
 8003f56:	3728      	adds	r7, #40	@ 0x28
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}

08003f5c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b083      	sub	sp, #12
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003f64:	bf00      	nop
 8003f66:	370c      	adds	r7, #12
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003f78:	bf00      	nop
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr

08003fac <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003fb4:	bf00      	nop
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr

08003fc0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003fc8:	bf00      	nop
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003fdc:	bf00      	nop
 8003fde:	370c      	adds	r7, #12
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003ff0:	bf00      	nop
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004004:	bf00      	nop
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800402c:	bf00      	nop
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004038:	b480      	push	{r7}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004040:	bf00      	nop
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr

0800404c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr

08004060 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004060:	b480      	push	{r7}
 8004062:	b085      	sub	sp, #20
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f003 0307 	and.w	r3, r3, #7
 800406e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004070:	4b0c      	ldr	r3, [pc, #48]	@ (80040a4 <__NVIC_SetPriorityGrouping+0x44>)
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004076:	68ba      	ldr	r2, [r7, #8]
 8004078:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800407c:	4013      	ands	r3, r2
 800407e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004088:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800408c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004090:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004092:	4a04      	ldr	r2, [pc, #16]	@ (80040a4 <__NVIC_SetPriorityGrouping+0x44>)
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	60d3      	str	r3, [r2, #12]
}
 8004098:	bf00      	nop
 800409a:	3714      	adds	r7, #20
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr
 80040a4:	e000ed00 	.word	0xe000ed00

080040a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80040a8:	b480      	push	{r7}
 80040aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040ac:	4b04      	ldr	r3, [pc, #16]	@ (80040c0 <__NVIC_GetPriorityGrouping+0x18>)
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	0a1b      	lsrs	r3, r3, #8
 80040b2:	f003 0307 	and.w	r3, r3, #7
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	e000ed00 	.word	0xe000ed00

080040c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	4603      	mov	r3, r0
 80040cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	db0b      	blt.n	80040ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040d6:	79fb      	ldrb	r3, [r7, #7]
 80040d8:	f003 021f 	and.w	r2, r3, #31
 80040dc:	4907      	ldr	r1, [pc, #28]	@ (80040fc <__NVIC_EnableIRQ+0x38>)
 80040de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040e2:	095b      	lsrs	r3, r3, #5
 80040e4:	2001      	movs	r0, #1
 80040e6:	fa00 f202 	lsl.w	r2, r0, r2
 80040ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80040ee:	bf00      	nop
 80040f0:	370c      	adds	r7, #12
 80040f2:	46bd      	mov	sp, r7
 80040f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f8:	4770      	bx	lr
 80040fa:	bf00      	nop
 80040fc:	e000e100 	.word	0xe000e100

08004100 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	4603      	mov	r3, r0
 8004108:	6039      	str	r1, [r7, #0]
 800410a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800410c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004110:	2b00      	cmp	r3, #0
 8004112:	db0a      	blt.n	800412a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	b2da      	uxtb	r2, r3
 8004118:	490c      	ldr	r1, [pc, #48]	@ (800414c <__NVIC_SetPriority+0x4c>)
 800411a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800411e:	0112      	lsls	r2, r2, #4
 8004120:	b2d2      	uxtb	r2, r2
 8004122:	440b      	add	r3, r1
 8004124:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004128:	e00a      	b.n	8004140 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	b2da      	uxtb	r2, r3
 800412e:	4908      	ldr	r1, [pc, #32]	@ (8004150 <__NVIC_SetPriority+0x50>)
 8004130:	79fb      	ldrb	r3, [r7, #7]
 8004132:	f003 030f 	and.w	r3, r3, #15
 8004136:	3b04      	subs	r3, #4
 8004138:	0112      	lsls	r2, r2, #4
 800413a:	b2d2      	uxtb	r2, r2
 800413c:	440b      	add	r3, r1
 800413e:	761a      	strb	r2, [r3, #24]
}
 8004140:	bf00      	nop
 8004142:	370c      	adds	r7, #12
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr
 800414c:	e000e100 	.word	0xe000e100
 8004150:	e000ed00 	.word	0xe000ed00

08004154 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004154:	b480      	push	{r7}
 8004156:	b089      	sub	sp, #36	@ 0x24
 8004158:	af00      	add	r7, sp, #0
 800415a:	60f8      	str	r0, [r7, #12]
 800415c:	60b9      	str	r1, [r7, #8]
 800415e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f003 0307 	and.w	r3, r3, #7
 8004166:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	f1c3 0307 	rsb	r3, r3, #7
 800416e:	2b04      	cmp	r3, #4
 8004170:	bf28      	it	cs
 8004172:	2304      	movcs	r3, #4
 8004174:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	3304      	adds	r3, #4
 800417a:	2b06      	cmp	r3, #6
 800417c:	d902      	bls.n	8004184 <NVIC_EncodePriority+0x30>
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	3b03      	subs	r3, #3
 8004182:	e000      	b.n	8004186 <NVIC_EncodePriority+0x32>
 8004184:	2300      	movs	r3, #0
 8004186:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004188:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	fa02 f303 	lsl.w	r3, r2, r3
 8004192:	43da      	mvns	r2, r3
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	401a      	ands	r2, r3
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800419c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	fa01 f303 	lsl.w	r3, r1, r3
 80041a6:	43d9      	mvns	r1, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041ac:	4313      	orrs	r3, r2
         );
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3724      	adds	r7, #36	@ 0x24
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
	...

080041bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	3b01      	subs	r3, #1
 80041c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041cc:	d301      	bcc.n	80041d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80041ce:	2301      	movs	r3, #1
 80041d0:	e00f      	b.n	80041f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041d2:	4a0a      	ldr	r2, [pc, #40]	@ (80041fc <SysTick_Config+0x40>)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	3b01      	subs	r3, #1
 80041d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041da:	210f      	movs	r1, #15
 80041dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80041e0:	f7ff ff8e 	bl	8004100 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041e4:	4b05      	ldr	r3, [pc, #20]	@ (80041fc <SysTick_Config+0x40>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041ea:	4b04      	ldr	r3, [pc, #16]	@ (80041fc <SysTick_Config+0x40>)
 80041ec:	2207      	movs	r2, #7
 80041ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80041f0:	2300      	movs	r3, #0
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3708      	adds	r7, #8
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	e000e010 	.word	0xe000e010

08004200 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b082      	sub	sp, #8
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f7ff ff29 	bl	8004060 <__NVIC_SetPriorityGrouping>
}
 800420e:	bf00      	nop
 8004210:	3708      	adds	r7, #8
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}

08004216 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004216:	b580      	push	{r7, lr}
 8004218:	b086      	sub	sp, #24
 800421a:	af00      	add	r7, sp, #0
 800421c:	4603      	mov	r3, r0
 800421e:	60b9      	str	r1, [r7, #8]
 8004220:	607a      	str	r2, [r7, #4]
 8004222:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004224:	2300      	movs	r3, #0
 8004226:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004228:	f7ff ff3e 	bl	80040a8 <__NVIC_GetPriorityGrouping>
 800422c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	68b9      	ldr	r1, [r7, #8]
 8004232:	6978      	ldr	r0, [r7, #20]
 8004234:	f7ff ff8e 	bl	8004154 <NVIC_EncodePriority>
 8004238:	4602      	mov	r2, r0
 800423a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800423e:	4611      	mov	r1, r2
 8004240:	4618      	mov	r0, r3
 8004242:	f7ff ff5d 	bl	8004100 <__NVIC_SetPriority>
}
 8004246:	bf00      	nop
 8004248:	3718      	adds	r7, #24
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800424e:	b580      	push	{r7, lr}
 8004250:	b082      	sub	sp, #8
 8004252:	af00      	add	r7, sp, #0
 8004254:	4603      	mov	r3, r0
 8004256:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800425c:	4618      	mov	r0, r3
 800425e:	f7ff ff31 	bl	80040c4 <__NVIC_EnableIRQ>
}
 8004262:	bf00      	nop
 8004264:	3708      	adds	r7, #8
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}

0800426a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800426a:	b580      	push	{r7, lr}
 800426c:	b082      	sub	sp, #8
 800426e:	af00      	add	r7, sp, #0
 8004270:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7ff ffa2 	bl	80041bc <SysTick_Config>
 8004278:	4603      	mov	r3, r0
}
 800427a:	4618      	mov	r0, r3
 800427c:	3708      	adds	r7, #8
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
	...

08004284 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b086      	sub	sp, #24
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800428c:	2300      	movs	r3, #0
 800428e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004290:	f7ff fba6 	bl	80039e0 <HAL_GetTick>
 8004294:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d101      	bne.n	80042a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e099      	b.n	80043d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2202      	movs	r2, #2
 80042a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f022 0201 	bic.w	r2, r2, #1
 80042be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042c0:	e00f      	b.n	80042e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042c2:	f7ff fb8d 	bl	80039e0 <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	2b05      	cmp	r3, #5
 80042ce:	d908      	bls.n	80042e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2220      	movs	r2, #32
 80042d4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2203      	movs	r2, #3
 80042da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e078      	b.n	80043d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 0301 	and.w	r3, r3, #1
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1e8      	bne.n	80042c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80042f8:	697a      	ldr	r2, [r7, #20]
 80042fa:	4b38      	ldr	r3, [pc, #224]	@ (80043dc <HAL_DMA_Init+0x158>)
 80042fc:	4013      	ands	r3, r2
 80042fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	685a      	ldr	r2, [r3, #4]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800430e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	691b      	ldr	r3, [r3, #16]
 8004314:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800431a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	699b      	ldr	r3, [r3, #24]
 8004320:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004326:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a1b      	ldr	r3, [r3, #32]
 800432c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	4313      	orrs	r3, r2
 8004332:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004338:	2b04      	cmp	r3, #4
 800433a:	d107      	bne.n	800434c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004344:	4313      	orrs	r3, r2
 8004346:	697a      	ldr	r2, [r7, #20]
 8004348:	4313      	orrs	r3, r2
 800434a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	697a      	ldr	r2, [r7, #20]
 8004352:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	f023 0307 	bic.w	r3, r3, #7
 8004362:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004368:	697a      	ldr	r2, [r7, #20]
 800436a:	4313      	orrs	r3, r2
 800436c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004372:	2b04      	cmp	r3, #4
 8004374:	d117      	bne.n	80043a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800437a:	697a      	ldr	r2, [r7, #20]
 800437c:	4313      	orrs	r3, r2
 800437e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004384:	2b00      	cmp	r3, #0
 8004386:	d00e      	beq.n	80043a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f000 fb01 	bl	8004990 <DMA_CheckFifoParam>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d008      	beq.n	80043a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2240      	movs	r2, #64	@ 0x40
 8004398:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2201      	movs	r2, #1
 800439e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80043a2:	2301      	movs	r3, #1
 80043a4:	e016      	b.n	80043d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	697a      	ldr	r2, [r7, #20]
 80043ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f000 fab8 	bl	8004924 <DMA_CalcBaseAndBitshift>
 80043b4:	4603      	mov	r3, r0
 80043b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043bc:	223f      	movs	r2, #63	@ 0x3f
 80043be:	409a      	lsls	r2, r3
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2201      	movs	r2, #1
 80043ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80043d2:	2300      	movs	r3, #0
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3718      	adds	r7, #24
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	f010803f 	.word	0xf010803f

080043e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b086      	sub	sp, #24
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	607a      	str	r2, [r7, #4]
 80043ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043ee:	2300      	movs	r3, #0
 80043f0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043f6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d101      	bne.n	8004406 <HAL_DMA_Start_IT+0x26>
 8004402:	2302      	movs	r3, #2
 8004404:	e040      	b.n	8004488 <HAL_DMA_Start_IT+0xa8>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004414:	b2db      	uxtb	r3, r3
 8004416:	2b01      	cmp	r3, #1
 8004418:	d12f      	bne.n	800447a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2202      	movs	r2, #2
 800441e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	687a      	ldr	r2, [r7, #4]
 800442c:	68b9      	ldr	r1, [r7, #8]
 800442e:	68f8      	ldr	r0, [r7, #12]
 8004430:	f000 fa4a 	bl	80048c8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004438:	223f      	movs	r2, #63	@ 0x3f
 800443a:	409a      	lsls	r2, r3
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f042 0216 	orr.w	r2, r2, #22
 800444e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004454:	2b00      	cmp	r3, #0
 8004456:	d007      	beq.n	8004468 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f042 0208 	orr.w	r2, r2, #8
 8004466:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f042 0201 	orr.w	r2, r2, #1
 8004476:	601a      	str	r2, [r3, #0]
 8004478:	e005      	b.n	8004486 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2200      	movs	r2, #0
 800447e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004482:	2302      	movs	r3, #2
 8004484:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004486:	7dfb      	ldrb	r3, [r7, #23]
}
 8004488:	4618      	mov	r0, r3
 800448a:	3718      	adds	r7, #24
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800449c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800449e:	f7ff fa9f 	bl	80039e0 <HAL_GetTick>
 80044a2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d008      	beq.n	80044c2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2280      	movs	r2, #128	@ 0x80
 80044b4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e052      	b.n	8004568 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f022 0216 	bic.w	r2, r2, #22
 80044d0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	695a      	ldr	r2, [r3, #20]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80044e0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d103      	bne.n	80044f2 <HAL_DMA_Abort+0x62>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d007      	beq.n	8004502 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f022 0208 	bic.w	r2, r2, #8
 8004500:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f022 0201 	bic.w	r2, r2, #1
 8004510:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004512:	e013      	b.n	800453c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004514:	f7ff fa64 	bl	80039e0 <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	2b05      	cmp	r3, #5
 8004520:	d90c      	bls.n	800453c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2220      	movs	r2, #32
 8004526:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2203      	movs	r2, #3
 800452c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e015      	b.n	8004568 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0301 	and.w	r3, r3, #1
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1e4      	bne.n	8004514 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800454e:	223f      	movs	r2, #63	@ 0x3f
 8004550:	409a      	lsls	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2201      	movs	r2, #1
 800455a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	3710      	adds	r7, #16
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}

08004570 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800457e:	b2db      	uxtb	r3, r3
 8004580:	2b02      	cmp	r3, #2
 8004582:	d004      	beq.n	800458e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2280      	movs	r2, #128	@ 0x80
 8004588:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e00c      	b.n	80045a8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2205      	movs	r2, #5
 8004592:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f022 0201 	bic.w	r2, r2, #1
 80045a4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80045a6:	2300      	movs	r3, #0
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	370c      	adds	r7, #12
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b086      	sub	sp, #24
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80045bc:	2300      	movs	r3, #0
 80045be:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80045c0:	4b8e      	ldr	r3, [pc, #568]	@ (80047fc <HAL_DMA_IRQHandler+0x248>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a8e      	ldr	r2, [pc, #568]	@ (8004800 <HAL_DMA_IRQHandler+0x24c>)
 80045c6:	fba2 2303 	umull	r2, r3, r2, r3
 80045ca:	0a9b      	lsrs	r3, r3, #10
 80045cc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045d2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045de:	2208      	movs	r2, #8
 80045e0:	409a      	lsls	r2, r3
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	4013      	ands	r3, r2
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d01a      	beq.n	8004620 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0304 	and.w	r3, r3, #4
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d013      	beq.n	8004620 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f022 0204 	bic.w	r2, r2, #4
 8004606:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800460c:	2208      	movs	r2, #8
 800460e:	409a      	lsls	r2, r3
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004618:	f043 0201 	orr.w	r2, r3, #1
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004624:	2201      	movs	r2, #1
 8004626:	409a      	lsls	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	4013      	ands	r3, r2
 800462c:	2b00      	cmp	r3, #0
 800462e:	d012      	beq.n	8004656 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	695b      	ldr	r3, [r3, #20]
 8004636:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00b      	beq.n	8004656 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004642:	2201      	movs	r2, #1
 8004644:	409a      	lsls	r2, r3
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800464e:	f043 0202 	orr.w	r2, r3, #2
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800465a:	2204      	movs	r2, #4
 800465c:	409a      	lsls	r2, r3
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	4013      	ands	r3, r2
 8004662:	2b00      	cmp	r3, #0
 8004664:	d012      	beq.n	800468c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0302 	and.w	r3, r3, #2
 8004670:	2b00      	cmp	r3, #0
 8004672:	d00b      	beq.n	800468c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004678:	2204      	movs	r2, #4
 800467a:	409a      	lsls	r2, r3
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004684:	f043 0204 	orr.w	r2, r3, #4
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004690:	2210      	movs	r2, #16
 8004692:	409a      	lsls	r2, r3
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	4013      	ands	r3, r2
 8004698:	2b00      	cmp	r3, #0
 800469a:	d043      	beq.n	8004724 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0308 	and.w	r3, r3, #8
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d03c      	beq.n	8004724 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ae:	2210      	movs	r2, #16
 80046b0:	409a      	lsls	r2, r3
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d018      	beq.n	80046f6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d108      	bne.n	80046e4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d024      	beq.n	8004724 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	4798      	blx	r3
 80046e2:	e01f      	b.n	8004724 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d01b      	beq.n	8004724 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	4798      	blx	r3
 80046f4:	e016      	b.n	8004724 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004700:	2b00      	cmp	r3, #0
 8004702:	d107      	bne.n	8004714 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f022 0208 	bic.w	r2, r2, #8
 8004712:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004718:	2b00      	cmp	r3, #0
 800471a:	d003      	beq.n	8004724 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004728:	2220      	movs	r2, #32
 800472a:	409a      	lsls	r2, r3
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	4013      	ands	r3, r2
 8004730:	2b00      	cmp	r3, #0
 8004732:	f000 808f 	beq.w	8004854 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 0310 	and.w	r3, r3, #16
 8004740:	2b00      	cmp	r3, #0
 8004742:	f000 8087 	beq.w	8004854 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800474a:	2220      	movs	r2, #32
 800474c:	409a      	lsls	r2, r3
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b05      	cmp	r3, #5
 800475c:	d136      	bne.n	80047cc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f022 0216 	bic.w	r2, r2, #22
 800476c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	695a      	ldr	r2, [r3, #20]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800477c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004782:	2b00      	cmp	r3, #0
 8004784:	d103      	bne.n	800478e <HAL_DMA_IRQHandler+0x1da>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800478a:	2b00      	cmp	r3, #0
 800478c:	d007      	beq.n	800479e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f022 0208 	bic.w	r2, r2, #8
 800479c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047a2:	223f      	movs	r2, #63	@ 0x3f
 80047a4:	409a      	lsls	r2, r3
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2201      	movs	r2, #1
 80047ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d07e      	beq.n	80048c0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	4798      	blx	r3
        }
        return;
 80047ca:	e079      	b.n	80048c0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d01d      	beq.n	8004816 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d10d      	bne.n	8004804 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d031      	beq.n	8004854 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	4798      	blx	r3
 80047f8:	e02c      	b.n	8004854 <HAL_DMA_IRQHandler+0x2a0>
 80047fa:	bf00      	nop
 80047fc:	20000004 	.word	0x20000004
 8004800:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004808:	2b00      	cmp	r3, #0
 800480a:	d023      	beq.n	8004854 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	4798      	blx	r3
 8004814:	e01e      	b.n	8004854 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004820:	2b00      	cmp	r3, #0
 8004822:	d10f      	bne.n	8004844 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f022 0210 	bic.w	r2, r2, #16
 8004832:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004848:	2b00      	cmp	r3, #0
 800484a:	d003      	beq.n	8004854 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004858:	2b00      	cmp	r3, #0
 800485a:	d032      	beq.n	80048c2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004860:	f003 0301 	and.w	r3, r3, #1
 8004864:	2b00      	cmp	r3, #0
 8004866:	d022      	beq.n	80048ae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2205      	movs	r2, #5
 800486c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f022 0201 	bic.w	r2, r2, #1
 800487e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	3301      	adds	r3, #1
 8004884:	60bb      	str	r3, [r7, #8]
 8004886:	697a      	ldr	r2, [r7, #20]
 8004888:	429a      	cmp	r2, r3
 800488a:	d307      	bcc.n	800489c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1f2      	bne.n	8004880 <HAL_DMA_IRQHandler+0x2cc>
 800489a:	e000      	b.n	800489e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800489c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2201      	movs	r2, #1
 80048a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d005      	beq.n	80048c2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	4798      	blx	r3
 80048be:	e000      	b.n	80048c2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80048c0:	bf00      	nop
    }
  }
}
 80048c2:	3718      	adds	r7, #24
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}

080048c8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b085      	sub	sp, #20
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	607a      	str	r2, [r7, #4]
 80048d4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80048e4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	683a      	ldr	r2, [r7, #0]
 80048ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	2b40      	cmp	r3, #64	@ 0x40
 80048f4:	d108      	bne.n	8004908 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	68ba      	ldr	r2, [r7, #8]
 8004904:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004906:	e007      	b.n	8004918 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	687a      	ldr	r2, [r7, #4]
 8004916:	60da      	str	r2, [r3, #12]
}
 8004918:	bf00      	nop
 800491a:	3714      	adds	r7, #20
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004924:	b480      	push	{r7}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	b2db      	uxtb	r3, r3
 8004932:	3b10      	subs	r3, #16
 8004934:	4a14      	ldr	r2, [pc, #80]	@ (8004988 <DMA_CalcBaseAndBitshift+0x64>)
 8004936:	fba2 2303 	umull	r2, r3, r2, r3
 800493a:	091b      	lsrs	r3, r3, #4
 800493c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800493e:	4a13      	ldr	r2, [pc, #76]	@ (800498c <DMA_CalcBaseAndBitshift+0x68>)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	4413      	add	r3, r2
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	461a      	mov	r2, r3
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2b03      	cmp	r3, #3
 8004950:	d909      	bls.n	8004966 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800495a:	f023 0303 	bic.w	r3, r3, #3
 800495e:	1d1a      	adds	r2, r3, #4
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	659a      	str	r2, [r3, #88]	@ 0x58
 8004964:	e007      	b.n	8004976 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800496e:	f023 0303 	bic.w	r3, r3, #3
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800497a:	4618      	mov	r0, r3
 800497c:	3714      	adds	r7, #20
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr
 8004986:	bf00      	nop
 8004988:	aaaaaaab 	.word	0xaaaaaaab
 800498c:	08007be4 	.word	0x08007be4

08004990 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004990:	b480      	push	{r7}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004998:	2300      	movs	r3, #0
 800499a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049a0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d11f      	bne.n	80049ea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	2b03      	cmp	r3, #3
 80049ae:	d856      	bhi.n	8004a5e <DMA_CheckFifoParam+0xce>
 80049b0:	a201      	add	r2, pc, #4	@ (adr r2, 80049b8 <DMA_CheckFifoParam+0x28>)
 80049b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049b6:	bf00      	nop
 80049b8:	080049c9 	.word	0x080049c9
 80049bc:	080049db 	.word	0x080049db
 80049c0:	080049c9 	.word	0x080049c9
 80049c4:	08004a5f 	.word	0x08004a5f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d046      	beq.n	8004a62 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049d8:	e043      	b.n	8004a62 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049de:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80049e2:	d140      	bne.n	8004a66 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049e8:	e03d      	b.n	8004a66 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	699b      	ldr	r3, [r3, #24]
 80049ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049f2:	d121      	bne.n	8004a38 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	2b03      	cmp	r3, #3
 80049f8:	d837      	bhi.n	8004a6a <DMA_CheckFifoParam+0xda>
 80049fa:	a201      	add	r2, pc, #4	@ (adr r2, 8004a00 <DMA_CheckFifoParam+0x70>)
 80049fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a00:	08004a11 	.word	0x08004a11
 8004a04:	08004a17 	.word	0x08004a17
 8004a08:	08004a11 	.word	0x08004a11
 8004a0c:	08004a29 	.word	0x08004a29
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	73fb      	strb	r3, [r7, #15]
      break;
 8004a14:	e030      	b.n	8004a78 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d025      	beq.n	8004a6e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a26:	e022      	b.n	8004a6e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a2c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004a30:	d11f      	bne.n	8004a72 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004a36:	e01c      	b.n	8004a72 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d903      	bls.n	8004a46 <DMA_CheckFifoParam+0xb6>
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	2b03      	cmp	r3, #3
 8004a42:	d003      	beq.n	8004a4c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004a44:	e018      	b.n	8004a78 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	73fb      	strb	r3, [r7, #15]
      break;
 8004a4a:	e015      	b.n	8004a78 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00e      	beq.n	8004a76 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	73fb      	strb	r3, [r7, #15]
      break;
 8004a5c:	e00b      	b.n	8004a76 <DMA_CheckFifoParam+0xe6>
      break;
 8004a5e:	bf00      	nop
 8004a60:	e00a      	b.n	8004a78 <DMA_CheckFifoParam+0xe8>
      break;
 8004a62:	bf00      	nop
 8004a64:	e008      	b.n	8004a78 <DMA_CheckFifoParam+0xe8>
      break;
 8004a66:	bf00      	nop
 8004a68:	e006      	b.n	8004a78 <DMA_CheckFifoParam+0xe8>
      break;
 8004a6a:	bf00      	nop
 8004a6c:	e004      	b.n	8004a78 <DMA_CheckFifoParam+0xe8>
      break;
 8004a6e:	bf00      	nop
 8004a70:	e002      	b.n	8004a78 <DMA_CheckFifoParam+0xe8>
      break;   
 8004a72:	bf00      	nop
 8004a74:	e000      	b.n	8004a78 <DMA_CheckFifoParam+0xe8>
      break;
 8004a76:	bf00      	nop
    }
  } 
  
  return status; 
 8004a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3714      	adds	r7, #20
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop

08004a88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b089      	sub	sp, #36	@ 0x24
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004a92:	2300      	movs	r3, #0
 8004a94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004a96:	2300      	movs	r3, #0
 8004a98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	61fb      	str	r3, [r7, #28]
 8004aa2:	e16b      	b.n	8004d7c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	697a      	ldr	r2, [r7, #20]
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ab8:	693a      	ldr	r2, [r7, #16]
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	429a      	cmp	r2, r3
 8004abe:	f040 815a 	bne.w	8004d76 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	f003 0303 	and.w	r3, r3, #3
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d005      	beq.n	8004ada <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ad6:	2b02      	cmp	r3, #2
 8004ad8:	d130      	bne.n	8004b3c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	005b      	lsls	r3, r3, #1
 8004ae4:	2203      	movs	r2, #3
 8004ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aea:	43db      	mvns	r3, r3
 8004aec:	69ba      	ldr	r2, [r7, #24]
 8004aee:	4013      	ands	r3, r2
 8004af0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	68da      	ldr	r2, [r3, #12]
 8004af6:	69fb      	ldr	r3, [r7, #28]
 8004af8:	005b      	lsls	r3, r3, #1
 8004afa:	fa02 f303 	lsl.w	r3, r2, r3
 8004afe:	69ba      	ldr	r2, [r7, #24]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	69ba      	ldr	r2, [r7, #24]
 8004b08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b10:	2201      	movs	r2, #1
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	fa02 f303 	lsl.w	r3, r2, r3
 8004b18:	43db      	mvns	r3, r3
 8004b1a:	69ba      	ldr	r2, [r7, #24]
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	091b      	lsrs	r3, r3, #4
 8004b26:	f003 0201 	and.w	r2, r3, #1
 8004b2a:	69fb      	ldr	r3, [r7, #28]
 8004b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b30:	69ba      	ldr	r2, [r7, #24]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	69ba      	ldr	r2, [r7, #24]
 8004b3a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	f003 0303 	and.w	r3, r3, #3
 8004b44:	2b03      	cmp	r3, #3
 8004b46:	d017      	beq.n	8004b78 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	005b      	lsls	r3, r3, #1
 8004b52:	2203      	movs	r2, #3
 8004b54:	fa02 f303 	lsl.w	r3, r2, r3
 8004b58:	43db      	mvns	r3, r3
 8004b5a:	69ba      	ldr	r2, [r7, #24]
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	689a      	ldr	r2, [r3, #8]
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	005b      	lsls	r3, r3, #1
 8004b68:	fa02 f303 	lsl.w	r3, r2, r3
 8004b6c:	69ba      	ldr	r2, [r7, #24]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	69ba      	ldr	r2, [r7, #24]
 8004b76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	f003 0303 	and.w	r3, r3, #3
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d123      	bne.n	8004bcc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	08da      	lsrs	r2, r3, #3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	3208      	adds	r2, #8
 8004b8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	f003 0307 	and.w	r3, r3, #7
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	220f      	movs	r2, #15
 8004b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba0:	43db      	mvns	r3, r3
 8004ba2:	69ba      	ldr	r2, [r7, #24]
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	691a      	ldr	r2, [r3, #16]
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	f003 0307 	and.w	r3, r3, #7
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb8:	69ba      	ldr	r2, [r7, #24]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	08da      	lsrs	r2, r3, #3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	3208      	adds	r2, #8
 8004bc6:	69b9      	ldr	r1, [r7, #24]
 8004bc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	005b      	lsls	r3, r3, #1
 8004bd6:	2203      	movs	r2, #3
 8004bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bdc:	43db      	mvns	r3, r3
 8004bde:	69ba      	ldr	r2, [r7, #24]
 8004be0:	4013      	ands	r3, r2
 8004be2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f003 0203 	and.w	r2, r3, #3
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	005b      	lsls	r3, r3, #1
 8004bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf4:	69ba      	ldr	r2, [r7, #24]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	69ba      	ldr	r2, [r7, #24]
 8004bfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f000 80b4 	beq.w	8004d76 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c0e:	2300      	movs	r3, #0
 8004c10:	60fb      	str	r3, [r7, #12]
 8004c12:	4b60      	ldr	r3, [pc, #384]	@ (8004d94 <HAL_GPIO_Init+0x30c>)
 8004c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c16:	4a5f      	ldr	r2, [pc, #380]	@ (8004d94 <HAL_GPIO_Init+0x30c>)
 8004c18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004c1e:	4b5d      	ldr	r3, [pc, #372]	@ (8004d94 <HAL_GPIO_Init+0x30c>)
 8004c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c26:	60fb      	str	r3, [r7, #12]
 8004c28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c2a:	4a5b      	ldr	r2, [pc, #364]	@ (8004d98 <HAL_GPIO_Init+0x310>)
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	089b      	lsrs	r3, r3, #2
 8004c30:	3302      	adds	r3, #2
 8004c32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	f003 0303 	and.w	r3, r3, #3
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	220f      	movs	r2, #15
 8004c42:	fa02 f303 	lsl.w	r3, r2, r3
 8004c46:	43db      	mvns	r3, r3
 8004c48:	69ba      	ldr	r2, [r7, #24]
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a52      	ldr	r2, [pc, #328]	@ (8004d9c <HAL_GPIO_Init+0x314>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d02b      	beq.n	8004cae <HAL_GPIO_Init+0x226>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a51      	ldr	r2, [pc, #324]	@ (8004da0 <HAL_GPIO_Init+0x318>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d025      	beq.n	8004caa <HAL_GPIO_Init+0x222>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a50      	ldr	r2, [pc, #320]	@ (8004da4 <HAL_GPIO_Init+0x31c>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d01f      	beq.n	8004ca6 <HAL_GPIO_Init+0x21e>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a4f      	ldr	r2, [pc, #316]	@ (8004da8 <HAL_GPIO_Init+0x320>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d019      	beq.n	8004ca2 <HAL_GPIO_Init+0x21a>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a4e      	ldr	r2, [pc, #312]	@ (8004dac <HAL_GPIO_Init+0x324>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d013      	beq.n	8004c9e <HAL_GPIO_Init+0x216>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a4d      	ldr	r2, [pc, #308]	@ (8004db0 <HAL_GPIO_Init+0x328>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d00d      	beq.n	8004c9a <HAL_GPIO_Init+0x212>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a4c      	ldr	r2, [pc, #304]	@ (8004db4 <HAL_GPIO_Init+0x32c>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d007      	beq.n	8004c96 <HAL_GPIO_Init+0x20e>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a4b      	ldr	r2, [pc, #300]	@ (8004db8 <HAL_GPIO_Init+0x330>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d101      	bne.n	8004c92 <HAL_GPIO_Init+0x20a>
 8004c8e:	2307      	movs	r3, #7
 8004c90:	e00e      	b.n	8004cb0 <HAL_GPIO_Init+0x228>
 8004c92:	2308      	movs	r3, #8
 8004c94:	e00c      	b.n	8004cb0 <HAL_GPIO_Init+0x228>
 8004c96:	2306      	movs	r3, #6
 8004c98:	e00a      	b.n	8004cb0 <HAL_GPIO_Init+0x228>
 8004c9a:	2305      	movs	r3, #5
 8004c9c:	e008      	b.n	8004cb0 <HAL_GPIO_Init+0x228>
 8004c9e:	2304      	movs	r3, #4
 8004ca0:	e006      	b.n	8004cb0 <HAL_GPIO_Init+0x228>
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e004      	b.n	8004cb0 <HAL_GPIO_Init+0x228>
 8004ca6:	2302      	movs	r3, #2
 8004ca8:	e002      	b.n	8004cb0 <HAL_GPIO_Init+0x228>
 8004caa:	2301      	movs	r3, #1
 8004cac:	e000      	b.n	8004cb0 <HAL_GPIO_Init+0x228>
 8004cae:	2300      	movs	r3, #0
 8004cb0:	69fa      	ldr	r2, [r7, #28]
 8004cb2:	f002 0203 	and.w	r2, r2, #3
 8004cb6:	0092      	lsls	r2, r2, #2
 8004cb8:	4093      	lsls	r3, r2
 8004cba:	69ba      	ldr	r2, [r7, #24]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004cc0:	4935      	ldr	r1, [pc, #212]	@ (8004d98 <HAL_GPIO_Init+0x310>)
 8004cc2:	69fb      	ldr	r3, [r7, #28]
 8004cc4:	089b      	lsrs	r3, r3, #2
 8004cc6:	3302      	adds	r3, #2
 8004cc8:	69ba      	ldr	r2, [r7, #24]
 8004cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004cce:	4b3b      	ldr	r3, [pc, #236]	@ (8004dbc <HAL_GPIO_Init+0x334>)
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	43db      	mvns	r3, r3
 8004cd8:	69ba      	ldr	r2, [r7, #24]
 8004cda:	4013      	ands	r3, r2
 8004cdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d003      	beq.n	8004cf2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004cea:	69ba      	ldr	r2, [r7, #24]
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004cf2:	4a32      	ldr	r2, [pc, #200]	@ (8004dbc <HAL_GPIO_Init+0x334>)
 8004cf4:	69bb      	ldr	r3, [r7, #24]
 8004cf6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004cf8:	4b30      	ldr	r3, [pc, #192]	@ (8004dbc <HAL_GPIO_Init+0x334>)
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	43db      	mvns	r3, r3
 8004d02:	69ba      	ldr	r2, [r7, #24]
 8004d04:	4013      	ands	r3, r2
 8004d06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d003      	beq.n	8004d1c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004d14:	69ba      	ldr	r2, [r7, #24]
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004d1c:	4a27      	ldr	r2, [pc, #156]	@ (8004dbc <HAL_GPIO_Init+0x334>)
 8004d1e:	69bb      	ldr	r3, [r7, #24]
 8004d20:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004d22:	4b26      	ldr	r3, [pc, #152]	@ (8004dbc <HAL_GPIO_Init+0x334>)
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	43db      	mvns	r3, r3
 8004d2c:	69ba      	ldr	r2, [r7, #24]
 8004d2e:	4013      	ands	r3, r2
 8004d30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d003      	beq.n	8004d46 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004d3e:	69ba      	ldr	r2, [r7, #24]
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d46:	4a1d      	ldr	r2, [pc, #116]	@ (8004dbc <HAL_GPIO_Init+0x334>)
 8004d48:	69bb      	ldr	r3, [r7, #24]
 8004d4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d4c:	4b1b      	ldr	r3, [pc, #108]	@ (8004dbc <HAL_GPIO_Init+0x334>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	43db      	mvns	r3, r3
 8004d56:	69ba      	ldr	r2, [r7, #24]
 8004d58:	4013      	ands	r3, r2
 8004d5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d003      	beq.n	8004d70 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004d68:	69ba      	ldr	r2, [r7, #24]
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d70:	4a12      	ldr	r2, [pc, #72]	@ (8004dbc <HAL_GPIO_Init+0x334>)
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	3301      	adds	r3, #1
 8004d7a:	61fb      	str	r3, [r7, #28]
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	2b0f      	cmp	r3, #15
 8004d80:	f67f ae90 	bls.w	8004aa4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004d84:	bf00      	nop
 8004d86:	bf00      	nop
 8004d88:	3724      	adds	r7, #36	@ 0x24
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	40023800 	.word	0x40023800
 8004d98:	40013800 	.word	0x40013800
 8004d9c:	40020000 	.word	0x40020000
 8004da0:	40020400 	.word	0x40020400
 8004da4:	40020800 	.word	0x40020800
 8004da8:	40020c00 	.word	0x40020c00
 8004dac:	40021000 	.word	0x40021000
 8004db0:	40021400 	.word	0x40021400
 8004db4:	40021800 	.word	0x40021800
 8004db8:	40021c00 	.word	0x40021c00
 8004dbc:	40013c00 	.word	0x40013c00

08004dc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	460b      	mov	r3, r1
 8004dca:	807b      	strh	r3, [r7, #2]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004dd0:	787b      	ldrb	r3, [r7, #1]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d003      	beq.n	8004dde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004dd6:	887a      	ldrh	r2, [r7, #2]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ddc:	e003      	b.n	8004de6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004dde:	887b      	ldrh	r3, [r7, #2]
 8004de0:	041a      	lsls	r2, r3, #16
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	619a      	str	r2, [r3, #24]
}
 8004de6:	bf00      	nop
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr
	...

08004df4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b082      	sub	sp, #8
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004dfe:	4b08      	ldr	r3, [pc, #32]	@ (8004e20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e00:	695a      	ldr	r2, [r3, #20]
 8004e02:	88fb      	ldrh	r3, [r7, #6]
 8004e04:	4013      	ands	r3, r2
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d006      	beq.n	8004e18 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004e0a:	4a05      	ldr	r2, [pc, #20]	@ (8004e20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e0c:	88fb      	ldrh	r3, [r7, #6]
 8004e0e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004e10:	88fb      	ldrh	r3, [r7, #6]
 8004e12:	4618      	mov	r0, r3
 8004e14:	f000 f806 	bl	8004e24 <HAL_GPIO_EXTI_Callback>
  }
}
 8004e18:	bf00      	nop
 8004e1a:	3708      	adds	r7, #8
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}
 8004e20:	40013c00 	.word	0x40013c00

08004e24 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b083      	sub	sp, #12
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004e2e:	bf00      	nop
 8004e30:	370c      	adds	r7, #12
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr
	...

08004e3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b084      	sub	sp, #16
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d101      	bne.n	8004e4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e12b      	b.n	80050a6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d106      	bne.n	8004e68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f7fe f8ba 	bl	8002fdc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2224      	movs	r2, #36	@ 0x24
 8004e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f022 0201 	bic.w	r2, r2, #1
 8004e7e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e8e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e9e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004ea0:	f000 fd4c 	bl	800593c <HAL_RCC_GetPCLK1Freq>
 8004ea4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	4a81      	ldr	r2, [pc, #516]	@ (80050b0 <HAL_I2C_Init+0x274>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d807      	bhi.n	8004ec0 <HAL_I2C_Init+0x84>
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	4a80      	ldr	r2, [pc, #512]	@ (80050b4 <HAL_I2C_Init+0x278>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	bf94      	ite	ls
 8004eb8:	2301      	movls	r3, #1
 8004eba:	2300      	movhi	r3, #0
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	e006      	b.n	8004ece <HAL_I2C_Init+0x92>
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	4a7d      	ldr	r2, [pc, #500]	@ (80050b8 <HAL_I2C_Init+0x27c>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	bf94      	ite	ls
 8004ec8:	2301      	movls	r3, #1
 8004eca:	2300      	movhi	r3, #0
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d001      	beq.n	8004ed6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e0e7      	b.n	80050a6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	4a78      	ldr	r2, [pc, #480]	@ (80050bc <HAL_I2C_Init+0x280>)
 8004eda:	fba2 2303 	umull	r2, r3, r2, r3
 8004ede:	0c9b      	lsrs	r3, r3, #18
 8004ee0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68ba      	ldr	r2, [r7, #8]
 8004ef2:	430a      	orrs	r2, r1
 8004ef4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	6a1b      	ldr	r3, [r3, #32]
 8004efc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	4a6a      	ldr	r2, [pc, #424]	@ (80050b0 <HAL_I2C_Init+0x274>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d802      	bhi.n	8004f10 <HAL_I2C_Init+0xd4>
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	e009      	b.n	8004f24 <HAL_I2C_Init+0xe8>
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004f16:	fb02 f303 	mul.w	r3, r2, r3
 8004f1a:	4a69      	ldr	r2, [pc, #420]	@ (80050c0 <HAL_I2C_Init+0x284>)
 8004f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f20:	099b      	lsrs	r3, r3, #6
 8004f22:	3301      	adds	r3, #1
 8004f24:	687a      	ldr	r2, [r7, #4]
 8004f26:	6812      	ldr	r2, [r2, #0]
 8004f28:	430b      	orrs	r3, r1
 8004f2a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	69db      	ldr	r3, [r3, #28]
 8004f32:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004f36:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	495c      	ldr	r1, [pc, #368]	@ (80050b0 <HAL_I2C_Init+0x274>)
 8004f40:	428b      	cmp	r3, r1
 8004f42:	d819      	bhi.n	8004f78 <HAL_I2C_Init+0x13c>
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	1e59      	subs	r1, r3, #1
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	005b      	lsls	r3, r3, #1
 8004f4e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f52:	1c59      	adds	r1, r3, #1
 8004f54:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004f58:	400b      	ands	r3, r1
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00a      	beq.n	8004f74 <HAL_I2C_Init+0x138>
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	1e59      	subs	r1, r3, #1
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	005b      	lsls	r3, r3, #1
 8004f68:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f72:	e051      	b.n	8005018 <HAL_I2C_Init+0x1dc>
 8004f74:	2304      	movs	r3, #4
 8004f76:	e04f      	b.n	8005018 <HAL_I2C_Init+0x1dc>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d111      	bne.n	8004fa4 <HAL_I2C_Init+0x168>
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	1e58      	subs	r0, r3, #1
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6859      	ldr	r1, [r3, #4]
 8004f88:	460b      	mov	r3, r1
 8004f8a:	005b      	lsls	r3, r3, #1
 8004f8c:	440b      	add	r3, r1
 8004f8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f92:	3301      	adds	r3, #1
 8004f94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	bf0c      	ite	eq
 8004f9c:	2301      	moveq	r3, #1
 8004f9e:	2300      	movne	r3, #0
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	e012      	b.n	8004fca <HAL_I2C_Init+0x18e>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	1e58      	subs	r0, r3, #1
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6859      	ldr	r1, [r3, #4]
 8004fac:	460b      	mov	r3, r1
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	440b      	add	r3, r1
 8004fb2:	0099      	lsls	r1, r3, #2
 8004fb4:	440b      	add	r3, r1
 8004fb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fba:	3301      	adds	r3, #1
 8004fbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	bf0c      	ite	eq
 8004fc4:	2301      	moveq	r3, #1
 8004fc6:	2300      	movne	r3, #0
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d001      	beq.n	8004fd2 <HAL_I2C_Init+0x196>
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e022      	b.n	8005018 <HAL_I2C_Init+0x1dc>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d10e      	bne.n	8004ff8 <HAL_I2C_Init+0x1bc>
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	1e58      	subs	r0, r3, #1
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6859      	ldr	r1, [r3, #4]
 8004fe2:	460b      	mov	r3, r1
 8004fe4:	005b      	lsls	r3, r3, #1
 8004fe6:	440b      	add	r3, r1
 8004fe8:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fec:	3301      	adds	r3, #1
 8004fee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ff2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ff6:	e00f      	b.n	8005018 <HAL_I2C_Init+0x1dc>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	1e58      	subs	r0, r3, #1
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6859      	ldr	r1, [r3, #4]
 8005000:	460b      	mov	r3, r1
 8005002:	009b      	lsls	r3, r3, #2
 8005004:	440b      	add	r3, r1
 8005006:	0099      	lsls	r1, r3, #2
 8005008:	440b      	add	r3, r1
 800500a:	fbb0 f3f3 	udiv	r3, r0, r3
 800500e:	3301      	adds	r3, #1
 8005010:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005014:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005018:	6879      	ldr	r1, [r7, #4]
 800501a:	6809      	ldr	r1, [r1, #0]
 800501c:	4313      	orrs	r3, r2
 800501e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	69da      	ldr	r2, [r3, #28]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a1b      	ldr	r3, [r3, #32]
 8005032:	431a      	orrs	r2, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	430a      	orrs	r2, r1
 800503a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005046:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	6911      	ldr	r1, [r2, #16]
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	68d2      	ldr	r2, [r2, #12]
 8005052:	4311      	orrs	r1, r2
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	6812      	ldr	r2, [r2, #0]
 8005058:	430b      	orrs	r3, r1
 800505a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	695a      	ldr	r2, [r3, #20]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	699b      	ldr	r3, [r3, #24]
 800506e:	431a      	orrs	r2, r3
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	430a      	orrs	r2, r1
 8005076:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f042 0201 	orr.w	r2, r2, #1
 8005086:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2220      	movs	r2, #32
 8005092:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80050a4:	2300      	movs	r3, #0
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	000186a0 	.word	0x000186a0
 80050b4:	001e847f 	.word	0x001e847f
 80050b8:	003d08ff 	.word	0x003d08ff
 80050bc:	431bde83 	.word	0x431bde83
 80050c0:	10624dd3 	.word	0x10624dd3

080050c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b086      	sub	sp, #24
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d101      	bne.n	80050d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e267      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f003 0301 	and.w	r3, r3, #1
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d075      	beq.n	80051ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80050e2:	4b88      	ldr	r3, [pc, #544]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	f003 030c 	and.w	r3, r3, #12
 80050ea:	2b04      	cmp	r3, #4
 80050ec:	d00c      	beq.n	8005108 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050ee:	4b85      	ldr	r3, [pc, #532]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80050f6:	2b08      	cmp	r3, #8
 80050f8:	d112      	bne.n	8005120 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050fa:	4b82      	ldr	r3, [pc, #520]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005102:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005106:	d10b      	bne.n	8005120 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005108:	4b7e      	ldr	r3, [pc, #504]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005110:	2b00      	cmp	r3, #0
 8005112:	d05b      	beq.n	80051cc <HAL_RCC_OscConfig+0x108>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d157      	bne.n	80051cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e242      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005128:	d106      	bne.n	8005138 <HAL_RCC_OscConfig+0x74>
 800512a:	4b76      	ldr	r3, [pc, #472]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a75      	ldr	r2, [pc, #468]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 8005130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005134:	6013      	str	r3, [r2, #0]
 8005136:	e01d      	b.n	8005174 <HAL_RCC_OscConfig+0xb0>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005140:	d10c      	bne.n	800515c <HAL_RCC_OscConfig+0x98>
 8005142:	4b70      	ldr	r3, [pc, #448]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a6f      	ldr	r2, [pc, #444]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 8005148:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800514c:	6013      	str	r3, [r2, #0]
 800514e:	4b6d      	ldr	r3, [pc, #436]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a6c      	ldr	r2, [pc, #432]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 8005154:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005158:	6013      	str	r3, [r2, #0]
 800515a:	e00b      	b.n	8005174 <HAL_RCC_OscConfig+0xb0>
 800515c:	4b69      	ldr	r3, [pc, #420]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a68      	ldr	r2, [pc, #416]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 8005162:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005166:	6013      	str	r3, [r2, #0]
 8005168:	4b66      	ldr	r3, [pc, #408]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a65      	ldr	r2, [pc, #404]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 800516e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005172:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d013      	beq.n	80051a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800517c:	f7fe fc30 	bl	80039e0 <HAL_GetTick>
 8005180:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005182:	e008      	b.n	8005196 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005184:	f7fe fc2c 	bl	80039e0 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	2b64      	cmp	r3, #100	@ 0x64
 8005190:	d901      	bls.n	8005196 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e207      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005196:	4b5b      	ldr	r3, [pc, #364]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d0f0      	beq.n	8005184 <HAL_RCC_OscConfig+0xc0>
 80051a2:	e014      	b.n	80051ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051a4:	f7fe fc1c 	bl	80039e0 <HAL_GetTick>
 80051a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051aa:	e008      	b.n	80051be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051ac:	f7fe fc18 	bl	80039e0 <HAL_GetTick>
 80051b0:	4602      	mov	r2, r0
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	1ad3      	subs	r3, r2, r3
 80051b6:	2b64      	cmp	r3, #100	@ 0x64
 80051b8:	d901      	bls.n	80051be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80051ba:	2303      	movs	r3, #3
 80051bc:	e1f3      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051be:	4b51      	ldr	r3, [pc, #324]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d1f0      	bne.n	80051ac <HAL_RCC_OscConfig+0xe8>
 80051ca:	e000      	b.n	80051ce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 0302 	and.w	r3, r3, #2
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d063      	beq.n	80052a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80051da:	4b4a      	ldr	r3, [pc, #296]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	f003 030c 	and.w	r3, r3, #12
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d00b      	beq.n	80051fe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051e6:	4b47      	ldr	r3, [pc, #284]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80051ee:	2b08      	cmp	r3, #8
 80051f0:	d11c      	bne.n	800522c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051f2:	4b44      	ldr	r3, [pc, #272]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d116      	bne.n	800522c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051fe:	4b41      	ldr	r3, [pc, #260]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 0302 	and.w	r3, r3, #2
 8005206:	2b00      	cmp	r3, #0
 8005208:	d005      	beq.n	8005216 <HAL_RCC_OscConfig+0x152>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	2b01      	cmp	r3, #1
 8005210:	d001      	beq.n	8005216 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e1c7      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005216:	4b3b      	ldr	r3, [pc, #236]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	00db      	lsls	r3, r3, #3
 8005224:	4937      	ldr	r1, [pc, #220]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 8005226:	4313      	orrs	r3, r2
 8005228:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800522a:	e03a      	b.n	80052a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d020      	beq.n	8005276 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005234:	4b34      	ldr	r3, [pc, #208]	@ (8005308 <HAL_RCC_OscConfig+0x244>)
 8005236:	2201      	movs	r2, #1
 8005238:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800523a:	f7fe fbd1 	bl	80039e0 <HAL_GetTick>
 800523e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005240:	e008      	b.n	8005254 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005242:	f7fe fbcd 	bl	80039e0 <HAL_GetTick>
 8005246:	4602      	mov	r2, r0
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	2b02      	cmp	r3, #2
 800524e:	d901      	bls.n	8005254 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005250:	2303      	movs	r3, #3
 8005252:	e1a8      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005254:	4b2b      	ldr	r3, [pc, #172]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0302 	and.w	r3, r3, #2
 800525c:	2b00      	cmp	r3, #0
 800525e:	d0f0      	beq.n	8005242 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005260:	4b28      	ldr	r3, [pc, #160]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	00db      	lsls	r3, r3, #3
 800526e:	4925      	ldr	r1, [pc, #148]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 8005270:	4313      	orrs	r3, r2
 8005272:	600b      	str	r3, [r1, #0]
 8005274:	e015      	b.n	80052a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005276:	4b24      	ldr	r3, [pc, #144]	@ (8005308 <HAL_RCC_OscConfig+0x244>)
 8005278:	2200      	movs	r2, #0
 800527a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800527c:	f7fe fbb0 	bl	80039e0 <HAL_GetTick>
 8005280:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005282:	e008      	b.n	8005296 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005284:	f7fe fbac 	bl	80039e0 <HAL_GetTick>
 8005288:	4602      	mov	r2, r0
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	2b02      	cmp	r3, #2
 8005290:	d901      	bls.n	8005296 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005292:	2303      	movs	r3, #3
 8005294:	e187      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005296:	4b1b      	ldr	r3, [pc, #108]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 0302 	and.w	r3, r3, #2
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d1f0      	bne.n	8005284 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 0308 	and.w	r3, r3, #8
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d036      	beq.n	800531c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d016      	beq.n	80052e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052b6:	4b15      	ldr	r3, [pc, #84]	@ (800530c <HAL_RCC_OscConfig+0x248>)
 80052b8:	2201      	movs	r2, #1
 80052ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052bc:	f7fe fb90 	bl	80039e0 <HAL_GetTick>
 80052c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052c2:	e008      	b.n	80052d6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052c4:	f7fe fb8c 	bl	80039e0 <HAL_GetTick>
 80052c8:	4602      	mov	r2, r0
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	2b02      	cmp	r3, #2
 80052d0:	d901      	bls.n	80052d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80052d2:	2303      	movs	r3, #3
 80052d4:	e167      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052d6:	4b0b      	ldr	r3, [pc, #44]	@ (8005304 <HAL_RCC_OscConfig+0x240>)
 80052d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052da:	f003 0302 	and.w	r3, r3, #2
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d0f0      	beq.n	80052c4 <HAL_RCC_OscConfig+0x200>
 80052e2:	e01b      	b.n	800531c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052e4:	4b09      	ldr	r3, [pc, #36]	@ (800530c <HAL_RCC_OscConfig+0x248>)
 80052e6:	2200      	movs	r2, #0
 80052e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052ea:	f7fe fb79 	bl	80039e0 <HAL_GetTick>
 80052ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052f0:	e00e      	b.n	8005310 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052f2:	f7fe fb75 	bl	80039e0 <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d907      	bls.n	8005310 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005300:	2303      	movs	r3, #3
 8005302:	e150      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
 8005304:	40023800 	.word	0x40023800
 8005308:	42470000 	.word	0x42470000
 800530c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005310:	4b88      	ldr	r3, [pc, #544]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 8005312:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005314:	f003 0302 	and.w	r3, r3, #2
 8005318:	2b00      	cmp	r3, #0
 800531a:	d1ea      	bne.n	80052f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0304 	and.w	r3, r3, #4
 8005324:	2b00      	cmp	r3, #0
 8005326:	f000 8097 	beq.w	8005458 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800532a:	2300      	movs	r3, #0
 800532c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800532e:	4b81      	ldr	r3, [pc, #516]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 8005330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005332:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005336:	2b00      	cmp	r3, #0
 8005338:	d10f      	bne.n	800535a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800533a:	2300      	movs	r3, #0
 800533c:	60bb      	str	r3, [r7, #8]
 800533e:	4b7d      	ldr	r3, [pc, #500]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 8005340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005342:	4a7c      	ldr	r2, [pc, #496]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 8005344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005348:	6413      	str	r3, [r2, #64]	@ 0x40
 800534a:	4b7a      	ldr	r3, [pc, #488]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 800534c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800534e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005352:	60bb      	str	r3, [r7, #8]
 8005354:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005356:	2301      	movs	r3, #1
 8005358:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800535a:	4b77      	ldr	r3, [pc, #476]	@ (8005538 <HAL_RCC_OscConfig+0x474>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005362:	2b00      	cmp	r3, #0
 8005364:	d118      	bne.n	8005398 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005366:	4b74      	ldr	r3, [pc, #464]	@ (8005538 <HAL_RCC_OscConfig+0x474>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a73      	ldr	r2, [pc, #460]	@ (8005538 <HAL_RCC_OscConfig+0x474>)
 800536c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005370:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005372:	f7fe fb35 	bl	80039e0 <HAL_GetTick>
 8005376:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005378:	e008      	b.n	800538c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800537a:	f7fe fb31 	bl	80039e0 <HAL_GetTick>
 800537e:	4602      	mov	r2, r0
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	1ad3      	subs	r3, r2, r3
 8005384:	2b02      	cmp	r3, #2
 8005386:	d901      	bls.n	800538c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005388:	2303      	movs	r3, #3
 800538a:	e10c      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800538c:	4b6a      	ldr	r3, [pc, #424]	@ (8005538 <HAL_RCC_OscConfig+0x474>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005394:	2b00      	cmp	r3, #0
 8005396:	d0f0      	beq.n	800537a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	2b01      	cmp	r3, #1
 800539e:	d106      	bne.n	80053ae <HAL_RCC_OscConfig+0x2ea>
 80053a0:	4b64      	ldr	r3, [pc, #400]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 80053a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053a4:	4a63      	ldr	r2, [pc, #396]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 80053a6:	f043 0301 	orr.w	r3, r3, #1
 80053aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80053ac:	e01c      	b.n	80053e8 <HAL_RCC_OscConfig+0x324>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	2b05      	cmp	r3, #5
 80053b4:	d10c      	bne.n	80053d0 <HAL_RCC_OscConfig+0x30c>
 80053b6:	4b5f      	ldr	r3, [pc, #380]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 80053b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053ba:	4a5e      	ldr	r2, [pc, #376]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 80053bc:	f043 0304 	orr.w	r3, r3, #4
 80053c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80053c2:	4b5c      	ldr	r3, [pc, #368]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 80053c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053c6:	4a5b      	ldr	r2, [pc, #364]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 80053c8:	f043 0301 	orr.w	r3, r3, #1
 80053cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80053ce:	e00b      	b.n	80053e8 <HAL_RCC_OscConfig+0x324>
 80053d0:	4b58      	ldr	r3, [pc, #352]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 80053d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053d4:	4a57      	ldr	r2, [pc, #348]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 80053d6:	f023 0301 	bic.w	r3, r3, #1
 80053da:	6713      	str	r3, [r2, #112]	@ 0x70
 80053dc:	4b55      	ldr	r3, [pc, #340]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 80053de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053e0:	4a54      	ldr	r2, [pc, #336]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 80053e2:	f023 0304 	bic.w	r3, r3, #4
 80053e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d015      	beq.n	800541c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053f0:	f7fe faf6 	bl	80039e0 <HAL_GetTick>
 80053f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053f6:	e00a      	b.n	800540e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053f8:	f7fe faf2 	bl	80039e0 <HAL_GetTick>
 80053fc:	4602      	mov	r2, r0
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	1ad3      	subs	r3, r2, r3
 8005402:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005406:	4293      	cmp	r3, r2
 8005408:	d901      	bls.n	800540e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800540a:	2303      	movs	r3, #3
 800540c:	e0cb      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800540e:	4b49      	ldr	r3, [pc, #292]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 8005410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d0ee      	beq.n	80053f8 <HAL_RCC_OscConfig+0x334>
 800541a:	e014      	b.n	8005446 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800541c:	f7fe fae0 	bl	80039e0 <HAL_GetTick>
 8005420:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005422:	e00a      	b.n	800543a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005424:	f7fe fadc 	bl	80039e0 <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005432:	4293      	cmp	r3, r2
 8005434:	d901      	bls.n	800543a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e0b5      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800543a:	4b3e      	ldr	r3, [pc, #248]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 800543c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800543e:	f003 0302 	and.w	r3, r3, #2
 8005442:	2b00      	cmp	r3, #0
 8005444:	d1ee      	bne.n	8005424 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005446:	7dfb      	ldrb	r3, [r7, #23]
 8005448:	2b01      	cmp	r3, #1
 800544a:	d105      	bne.n	8005458 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800544c:	4b39      	ldr	r3, [pc, #228]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 800544e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005450:	4a38      	ldr	r2, [pc, #224]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 8005452:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005456:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	699b      	ldr	r3, [r3, #24]
 800545c:	2b00      	cmp	r3, #0
 800545e:	f000 80a1 	beq.w	80055a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005462:	4b34      	ldr	r3, [pc, #208]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	f003 030c 	and.w	r3, r3, #12
 800546a:	2b08      	cmp	r3, #8
 800546c:	d05c      	beq.n	8005528 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	699b      	ldr	r3, [r3, #24]
 8005472:	2b02      	cmp	r3, #2
 8005474:	d141      	bne.n	80054fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005476:	4b31      	ldr	r3, [pc, #196]	@ (800553c <HAL_RCC_OscConfig+0x478>)
 8005478:	2200      	movs	r2, #0
 800547a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800547c:	f7fe fab0 	bl	80039e0 <HAL_GetTick>
 8005480:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005482:	e008      	b.n	8005496 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005484:	f7fe faac 	bl	80039e0 <HAL_GetTick>
 8005488:	4602      	mov	r2, r0
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	2b02      	cmp	r3, #2
 8005490:	d901      	bls.n	8005496 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	e087      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005496:	4b27      	ldr	r3, [pc, #156]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1f0      	bne.n	8005484 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	69da      	ldr	r2, [r3, #28]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6a1b      	ldr	r3, [r3, #32]
 80054aa:	431a      	orrs	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b0:	019b      	lsls	r3, r3, #6
 80054b2:	431a      	orrs	r2, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b8:	085b      	lsrs	r3, r3, #1
 80054ba:	3b01      	subs	r3, #1
 80054bc:	041b      	lsls	r3, r3, #16
 80054be:	431a      	orrs	r2, r3
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054c4:	061b      	lsls	r3, r3, #24
 80054c6:	491b      	ldr	r1, [pc, #108]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 80054c8:	4313      	orrs	r3, r2
 80054ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054cc:	4b1b      	ldr	r3, [pc, #108]	@ (800553c <HAL_RCC_OscConfig+0x478>)
 80054ce:	2201      	movs	r2, #1
 80054d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054d2:	f7fe fa85 	bl	80039e0 <HAL_GetTick>
 80054d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054d8:	e008      	b.n	80054ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054da:	f7fe fa81 	bl	80039e0 <HAL_GetTick>
 80054de:	4602      	mov	r2, r0
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	2b02      	cmp	r3, #2
 80054e6:	d901      	bls.n	80054ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80054e8:	2303      	movs	r3, #3
 80054ea:	e05c      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054ec:	4b11      	ldr	r3, [pc, #68]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d0f0      	beq.n	80054da <HAL_RCC_OscConfig+0x416>
 80054f8:	e054      	b.n	80055a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054fa:	4b10      	ldr	r3, [pc, #64]	@ (800553c <HAL_RCC_OscConfig+0x478>)
 80054fc:	2200      	movs	r2, #0
 80054fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005500:	f7fe fa6e 	bl	80039e0 <HAL_GetTick>
 8005504:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005506:	e008      	b.n	800551a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005508:	f7fe fa6a 	bl	80039e0 <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	2b02      	cmp	r3, #2
 8005514:	d901      	bls.n	800551a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005516:	2303      	movs	r3, #3
 8005518:	e045      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800551a:	4b06      	ldr	r3, [pc, #24]	@ (8005534 <HAL_RCC_OscConfig+0x470>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005522:	2b00      	cmp	r3, #0
 8005524:	d1f0      	bne.n	8005508 <HAL_RCC_OscConfig+0x444>
 8005526:	e03d      	b.n	80055a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	2b01      	cmp	r3, #1
 800552e:	d107      	bne.n	8005540 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e038      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
 8005534:	40023800 	.word	0x40023800
 8005538:	40007000 	.word	0x40007000
 800553c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005540:	4b1b      	ldr	r3, [pc, #108]	@ (80055b0 <HAL_RCC_OscConfig+0x4ec>)
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	699b      	ldr	r3, [r3, #24]
 800554a:	2b01      	cmp	r3, #1
 800554c:	d028      	beq.n	80055a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005558:	429a      	cmp	r2, r3
 800555a:	d121      	bne.n	80055a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005566:	429a      	cmp	r2, r3
 8005568:	d11a      	bne.n	80055a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005570:	4013      	ands	r3, r2
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005576:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005578:	4293      	cmp	r3, r2
 800557a:	d111      	bne.n	80055a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005586:	085b      	lsrs	r3, r3, #1
 8005588:	3b01      	subs	r3, #1
 800558a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800558c:	429a      	cmp	r2, r3
 800558e:	d107      	bne.n	80055a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800559a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800559c:	429a      	cmp	r2, r3
 800559e:	d001      	beq.n	80055a4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	e000      	b.n	80055a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3718      	adds	r7, #24
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	40023800 	.word	0x40023800

080055b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d101      	bne.n	80055c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	e0cc      	b.n	8005762 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055c8:	4b68      	ldr	r3, [pc, #416]	@ (800576c <HAL_RCC_ClockConfig+0x1b8>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 0307 	and.w	r3, r3, #7
 80055d0:	683a      	ldr	r2, [r7, #0]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d90c      	bls.n	80055f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055d6:	4b65      	ldr	r3, [pc, #404]	@ (800576c <HAL_RCC_ClockConfig+0x1b8>)
 80055d8:	683a      	ldr	r2, [r7, #0]
 80055da:	b2d2      	uxtb	r2, r2
 80055dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055de:	4b63      	ldr	r3, [pc, #396]	@ (800576c <HAL_RCC_ClockConfig+0x1b8>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 0307 	and.w	r3, r3, #7
 80055e6:	683a      	ldr	r2, [r7, #0]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d001      	beq.n	80055f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e0b8      	b.n	8005762 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0302 	and.w	r3, r3, #2
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d020      	beq.n	800563e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 0304 	and.w	r3, r3, #4
 8005604:	2b00      	cmp	r3, #0
 8005606:	d005      	beq.n	8005614 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005608:	4b59      	ldr	r3, [pc, #356]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	4a58      	ldr	r2, [pc, #352]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 800560e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005612:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f003 0308 	and.w	r3, r3, #8
 800561c:	2b00      	cmp	r3, #0
 800561e:	d005      	beq.n	800562c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005620:	4b53      	ldr	r3, [pc, #332]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	4a52      	ldr	r2, [pc, #328]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 8005626:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800562a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800562c:	4b50      	ldr	r3, [pc, #320]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	494d      	ldr	r1, [pc, #308]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 800563a:	4313      	orrs	r3, r2
 800563c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	2b00      	cmp	r3, #0
 8005648:	d044      	beq.n	80056d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	2b01      	cmp	r3, #1
 8005650:	d107      	bne.n	8005662 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005652:	4b47      	ldr	r3, [pc, #284]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800565a:	2b00      	cmp	r3, #0
 800565c:	d119      	bne.n	8005692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e07f      	b.n	8005762 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	2b02      	cmp	r3, #2
 8005668:	d003      	beq.n	8005672 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800566e:	2b03      	cmp	r3, #3
 8005670:	d107      	bne.n	8005682 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005672:	4b3f      	ldr	r3, [pc, #252]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d109      	bne.n	8005692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e06f      	b.n	8005762 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005682:	4b3b      	ldr	r3, [pc, #236]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f003 0302 	and.w	r3, r3, #2
 800568a:	2b00      	cmp	r3, #0
 800568c:	d101      	bne.n	8005692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e067      	b.n	8005762 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005692:	4b37      	ldr	r3, [pc, #220]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	f023 0203 	bic.w	r2, r3, #3
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	4934      	ldr	r1, [pc, #208]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 80056a0:	4313      	orrs	r3, r2
 80056a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056a4:	f7fe f99c 	bl	80039e0 <HAL_GetTick>
 80056a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056aa:	e00a      	b.n	80056c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056ac:	f7fe f998 	bl	80039e0 <HAL_GetTick>
 80056b0:	4602      	mov	r2, r0
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d901      	bls.n	80056c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e04f      	b.n	8005762 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056c2:	4b2b      	ldr	r3, [pc, #172]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	f003 020c 	and.w	r2, r3, #12
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d1eb      	bne.n	80056ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056d4:	4b25      	ldr	r3, [pc, #148]	@ (800576c <HAL_RCC_ClockConfig+0x1b8>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f003 0307 	and.w	r3, r3, #7
 80056dc:	683a      	ldr	r2, [r7, #0]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d20c      	bcs.n	80056fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056e2:	4b22      	ldr	r3, [pc, #136]	@ (800576c <HAL_RCC_ClockConfig+0x1b8>)
 80056e4:	683a      	ldr	r2, [r7, #0]
 80056e6:	b2d2      	uxtb	r2, r2
 80056e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ea:	4b20      	ldr	r3, [pc, #128]	@ (800576c <HAL_RCC_ClockConfig+0x1b8>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0307 	and.w	r3, r3, #7
 80056f2:	683a      	ldr	r2, [r7, #0]
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d001      	beq.n	80056fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e032      	b.n	8005762 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 0304 	and.w	r3, r3, #4
 8005704:	2b00      	cmp	r3, #0
 8005706:	d008      	beq.n	800571a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005708:	4b19      	ldr	r3, [pc, #100]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	4916      	ldr	r1, [pc, #88]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 8005716:	4313      	orrs	r3, r2
 8005718:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 0308 	and.w	r3, r3, #8
 8005722:	2b00      	cmp	r3, #0
 8005724:	d009      	beq.n	800573a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005726:	4b12      	ldr	r3, [pc, #72]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	691b      	ldr	r3, [r3, #16]
 8005732:	00db      	lsls	r3, r3, #3
 8005734:	490e      	ldr	r1, [pc, #56]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 8005736:	4313      	orrs	r3, r2
 8005738:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800573a:	f000 f82d 	bl	8005798 <HAL_RCC_GetSysClockFreq>
 800573e:	4602      	mov	r2, r0
 8005740:	4b0b      	ldr	r3, [pc, #44]	@ (8005770 <HAL_RCC_ClockConfig+0x1bc>)
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	091b      	lsrs	r3, r3, #4
 8005746:	f003 030f 	and.w	r3, r3, #15
 800574a:	490a      	ldr	r1, [pc, #40]	@ (8005774 <HAL_RCC_ClockConfig+0x1c0>)
 800574c:	5ccb      	ldrb	r3, [r1, r3]
 800574e:	fa22 f303 	lsr.w	r3, r2, r3
 8005752:	4a09      	ldr	r2, [pc, #36]	@ (8005778 <HAL_RCC_ClockConfig+0x1c4>)
 8005754:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005756:	4b09      	ldr	r3, [pc, #36]	@ (800577c <HAL_RCC_ClockConfig+0x1c8>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4618      	mov	r0, r3
 800575c:	f7fe f8fc 	bl	8003958 <HAL_InitTick>

  return HAL_OK;
 8005760:	2300      	movs	r3, #0
}
 8005762:	4618      	mov	r0, r3
 8005764:	3710      	adds	r7, #16
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	40023c00 	.word	0x40023c00
 8005770:	40023800 	.word	0x40023800
 8005774:	08007bcc 	.word	0x08007bcc
 8005778:	20000004 	.word	0x20000004
 800577c:	20000008 	.word	0x20000008

08005780 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8005780:	b480      	push	{r7}
 8005782:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8005784:	4b03      	ldr	r3, [pc, #12]	@ (8005794 <HAL_RCC_EnableCSS+0x14>)
 8005786:	2201      	movs	r2, #1
 8005788:	601a      	str	r2, [r3, #0]
}
 800578a:	bf00      	nop
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr
 8005794:	4247004c 	.word	0x4247004c

08005798 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005798:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800579c:	b090      	sub	sp, #64	@ 0x40
 800579e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80057a0:	2300      	movs	r3, #0
 80057a2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80057a4:	2300      	movs	r3, #0
 80057a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80057a8:	2300      	movs	r3, #0
 80057aa:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80057ac:	2300      	movs	r3, #0
 80057ae:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80057b0:	4b59      	ldr	r3, [pc, #356]	@ (8005918 <HAL_RCC_GetSysClockFreq+0x180>)
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	f003 030c 	and.w	r3, r3, #12
 80057b8:	2b08      	cmp	r3, #8
 80057ba:	d00d      	beq.n	80057d8 <HAL_RCC_GetSysClockFreq+0x40>
 80057bc:	2b08      	cmp	r3, #8
 80057be:	f200 80a1 	bhi.w	8005904 <HAL_RCC_GetSysClockFreq+0x16c>
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d002      	beq.n	80057cc <HAL_RCC_GetSysClockFreq+0x34>
 80057c6:	2b04      	cmp	r3, #4
 80057c8:	d003      	beq.n	80057d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80057ca:	e09b      	b.n	8005904 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80057cc:	4b53      	ldr	r3, [pc, #332]	@ (800591c <HAL_RCC_GetSysClockFreq+0x184>)
 80057ce:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80057d0:	e09b      	b.n	800590a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80057d2:	4b53      	ldr	r3, [pc, #332]	@ (8005920 <HAL_RCC_GetSysClockFreq+0x188>)
 80057d4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80057d6:	e098      	b.n	800590a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80057d8:	4b4f      	ldr	r3, [pc, #316]	@ (8005918 <HAL_RCC_GetSysClockFreq+0x180>)
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80057e0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80057e2:	4b4d      	ldr	r3, [pc, #308]	@ (8005918 <HAL_RCC_GetSysClockFreq+0x180>)
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d028      	beq.n	8005840 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057ee:	4b4a      	ldr	r3, [pc, #296]	@ (8005918 <HAL_RCC_GetSysClockFreq+0x180>)
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	099b      	lsrs	r3, r3, #6
 80057f4:	2200      	movs	r2, #0
 80057f6:	623b      	str	r3, [r7, #32]
 80057f8:	627a      	str	r2, [r7, #36]	@ 0x24
 80057fa:	6a3b      	ldr	r3, [r7, #32]
 80057fc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005800:	2100      	movs	r1, #0
 8005802:	4b47      	ldr	r3, [pc, #284]	@ (8005920 <HAL_RCC_GetSysClockFreq+0x188>)
 8005804:	fb03 f201 	mul.w	r2, r3, r1
 8005808:	2300      	movs	r3, #0
 800580a:	fb00 f303 	mul.w	r3, r0, r3
 800580e:	4413      	add	r3, r2
 8005810:	4a43      	ldr	r2, [pc, #268]	@ (8005920 <HAL_RCC_GetSysClockFreq+0x188>)
 8005812:	fba0 1202 	umull	r1, r2, r0, r2
 8005816:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005818:	460a      	mov	r2, r1
 800581a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800581c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800581e:	4413      	add	r3, r2
 8005820:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005822:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005824:	2200      	movs	r2, #0
 8005826:	61bb      	str	r3, [r7, #24]
 8005828:	61fa      	str	r2, [r7, #28]
 800582a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800582e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005832:	f7fa ffcf 	bl	80007d4 <__aeabi_uldivmod>
 8005836:	4602      	mov	r2, r0
 8005838:	460b      	mov	r3, r1
 800583a:	4613      	mov	r3, r2
 800583c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800583e:	e053      	b.n	80058e8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005840:	4b35      	ldr	r3, [pc, #212]	@ (8005918 <HAL_RCC_GetSysClockFreq+0x180>)
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	099b      	lsrs	r3, r3, #6
 8005846:	2200      	movs	r2, #0
 8005848:	613b      	str	r3, [r7, #16]
 800584a:	617a      	str	r2, [r7, #20]
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005852:	f04f 0b00 	mov.w	fp, #0
 8005856:	4652      	mov	r2, sl
 8005858:	465b      	mov	r3, fp
 800585a:	f04f 0000 	mov.w	r0, #0
 800585e:	f04f 0100 	mov.w	r1, #0
 8005862:	0159      	lsls	r1, r3, #5
 8005864:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005868:	0150      	lsls	r0, r2, #5
 800586a:	4602      	mov	r2, r0
 800586c:	460b      	mov	r3, r1
 800586e:	ebb2 080a 	subs.w	r8, r2, sl
 8005872:	eb63 090b 	sbc.w	r9, r3, fp
 8005876:	f04f 0200 	mov.w	r2, #0
 800587a:	f04f 0300 	mov.w	r3, #0
 800587e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005882:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005886:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800588a:	ebb2 0408 	subs.w	r4, r2, r8
 800588e:	eb63 0509 	sbc.w	r5, r3, r9
 8005892:	f04f 0200 	mov.w	r2, #0
 8005896:	f04f 0300 	mov.w	r3, #0
 800589a:	00eb      	lsls	r3, r5, #3
 800589c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058a0:	00e2      	lsls	r2, r4, #3
 80058a2:	4614      	mov	r4, r2
 80058a4:	461d      	mov	r5, r3
 80058a6:	eb14 030a 	adds.w	r3, r4, sl
 80058aa:	603b      	str	r3, [r7, #0]
 80058ac:	eb45 030b 	adc.w	r3, r5, fp
 80058b0:	607b      	str	r3, [r7, #4]
 80058b2:	f04f 0200 	mov.w	r2, #0
 80058b6:	f04f 0300 	mov.w	r3, #0
 80058ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80058be:	4629      	mov	r1, r5
 80058c0:	028b      	lsls	r3, r1, #10
 80058c2:	4621      	mov	r1, r4
 80058c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80058c8:	4621      	mov	r1, r4
 80058ca:	028a      	lsls	r2, r1, #10
 80058cc:	4610      	mov	r0, r2
 80058ce:	4619      	mov	r1, r3
 80058d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058d2:	2200      	movs	r2, #0
 80058d4:	60bb      	str	r3, [r7, #8]
 80058d6:	60fa      	str	r2, [r7, #12]
 80058d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058dc:	f7fa ff7a 	bl	80007d4 <__aeabi_uldivmod>
 80058e0:	4602      	mov	r2, r0
 80058e2:	460b      	mov	r3, r1
 80058e4:	4613      	mov	r3, r2
 80058e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80058e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005918 <HAL_RCC_GetSysClockFreq+0x180>)
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	0c1b      	lsrs	r3, r3, #16
 80058ee:	f003 0303 	and.w	r3, r3, #3
 80058f2:	3301      	adds	r3, #1
 80058f4:	005b      	lsls	r3, r3, #1
 80058f6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80058f8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80058fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005900:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005902:	e002      	b.n	800590a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005904:	4b05      	ldr	r3, [pc, #20]	@ (800591c <HAL_RCC_GetSysClockFreq+0x184>)
 8005906:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005908:	bf00      	nop
    }
  }
  return sysclockfreq;
 800590a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800590c:	4618      	mov	r0, r3
 800590e:	3740      	adds	r7, #64	@ 0x40
 8005910:	46bd      	mov	sp, r7
 8005912:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005916:	bf00      	nop
 8005918:	40023800 	.word	0x40023800
 800591c:	00f42400 	.word	0x00f42400
 8005920:	00b71b00 	.word	0x00b71b00

08005924 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005924:	b480      	push	{r7}
 8005926:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005928:	4b03      	ldr	r3, [pc, #12]	@ (8005938 <HAL_RCC_GetHCLKFreq+0x14>)
 800592a:	681b      	ldr	r3, [r3, #0]
}
 800592c:	4618      	mov	r0, r3
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr
 8005936:	bf00      	nop
 8005938:	20000004 	.word	0x20000004

0800593c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005940:	f7ff fff0 	bl	8005924 <HAL_RCC_GetHCLKFreq>
 8005944:	4602      	mov	r2, r0
 8005946:	4b05      	ldr	r3, [pc, #20]	@ (800595c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	0a9b      	lsrs	r3, r3, #10
 800594c:	f003 0307 	and.w	r3, r3, #7
 8005950:	4903      	ldr	r1, [pc, #12]	@ (8005960 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005952:	5ccb      	ldrb	r3, [r1, r3]
 8005954:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005958:	4618      	mov	r0, r3
 800595a:	bd80      	pop	{r7, pc}
 800595c:	40023800 	.word	0x40023800
 8005960:	08007bdc 	.word	0x08007bdc

08005964 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005968:	f7ff ffdc 	bl	8005924 <HAL_RCC_GetHCLKFreq>
 800596c:	4602      	mov	r2, r0
 800596e:	4b05      	ldr	r3, [pc, #20]	@ (8005984 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	0b5b      	lsrs	r3, r3, #13
 8005974:	f003 0307 	and.w	r3, r3, #7
 8005978:	4903      	ldr	r1, [pc, #12]	@ (8005988 <HAL_RCC_GetPCLK2Freq+0x24>)
 800597a:	5ccb      	ldrb	r3, [r1, r3]
 800597c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005980:	4618      	mov	r0, r3
 8005982:	bd80      	pop	{r7, pc}
 8005984:	40023800 	.word	0x40023800
 8005988:	08007bdc 	.word	0x08007bdc

0800598c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8005990:	4b06      	ldr	r3, [pc, #24]	@ (80059ac <HAL_RCC_NMI_IRQHandler+0x20>)
 8005992:	68db      	ldr	r3, [r3, #12]
 8005994:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005998:	2b80      	cmp	r3, #128	@ 0x80
 800599a:	d104      	bne.n	80059a6 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800599c:	f000 f80a 	bl	80059b4 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80059a0:	4b03      	ldr	r3, [pc, #12]	@ (80059b0 <HAL_RCC_NMI_IRQHandler+0x24>)
 80059a2:	2280      	movs	r2, #128	@ 0x80
 80059a4:	701a      	strb	r2, [r3, #0]
  }
}
 80059a6:	bf00      	nop
 80059a8:	bd80      	pop	{r7, pc}
 80059aa:	bf00      	nop
 80059ac:	40023800 	.word	0x40023800
 80059b0:	4002380e 	.word	0x4002380e

080059b4 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80059b4:	b480      	push	{r7}
 80059b6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 80059b8:	bf00      	nop
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr

080059c2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b082      	sub	sp, #8
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d101      	bne.n	80059d4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	e07b      	b.n	8005acc <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d108      	bne.n	80059ee <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80059e4:	d009      	beq.n	80059fa <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	61da      	str	r2, [r3, #28]
 80059ec:	e005      	b.n	80059fa <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a06:	b2db      	uxtb	r3, r3
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d106      	bne.n	8005a1a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f7fd fb4b 	bl	80030b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2202      	movs	r2, #2
 8005a1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a30:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005a42:	431a      	orrs	r2, r3
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	68db      	ldr	r3, [r3, #12]
 8005a48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a4c:	431a      	orrs	r2, r3
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	691b      	ldr	r3, [r3, #16]
 8005a52:	f003 0302 	and.w	r3, r3, #2
 8005a56:	431a      	orrs	r2, r3
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	695b      	ldr	r3, [r3, #20]
 8005a5c:	f003 0301 	and.w	r3, r3, #1
 8005a60:	431a      	orrs	r2, r3
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	699b      	ldr	r3, [r3, #24]
 8005a66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a6a:	431a      	orrs	r2, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	69db      	ldr	r3, [r3, #28]
 8005a70:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a74:	431a      	orrs	r2, r3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a7e:	ea42 0103 	orr.w	r1, r2, r3
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a86:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	699b      	ldr	r3, [r3, #24]
 8005a96:	0c1b      	lsrs	r3, r3, #16
 8005a98:	f003 0104 	and.w	r1, r3, #4
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aa0:	f003 0210 	and.w	r2, r3, #16
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	430a      	orrs	r2, r1
 8005aaa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	69da      	ldr	r2, [r3, #28]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005aba:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005aca:	2300      	movs	r3, #0
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3708      	adds	r7, #8
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}

08005ad4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b082      	sub	sp, #8
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d101      	bne.n	8005ae6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e041      	b.n	8005b6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005aec:	b2db      	uxtb	r3, r3
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d106      	bne.n	8005b00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f7fd fbce 	bl	800329c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2202      	movs	r2, #2
 8005b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681a      	ldr	r2, [r3, #0]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	3304      	adds	r3, #4
 8005b10:	4619      	mov	r1, r3
 8005b12:	4610      	mov	r0, r2
 8005b14:	f000 fa70 	bl	8005ff8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2201      	movs	r2, #1
 8005b34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3708      	adds	r7, #8
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
	...

08005b74 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b085      	sub	sp, #20
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d001      	beq.n	8005b8c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005b88:	2301      	movs	r3, #1
 8005b8a:	e046      	b.n	8005c1a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2202      	movs	r2, #2
 8005b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a23      	ldr	r2, [pc, #140]	@ (8005c28 <HAL_TIM_Base_Start+0xb4>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d022      	beq.n	8005be4 <HAL_TIM_Base_Start+0x70>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ba6:	d01d      	beq.n	8005be4 <HAL_TIM_Base_Start+0x70>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a1f      	ldr	r2, [pc, #124]	@ (8005c2c <HAL_TIM_Base_Start+0xb8>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d018      	beq.n	8005be4 <HAL_TIM_Base_Start+0x70>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a1e      	ldr	r2, [pc, #120]	@ (8005c30 <HAL_TIM_Base_Start+0xbc>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d013      	beq.n	8005be4 <HAL_TIM_Base_Start+0x70>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a1c      	ldr	r2, [pc, #112]	@ (8005c34 <HAL_TIM_Base_Start+0xc0>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d00e      	beq.n	8005be4 <HAL_TIM_Base_Start+0x70>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a1b      	ldr	r2, [pc, #108]	@ (8005c38 <HAL_TIM_Base_Start+0xc4>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d009      	beq.n	8005be4 <HAL_TIM_Base_Start+0x70>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a19      	ldr	r2, [pc, #100]	@ (8005c3c <HAL_TIM_Base_Start+0xc8>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d004      	beq.n	8005be4 <HAL_TIM_Base_Start+0x70>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a18      	ldr	r2, [pc, #96]	@ (8005c40 <HAL_TIM_Base_Start+0xcc>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d111      	bne.n	8005c08 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f003 0307 	and.w	r3, r3, #7
 8005bee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2b06      	cmp	r3, #6
 8005bf4:	d010      	beq.n	8005c18 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f042 0201 	orr.w	r2, r2, #1
 8005c04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c06:	e007      	b.n	8005c18 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f042 0201 	orr.w	r2, r2, #1
 8005c16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c18:	2300      	movs	r3, #0
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3714      	adds	r7, #20
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop
 8005c28:	40010000 	.word	0x40010000
 8005c2c:	40000400 	.word	0x40000400
 8005c30:	40000800 	.word	0x40000800
 8005c34:	40000c00 	.word	0x40000c00
 8005c38:	40010400 	.word	0x40010400
 8005c3c:	40014000 	.word	0x40014000
 8005c40:	40001800 	.word	0x40001800

08005c44 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b082      	sub	sp, #8
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d101      	bne.n	8005c56 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	e041      	b.n	8005cda <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d106      	bne.n	8005c70 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2200      	movs	r2, #0
 8005c66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f7fd fa88 	bl	8003180 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2202      	movs	r2, #2
 8005c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	3304      	adds	r3, #4
 8005c80:	4619      	mov	r1, r3
 8005c82:	4610      	mov	r0, r2
 8005c84:	f000 f9b8 	bl	8005ff8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005cd8:	2300      	movs	r3, #0
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3708      	adds	r7, #8
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
	...

08005ce4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d109      	bne.n	8005d08 <HAL_TIM_PWM_Start+0x24>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005cfa:	b2db      	uxtb	r3, r3
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	bf14      	ite	ne
 8005d00:	2301      	movne	r3, #1
 8005d02:	2300      	moveq	r3, #0
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	e022      	b.n	8005d4e <HAL_TIM_PWM_Start+0x6a>
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	2b04      	cmp	r3, #4
 8005d0c:	d109      	bne.n	8005d22 <HAL_TIM_PWM_Start+0x3e>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d14:	b2db      	uxtb	r3, r3
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	bf14      	ite	ne
 8005d1a:	2301      	movne	r3, #1
 8005d1c:	2300      	moveq	r3, #0
 8005d1e:	b2db      	uxtb	r3, r3
 8005d20:	e015      	b.n	8005d4e <HAL_TIM_PWM_Start+0x6a>
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	2b08      	cmp	r3, #8
 8005d26:	d109      	bne.n	8005d3c <HAL_TIM_PWM_Start+0x58>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d2e:	b2db      	uxtb	r3, r3
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	bf14      	ite	ne
 8005d34:	2301      	movne	r3, #1
 8005d36:	2300      	moveq	r3, #0
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	e008      	b.n	8005d4e <HAL_TIM_PWM_Start+0x6a>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	bf14      	ite	ne
 8005d48:	2301      	movne	r3, #1
 8005d4a:	2300      	moveq	r3, #0
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d001      	beq.n	8005d56 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e07c      	b.n	8005e50 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d104      	bne.n	8005d66 <HAL_TIM_PWM_Start+0x82>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2202      	movs	r2, #2
 8005d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d64:	e013      	b.n	8005d8e <HAL_TIM_PWM_Start+0xaa>
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	2b04      	cmp	r3, #4
 8005d6a:	d104      	bne.n	8005d76 <HAL_TIM_PWM_Start+0x92>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2202      	movs	r2, #2
 8005d70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d74:	e00b      	b.n	8005d8e <HAL_TIM_PWM_Start+0xaa>
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	2b08      	cmp	r3, #8
 8005d7a:	d104      	bne.n	8005d86 <HAL_TIM_PWM_Start+0xa2>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2202      	movs	r2, #2
 8005d80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d84:	e003      	b.n	8005d8e <HAL_TIM_PWM_Start+0xaa>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2202      	movs	r2, #2
 8005d8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	2201      	movs	r2, #1
 8005d94:	6839      	ldr	r1, [r7, #0]
 8005d96:	4618      	mov	r0, r3
 8005d98:	f000 fb84 	bl	80064a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a2d      	ldr	r2, [pc, #180]	@ (8005e58 <HAL_TIM_PWM_Start+0x174>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d004      	beq.n	8005db0 <HAL_TIM_PWM_Start+0xcc>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a2c      	ldr	r2, [pc, #176]	@ (8005e5c <HAL_TIM_PWM_Start+0x178>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d101      	bne.n	8005db4 <HAL_TIM_PWM_Start+0xd0>
 8005db0:	2301      	movs	r3, #1
 8005db2:	e000      	b.n	8005db6 <HAL_TIM_PWM_Start+0xd2>
 8005db4:	2300      	movs	r3, #0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d007      	beq.n	8005dca <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005dc8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a22      	ldr	r2, [pc, #136]	@ (8005e58 <HAL_TIM_PWM_Start+0x174>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d022      	beq.n	8005e1a <HAL_TIM_PWM_Start+0x136>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ddc:	d01d      	beq.n	8005e1a <HAL_TIM_PWM_Start+0x136>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a1f      	ldr	r2, [pc, #124]	@ (8005e60 <HAL_TIM_PWM_Start+0x17c>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d018      	beq.n	8005e1a <HAL_TIM_PWM_Start+0x136>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a1d      	ldr	r2, [pc, #116]	@ (8005e64 <HAL_TIM_PWM_Start+0x180>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d013      	beq.n	8005e1a <HAL_TIM_PWM_Start+0x136>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a1c      	ldr	r2, [pc, #112]	@ (8005e68 <HAL_TIM_PWM_Start+0x184>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d00e      	beq.n	8005e1a <HAL_TIM_PWM_Start+0x136>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a16      	ldr	r2, [pc, #88]	@ (8005e5c <HAL_TIM_PWM_Start+0x178>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d009      	beq.n	8005e1a <HAL_TIM_PWM_Start+0x136>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a18      	ldr	r2, [pc, #96]	@ (8005e6c <HAL_TIM_PWM_Start+0x188>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d004      	beq.n	8005e1a <HAL_TIM_PWM_Start+0x136>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a16      	ldr	r2, [pc, #88]	@ (8005e70 <HAL_TIM_PWM_Start+0x18c>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d111      	bne.n	8005e3e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	f003 0307 	and.w	r3, r3, #7
 8005e24:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2b06      	cmp	r3, #6
 8005e2a:	d010      	beq.n	8005e4e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f042 0201 	orr.w	r2, r2, #1
 8005e3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e3c:	e007      	b.n	8005e4e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f042 0201 	orr.w	r2, r2, #1
 8005e4c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e4e:	2300      	movs	r3, #0
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3710      	adds	r7, #16
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	40010000 	.word	0x40010000
 8005e5c:	40010400 	.word	0x40010400
 8005e60:	40000400 	.word	0x40000400
 8005e64:	40000800 	.word	0x40000800
 8005e68:	40000c00 	.word	0x40000c00
 8005e6c:	40014000 	.word	0x40014000
 8005e70:	40001800 	.word	0x40001800

08005e74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b086      	sub	sp, #24
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e80:	2300      	movs	r3, #0
 8005e82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	d101      	bne.n	8005e92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005e8e:	2302      	movs	r3, #2
 8005e90:	e0ae      	b.n	8005ff0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2201      	movs	r2, #1
 8005e96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2b0c      	cmp	r3, #12
 8005e9e:	f200 809f 	bhi.w	8005fe0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8005ea8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ea8:	08005edd 	.word	0x08005edd
 8005eac:	08005fe1 	.word	0x08005fe1
 8005eb0:	08005fe1 	.word	0x08005fe1
 8005eb4:	08005fe1 	.word	0x08005fe1
 8005eb8:	08005f1d 	.word	0x08005f1d
 8005ebc:	08005fe1 	.word	0x08005fe1
 8005ec0:	08005fe1 	.word	0x08005fe1
 8005ec4:	08005fe1 	.word	0x08005fe1
 8005ec8:	08005f5f 	.word	0x08005f5f
 8005ecc:	08005fe1 	.word	0x08005fe1
 8005ed0:	08005fe1 	.word	0x08005fe1
 8005ed4:	08005fe1 	.word	0x08005fe1
 8005ed8:	08005f9f 	.word	0x08005f9f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68b9      	ldr	r1, [r7, #8]
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f000 f92e 	bl	8006144 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	699a      	ldr	r2, [r3, #24]
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f042 0208 	orr.w	r2, r2, #8
 8005ef6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	699a      	ldr	r2, [r3, #24]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f022 0204 	bic.w	r2, r2, #4
 8005f06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	6999      	ldr	r1, [r3, #24]
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	691a      	ldr	r2, [r3, #16]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	430a      	orrs	r2, r1
 8005f18:	619a      	str	r2, [r3, #24]
      break;
 8005f1a:	e064      	b.n	8005fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68b9      	ldr	r1, [r7, #8]
 8005f22:	4618      	mov	r0, r3
 8005f24:	f000 f97e 	bl	8006224 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	699a      	ldr	r2, [r3, #24]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	699a      	ldr	r2, [r3, #24]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	6999      	ldr	r1, [r3, #24]
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	691b      	ldr	r3, [r3, #16]
 8005f52:	021a      	lsls	r2, r3, #8
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	430a      	orrs	r2, r1
 8005f5a:	619a      	str	r2, [r3, #24]
      break;
 8005f5c:	e043      	b.n	8005fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	68b9      	ldr	r1, [r7, #8]
 8005f64:	4618      	mov	r0, r3
 8005f66:	f000 f9d3 	bl	8006310 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	69da      	ldr	r2, [r3, #28]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f042 0208 	orr.w	r2, r2, #8
 8005f78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	69da      	ldr	r2, [r3, #28]
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f022 0204 	bic.w	r2, r2, #4
 8005f88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	69d9      	ldr	r1, [r3, #28]
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	691a      	ldr	r2, [r3, #16]
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	430a      	orrs	r2, r1
 8005f9a:	61da      	str	r2, [r3, #28]
      break;
 8005f9c:	e023      	b.n	8005fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	68b9      	ldr	r1, [r7, #8]
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f000 fa27 	bl	80063f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	69da      	ldr	r2, [r3, #28]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	69da      	ldr	r2, [r3, #28]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	69d9      	ldr	r1, [r3, #28]
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	691b      	ldr	r3, [r3, #16]
 8005fd4:	021a      	lsls	r2, r3, #8
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	430a      	orrs	r2, r1
 8005fdc:	61da      	str	r2, [r3, #28]
      break;
 8005fde:	e002      	b.n	8005fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	75fb      	strb	r3, [r7, #23]
      break;
 8005fe4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3718      	adds	r7, #24
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}

08005ff8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b085      	sub	sp, #20
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	4a43      	ldr	r2, [pc, #268]	@ (8006118 <TIM_Base_SetConfig+0x120>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d013      	beq.n	8006038 <TIM_Base_SetConfig+0x40>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006016:	d00f      	beq.n	8006038 <TIM_Base_SetConfig+0x40>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a40      	ldr	r2, [pc, #256]	@ (800611c <TIM_Base_SetConfig+0x124>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d00b      	beq.n	8006038 <TIM_Base_SetConfig+0x40>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	4a3f      	ldr	r2, [pc, #252]	@ (8006120 <TIM_Base_SetConfig+0x128>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d007      	beq.n	8006038 <TIM_Base_SetConfig+0x40>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a3e      	ldr	r2, [pc, #248]	@ (8006124 <TIM_Base_SetConfig+0x12c>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d003      	beq.n	8006038 <TIM_Base_SetConfig+0x40>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a3d      	ldr	r2, [pc, #244]	@ (8006128 <TIM_Base_SetConfig+0x130>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d108      	bne.n	800604a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800603e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	68fa      	ldr	r2, [r7, #12]
 8006046:	4313      	orrs	r3, r2
 8006048:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a32      	ldr	r2, [pc, #200]	@ (8006118 <TIM_Base_SetConfig+0x120>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d02b      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006058:	d027      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	4a2f      	ldr	r2, [pc, #188]	@ (800611c <TIM_Base_SetConfig+0x124>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d023      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	4a2e      	ldr	r2, [pc, #184]	@ (8006120 <TIM_Base_SetConfig+0x128>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d01f      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a2d      	ldr	r2, [pc, #180]	@ (8006124 <TIM_Base_SetConfig+0x12c>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d01b      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a2c      	ldr	r2, [pc, #176]	@ (8006128 <TIM_Base_SetConfig+0x130>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d017      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a2b      	ldr	r2, [pc, #172]	@ (800612c <TIM_Base_SetConfig+0x134>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d013      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a2a      	ldr	r2, [pc, #168]	@ (8006130 <TIM_Base_SetConfig+0x138>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d00f      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a29      	ldr	r2, [pc, #164]	@ (8006134 <TIM_Base_SetConfig+0x13c>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d00b      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a28      	ldr	r2, [pc, #160]	@ (8006138 <TIM_Base_SetConfig+0x140>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d007      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4a27      	ldr	r2, [pc, #156]	@ (800613c <TIM_Base_SetConfig+0x144>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d003      	beq.n	80060aa <TIM_Base_SetConfig+0xb2>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a26      	ldr	r2, [pc, #152]	@ (8006140 <TIM_Base_SetConfig+0x148>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d108      	bne.n	80060bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	695b      	ldr	r3, [r3, #20]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	689a      	ldr	r2, [r3, #8]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	4a0e      	ldr	r2, [pc, #56]	@ (8006118 <TIM_Base_SetConfig+0x120>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d003      	beq.n	80060ea <TIM_Base_SetConfig+0xf2>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4a10      	ldr	r2, [pc, #64]	@ (8006128 <TIM_Base_SetConfig+0x130>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d103      	bne.n	80060f2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	691a      	ldr	r2, [r3, #16]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f043 0204 	orr.w	r2, r3, #4
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2201      	movs	r2, #1
 8006102:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	601a      	str	r2, [r3, #0]
}
 800610a:	bf00      	nop
 800610c:	3714      	adds	r7, #20
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr
 8006116:	bf00      	nop
 8006118:	40010000 	.word	0x40010000
 800611c:	40000400 	.word	0x40000400
 8006120:	40000800 	.word	0x40000800
 8006124:	40000c00 	.word	0x40000c00
 8006128:	40010400 	.word	0x40010400
 800612c:	40014000 	.word	0x40014000
 8006130:	40014400 	.word	0x40014400
 8006134:	40014800 	.word	0x40014800
 8006138:	40001800 	.word	0x40001800
 800613c:	40001c00 	.word	0x40001c00
 8006140:	40002000 	.word	0x40002000

08006144 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006144:	b480      	push	{r7}
 8006146:	b087      	sub	sp, #28
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6a1b      	ldr	r3, [r3, #32]
 8006152:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6a1b      	ldr	r3, [r3, #32]
 8006158:	f023 0201 	bic.w	r2, r3, #1
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	699b      	ldr	r3, [r3, #24]
 800616a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006172:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f023 0303 	bic.w	r3, r3, #3
 800617a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	68fa      	ldr	r2, [r7, #12]
 8006182:	4313      	orrs	r3, r2
 8006184:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	f023 0302 	bic.w	r3, r3, #2
 800618c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	697a      	ldr	r2, [r7, #20]
 8006194:	4313      	orrs	r3, r2
 8006196:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	4a20      	ldr	r2, [pc, #128]	@ (800621c <TIM_OC1_SetConfig+0xd8>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d003      	beq.n	80061a8 <TIM_OC1_SetConfig+0x64>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	4a1f      	ldr	r2, [pc, #124]	@ (8006220 <TIM_OC1_SetConfig+0xdc>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d10c      	bne.n	80061c2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	f023 0308 	bic.w	r3, r3, #8
 80061ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	697a      	ldr	r2, [r7, #20]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	f023 0304 	bic.w	r3, r3, #4
 80061c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a15      	ldr	r2, [pc, #84]	@ (800621c <TIM_OC1_SetConfig+0xd8>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d003      	beq.n	80061d2 <TIM_OC1_SetConfig+0x8e>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	4a14      	ldr	r2, [pc, #80]	@ (8006220 <TIM_OC1_SetConfig+0xdc>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d111      	bne.n	80061f6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80061d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80061e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	695b      	ldr	r3, [r3, #20]
 80061e6:	693a      	ldr	r2, [r7, #16]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	699b      	ldr	r3, [r3, #24]
 80061f0:	693a      	ldr	r2, [r7, #16]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	693a      	ldr	r2, [r7, #16]
 80061fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	68fa      	ldr	r2, [r7, #12]
 8006200:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	685a      	ldr	r2, [r3, #4]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	697a      	ldr	r2, [r7, #20]
 800620e:	621a      	str	r2, [r3, #32]
}
 8006210:	bf00      	nop
 8006212:	371c      	adds	r7, #28
 8006214:	46bd      	mov	sp, r7
 8006216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621a:	4770      	bx	lr
 800621c:	40010000 	.word	0x40010000
 8006220:	40010400 	.word	0x40010400

08006224 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006224:	b480      	push	{r7}
 8006226:	b087      	sub	sp, #28
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a1b      	ldr	r3, [r3, #32]
 8006238:	f023 0210 	bic.w	r2, r3, #16
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	699b      	ldr	r3, [r3, #24]
 800624a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006252:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800625a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	021b      	lsls	r3, r3, #8
 8006262:	68fa      	ldr	r2, [r7, #12]
 8006264:	4313      	orrs	r3, r2
 8006266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	f023 0320 	bic.w	r3, r3, #32
 800626e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	011b      	lsls	r3, r3, #4
 8006276:	697a      	ldr	r2, [r7, #20]
 8006278:	4313      	orrs	r3, r2
 800627a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	4a22      	ldr	r2, [pc, #136]	@ (8006308 <TIM_OC2_SetConfig+0xe4>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d003      	beq.n	800628c <TIM_OC2_SetConfig+0x68>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	4a21      	ldr	r2, [pc, #132]	@ (800630c <TIM_OC2_SetConfig+0xe8>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d10d      	bne.n	80062a8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006292:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	011b      	lsls	r3, r3, #4
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	4313      	orrs	r3, r2
 800629e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a17      	ldr	r2, [pc, #92]	@ (8006308 <TIM_OC2_SetConfig+0xe4>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d003      	beq.n	80062b8 <TIM_OC2_SetConfig+0x94>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a16      	ldr	r2, [pc, #88]	@ (800630c <TIM_OC2_SetConfig+0xe8>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d113      	bne.n	80062e0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80062be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80062c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	695b      	ldr	r3, [r3, #20]
 80062cc:	009b      	lsls	r3, r3, #2
 80062ce:	693a      	ldr	r2, [r7, #16]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	699b      	ldr	r3, [r3, #24]
 80062d8:	009b      	lsls	r3, r3, #2
 80062da:	693a      	ldr	r2, [r7, #16]
 80062dc:	4313      	orrs	r3, r2
 80062de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	693a      	ldr	r2, [r7, #16]
 80062e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	68fa      	ldr	r2, [r7, #12]
 80062ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	685a      	ldr	r2, [r3, #4]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	697a      	ldr	r2, [r7, #20]
 80062f8:	621a      	str	r2, [r3, #32]
}
 80062fa:	bf00      	nop
 80062fc:	371c      	adds	r7, #28
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr
 8006306:	bf00      	nop
 8006308:	40010000 	.word	0x40010000
 800630c:	40010400 	.word	0x40010400

08006310 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006310:	b480      	push	{r7}
 8006312:	b087      	sub	sp, #28
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a1b      	ldr	r3, [r3, #32]
 800631e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a1b      	ldr	r3, [r3, #32]
 8006324:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	69db      	ldr	r3, [r3, #28]
 8006336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800633e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f023 0303 	bic.w	r3, r3, #3
 8006346:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68fa      	ldr	r2, [r7, #12]
 800634e:	4313      	orrs	r3, r2
 8006350:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006358:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	021b      	lsls	r3, r3, #8
 8006360:	697a      	ldr	r2, [r7, #20]
 8006362:	4313      	orrs	r3, r2
 8006364:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a21      	ldr	r2, [pc, #132]	@ (80063f0 <TIM_OC3_SetConfig+0xe0>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d003      	beq.n	8006376 <TIM_OC3_SetConfig+0x66>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4a20      	ldr	r2, [pc, #128]	@ (80063f4 <TIM_OC3_SetConfig+0xe4>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d10d      	bne.n	8006392 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800637c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	021b      	lsls	r3, r3, #8
 8006384:	697a      	ldr	r2, [r7, #20]
 8006386:	4313      	orrs	r3, r2
 8006388:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006390:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	4a16      	ldr	r2, [pc, #88]	@ (80063f0 <TIM_OC3_SetConfig+0xe0>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d003      	beq.n	80063a2 <TIM_OC3_SetConfig+0x92>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	4a15      	ldr	r2, [pc, #84]	@ (80063f4 <TIM_OC3_SetConfig+0xe4>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d113      	bne.n	80063ca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80063a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80063b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	695b      	ldr	r3, [r3, #20]
 80063b6:	011b      	lsls	r3, r3, #4
 80063b8:	693a      	ldr	r2, [r7, #16]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	699b      	ldr	r3, [r3, #24]
 80063c2:	011b      	lsls	r3, r3, #4
 80063c4:	693a      	ldr	r2, [r7, #16]
 80063c6:	4313      	orrs	r3, r2
 80063c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	693a      	ldr	r2, [r7, #16]
 80063ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	685a      	ldr	r2, [r3, #4]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	697a      	ldr	r2, [r7, #20]
 80063e2:	621a      	str	r2, [r3, #32]
}
 80063e4:	bf00      	nop
 80063e6:	371c      	adds	r7, #28
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr
 80063f0:	40010000 	.word	0x40010000
 80063f4:	40010400 	.word	0x40010400

080063f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b087      	sub	sp, #28
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
 8006400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6a1b      	ldr	r3, [r3, #32]
 8006406:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6a1b      	ldr	r3, [r3, #32]
 800640c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	69db      	ldr	r3, [r3, #28]
 800641e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800642e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	021b      	lsls	r3, r3, #8
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	4313      	orrs	r3, r2
 800643a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006442:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	031b      	lsls	r3, r3, #12
 800644a:	693a      	ldr	r2, [r7, #16]
 800644c:	4313      	orrs	r3, r2
 800644e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	4a12      	ldr	r2, [pc, #72]	@ (800649c <TIM_OC4_SetConfig+0xa4>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d003      	beq.n	8006460 <TIM_OC4_SetConfig+0x68>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	4a11      	ldr	r2, [pc, #68]	@ (80064a0 <TIM_OC4_SetConfig+0xa8>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d109      	bne.n	8006474 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006466:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	695b      	ldr	r3, [r3, #20]
 800646c:	019b      	lsls	r3, r3, #6
 800646e:	697a      	ldr	r2, [r7, #20]
 8006470:	4313      	orrs	r3, r2
 8006472:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	697a      	ldr	r2, [r7, #20]
 8006478:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	685a      	ldr	r2, [r3, #4]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	693a      	ldr	r2, [r7, #16]
 800648c:	621a      	str	r2, [r3, #32]
}
 800648e:	bf00      	nop
 8006490:	371c      	adds	r7, #28
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr
 800649a:	bf00      	nop
 800649c:	40010000 	.word	0x40010000
 80064a0:	40010400 	.word	0x40010400

080064a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b087      	sub	sp, #28
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	60f8      	str	r0, [r7, #12]
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	f003 031f 	and.w	r3, r3, #31
 80064b6:	2201      	movs	r2, #1
 80064b8:	fa02 f303 	lsl.w	r3, r2, r3
 80064bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	6a1a      	ldr	r2, [r3, #32]
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	43db      	mvns	r3, r3
 80064c6:	401a      	ands	r2, r3
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6a1a      	ldr	r2, [r3, #32]
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	f003 031f 	and.w	r3, r3, #31
 80064d6:	6879      	ldr	r1, [r7, #4]
 80064d8:	fa01 f303 	lsl.w	r3, r1, r3
 80064dc:	431a      	orrs	r2, r3
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	621a      	str	r2, [r3, #32]
}
 80064e2:	bf00      	nop
 80064e4:	371c      	adds	r7, #28
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr
	...

080064f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b085      	sub	sp, #20
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
 80064f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006500:	2b01      	cmp	r3, #1
 8006502:	d101      	bne.n	8006508 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006504:	2302      	movs	r3, #2
 8006506:	e05a      	b.n	80065be <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2202      	movs	r2, #2
 8006514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	689b      	ldr	r3, [r3, #8]
 8006526:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800652e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	68fa      	ldr	r2, [r7, #12]
 8006536:	4313      	orrs	r3, r2
 8006538:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	68fa      	ldr	r2, [r7, #12]
 8006540:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a21      	ldr	r2, [pc, #132]	@ (80065cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d022      	beq.n	8006592 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006554:	d01d      	beq.n	8006592 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a1d      	ldr	r2, [pc, #116]	@ (80065d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d018      	beq.n	8006592 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a1b      	ldr	r2, [pc, #108]	@ (80065d4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d013      	beq.n	8006592 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a1a      	ldr	r2, [pc, #104]	@ (80065d8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d00e      	beq.n	8006592 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a18      	ldr	r2, [pc, #96]	@ (80065dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d009      	beq.n	8006592 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a17      	ldr	r2, [pc, #92]	@ (80065e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d004      	beq.n	8006592 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a15      	ldr	r2, [pc, #84]	@ (80065e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d10c      	bne.n	80065ac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006598:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	68ba      	ldr	r2, [r7, #8]
 80065a0:	4313      	orrs	r3, r2
 80065a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68ba      	ldr	r2, [r7, #8]
 80065aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2200      	movs	r2, #0
 80065b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80065bc:	2300      	movs	r3, #0
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3714      	adds	r7, #20
 80065c2:	46bd      	mov	sp, r7
 80065c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c8:	4770      	bx	lr
 80065ca:	bf00      	nop
 80065cc:	40010000 	.word	0x40010000
 80065d0:	40000400 	.word	0x40000400
 80065d4:	40000800 	.word	0x40000800
 80065d8:	40000c00 	.word	0x40000c00
 80065dc:	40010400 	.word	0x40010400
 80065e0:	40014000 	.word	0x40014000
 80065e4:	40001800 	.word	0x40001800

080065e8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b085      	sub	sp, #20
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
 80065f0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80065f2:	2300      	movs	r3, #0
 80065f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d101      	bne.n	8006604 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006600:	2302      	movs	r3, #2
 8006602:	e03d      	b.n	8006680 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	4313      	orrs	r3, r2
 8006618:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	4313      	orrs	r3, r2
 8006626:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	4313      	orrs	r3, r2
 8006634:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4313      	orrs	r3, r2
 8006642:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	4313      	orrs	r3, r2
 8006650:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	695b      	ldr	r3, [r3, #20]
 800665c:	4313      	orrs	r3, r2
 800665e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	69db      	ldr	r3, [r3, #28]
 800666a:	4313      	orrs	r3, r2
 800666c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	68fa      	ldr	r2, [r7, #12]
 8006674:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800667e:	2300      	movs	r3, #0
}
 8006680:	4618      	mov	r0, r3
 8006682:	3714      	adds	r7, #20
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr

0800668c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b082      	sub	sp, #8
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d101      	bne.n	800669e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	e042      	b.n	8006724 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d106      	bne.n	80066b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f7fc fee8 	bl	8003488 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2224      	movs	r2, #36	@ 0x24
 80066bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	68da      	ldr	r2, [r3, #12]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80066ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f000 febd 	bl	8007450 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	691a      	ldr	r2, [r3, #16]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80066e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	695a      	ldr	r2, [r3, #20]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80066f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	68da      	ldr	r2, [r3, #12]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006704:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2220      	movs	r2, #32
 8006710:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2220      	movs	r2, #32
 8006718:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006722:	2300      	movs	r3, #0
}
 8006724:	4618      	mov	r0, r3
 8006726:	3708      	adds	r7, #8
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}

0800672c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b08c      	sub	sp, #48	@ 0x30
 8006730:	af00      	add	r7, sp, #0
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	60b9      	str	r1, [r7, #8]
 8006736:	4613      	mov	r3, r2
 8006738:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006740:	b2db      	uxtb	r3, r3
 8006742:	2b20      	cmp	r3, #32
 8006744:	d146      	bne.n	80067d4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d002      	beq.n	8006752 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800674c:	88fb      	ldrh	r3, [r7, #6]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d101      	bne.n	8006756 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e03f      	b.n	80067d6 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2201      	movs	r2, #1
 800675a:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2200      	movs	r2, #0
 8006760:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006762:	88fb      	ldrh	r3, [r7, #6]
 8006764:	461a      	mov	r2, r3
 8006766:	68b9      	ldr	r1, [r7, #8]
 8006768:	68f8      	ldr	r0, [r7, #12]
 800676a:	f000 fc09 	bl	8006f80 <UART_Start_Receive_DMA>
 800676e:	4603      	mov	r3, r0
 8006770:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006778:	2b01      	cmp	r3, #1
 800677a:	d125      	bne.n	80067c8 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800677c:	2300      	movs	r3, #0
 800677e:	613b      	str	r3, [r7, #16]
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	613b      	str	r3, [r7, #16]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	613b      	str	r3, [r7, #16]
 8006790:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	330c      	adds	r3, #12
 8006798:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	e853 3f00 	ldrex	r3, [r3]
 80067a0:	617b      	str	r3, [r7, #20]
   return(result);
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	f043 0310 	orr.w	r3, r3, #16
 80067a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	330c      	adds	r3, #12
 80067b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80067b2:	627a      	str	r2, [r7, #36]	@ 0x24
 80067b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b6:	6a39      	ldr	r1, [r7, #32]
 80067b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067ba:	e841 2300 	strex	r3, r2, [r1]
 80067be:	61fb      	str	r3, [r7, #28]
   return(result);
 80067c0:	69fb      	ldr	r3, [r7, #28]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d1e5      	bne.n	8006792 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80067c6:	e002      	b.n	80067ce <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80067ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80067d2:	e000      	b.n	80067d6 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80067d4:	2302      	movs	r3, #2
  }
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3730      	adds	r7, #48	@ 0x30
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
	...

080067e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b0ba      	sub	sp, #232	@ 0xe8
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	68db      	ldr	r3, [r3, #12]
 80067f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	695b      	ldr	r3, [r3, #20]
 8006802:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006806:	2300      	movs	r3, #0
 8006808:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800680c:	2300      	movs	r3, #0
 800680e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006816:	f003 030f 	and.w	r3, r3, #15
 800681a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800681e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006822:	2b00      	cmp	r3, #0
 8006824:	d10f      	bne.n	8006846 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006826:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800682a:	f003 0320 	and.w	r3, r3, #32
 800682e:	2b00      	cmp	r3, #0
 8006830:	d009      	beq.n	8006846 <HAL_UART_IRQHandler+0x66>
 8006832:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006836:	f003 0320 	and.w	r3, r3, #32
 800683a:	2b00      	cmp	r3, #0
 800683c:	d003      	beq.n	8006846 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 fd48 	bl	80072d4 <UART_Receive_IT>
      return;
 8006844:	e273      	b.n	8006d2e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006846:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800684a:	2b00      	cmp	r3, #0
 800684c:	f000 80de 	beq.w	8006a0c <HAL_UART_IRQHandler+0x22c>
 8006850:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006854:	f003 0301 	and.w	r3, r3, #1
 8006858:	2b00      	cmp	r3, #0
 800685a:	d106      	bne.n	800686a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800685c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006860:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006864:	2b00      	cmp	r3, #0
 8006866:	f000 80d1 	beq.w	8006a0c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800686a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800686e:	f003 0301 	and.w	r3, r3, #1
 8006872:	2b00      	cmp	r3, #0
 8006874:	d00b      	beq.n	800688e <HAL_UART_IRQHandler+0xae>
 8006876:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800687a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800687e:	2b00      	cmp	r3, #0
 8006880:	d005      	beq.n	800688e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006886:	f043 0201 	orr.w	r2, r3, #1
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800688e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006892:	f003 0304 	and.w	r3, r3, #4
 8006896:	2b00      	cmp	r3, #0
 8006898:	d00b      	beq.n	80068b2 <HAL_UART_IRQHandler+0xd2>
 800689a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800689e:	f003 0301 	and.w	r3, r3, #1
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d005      	beq.n	80068b2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068aa:	f043 0202 	orr.w	r2, r3, #2
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80068b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068b6:	f003 0302 	and.w	r3, r3, #2
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d00b      	beq.n	80068d6 <HAL_UART_IRQHandler+0xf6>
 80068be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068c2:	f003 0301 	and.w	r3, r3, #1
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d005      	beq.n	80068d6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ce:	f043 0204 	orr.w	r2, r3, #4
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80068d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068da:	f003 0308 	and.w	r3, r3, #8
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d011      	beq.n	8006906 <HAL_UART_IRQHandler+0x126>
 80068e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068e6:	f003 0320 	and.w	r3, r3, #32
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d105      	bne.n	80068fa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80068ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068f2:	f003 0301 	and.w	r3, r3, #1
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d005      	beq.n	8006906 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068fe:	f043 0208 	orr.w	r2, r3, #8
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800690a:	2b00      	cmp	r3, #0
 800690c:	f000 820a 	beq.w	8006d24 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006910:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006914:	f003 0320 	and.w	r3, r3, #32
 8006918:	2b00      	cmp	r3, #0
 800691a:	d008      	beq.n	800692e <HAL_UART_IRQHandler+0x14e>
 800691c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006920:	f003 0320 	and.w	r3, r3, #32
 8006924:	2b00      	cmp	r3, #0
 8006926:	d002      	beq.n	800692e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f000 fcd3 	bl	80072d4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	695b      	ldr	r3, [r3, #20]
 8006934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006938:	2b40      	cmp	r3, #64	@ 0x40
 800693a:	bf0c      	ite	eq
 800693c:	2301      	moveq	r3, #1
 800693e:	2300      	movne	r3, #0
 8006940:	b2db      	uxtb	r3, r3
 8006942:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800694a:	f003 0308 	and.w	r3, r3, #8
 800694e:	2b00      	cmp	r3, #0
 8006950:	d103      	bne.n	800695a <HAL_UART_IRQHandler+0x17a>
 8006952:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006956:	2b00      	cmp	r3, #0
 8006958:	d04f      	beq.n	80069fa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 fbde 	bl	800711c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	695b      	ldr	r3, [r3, #20]
 8006966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800696a:	2b40      	cmp	r3, #64	@ 0x40
 800696c:	d141      	bne.n	80069f2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	3314      	adds	r3, #20
 8006974:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006978:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800697c:	e853 3f00 	ldrex	r3, [r3]
 8006980:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006984:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006988:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800698c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	3314      	adds	r3, #20
 8006996:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800699a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800699e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80069a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80069aa:	e841 2300 	strex	r3, r2, [r1]
 80069ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80069b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d1d9      	bne.n	800696e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d013      	beq.n	80069ea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069c6:	4a8a      	ldr	r2, [pc, #552]	@ (8006bf0 <HAL_UART_IRQHandler+0x410>)
 80069c8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7fd fdce 	bl	8004570 <HAL_DMA_Abort_IT>
 80069d4:	4603      	mov	r3, r0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d016      	beq.n	8006a08 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80069e4:	4610      	mov	r0, r2
 80069e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069e8:	e00e      	b.n	8006a08 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80069ea:	6878      	ldr	r0, [r7, #4]
 80069ec:	f000 f9c0 	bl	8006d70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069f0:	e00a      	b.n	8006a08 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 f9bc 	bl	8006d70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069f8:	e006      	b.n	8006a08 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f000 f9b8 	bl	8006d70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006a06:	e18d      	b.n	8006d24 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a08:	bf00      	nop
    return;
 8006a0a:	e18b      	b.n	8006d24 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	f040 8167 	bne.w	8006ce4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006a16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a1a:	f003 0310 	and.w	r3, r3, #16
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	f000 8160 	beq.w	8006ce4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006a24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a28:	f003 0310 	and.w	r3, r3, #16
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	f000 8159 	beq.w	8006ce4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a32:	2300      	movs	r3, #0
 8006a34:	60bb      	str	r3, [r7, #8]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	60bb      	str	r3, [r7, #8]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	60bb      	str	r3, [r7, #8]
 8006a46:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	695b      	ldr	r3, [r3, #20]
 8006a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a52:	2b40      	cmp	r3, #64	@ 0x40
 8006a54:	f040 80ce 	bne.w	8006bf4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a64:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	f000 80a9 	beq.w	8006bc0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a76:	429a      	cmp	r2, r3
 8006a78:	f080 80a2 	bcs.w	8006bc0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a82:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a88:	69db      	ldr	r3, [r3, #28]
 8006a8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a8e:	f000 8088 	beq.w	8006ba2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	330c      	adds	r3, #12
 8006a98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006aa0:	e853 3f00 	ldrex	r3, [r3]
 8006aa4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006aa8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006aac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ab0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	330c      	adds	r3, #12
 8006aba:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006abe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006ac2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006aca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006ace:	e841 2300 	strex	r3, r2, [r1]
 8006ad2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006ad6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d1d9      	bne.n	8006a92 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	3314      	adds	r3, #20
 8006ae4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ae8:	e853 3f00 	ldrex	r3, [r3]
 8006aec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006aee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006af0:	f023 0301 	bic.w	r3, r3, #1
 8006af4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	3314      	adds	r3, #20
 8006afe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006b02:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006b06:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b08:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006b0a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006b0e:	e841 2300 	strex	r3, r2, [r1]
 8006b12:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006b14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d1e1      	bne.n	8006ade <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	3314      	adds	r3, #20
 8006b20:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b22:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b24:	e853 3f00 	ldrex	r3, [r3]
 8006b28:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006b2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	3314      	adds	r3, #20
 8006b3a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006b3e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006b40:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b42:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006b44:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006b46:	e841 2300 	strex	r3, r2, [r1]
 8006b4a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006b4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d1e3      	bne.n	8006b1a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2220      	movs	r2, #32
 8006b56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	330c      	adds	r3, #12
 8006b66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b6a:	e853 3f00 	ldrex	r3, [r3]
 8006b6e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006b70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b72:	f023 0310 	bic.w	r3, r3, #16
 8006b76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	330c      	adds	r3, #12
 8006b80:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006b84:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006b86:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b88:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006b8a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b8c:	e841 2300 	strex	r3, r2, [r1]
 8006b90:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006b92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d1e3      	bne.n	8006b60 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f7fd fc77 	bl	8004490 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2202      	movs	r2, #2
 8006ba6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006bb0:	b29b      	uxth	r3, r3
 8006bb2:	1ad3      	subs	r3, r2, r3
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	4619      	mov	r1, r3
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f7f9 ffcf 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006bbe:	e0b3      	b.n	8006d28 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006bc4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	f040 80ad 	bne.w	8006d28 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bd2:	69db      	ldr	r3, [r3, #28]
 8006bd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bd8:	f040 80a6 	bne.w	8006d28 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2202      	movs	r2, #2
 8006be0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006be6:	4619      	mov	r1, r3
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f7f9 ffb7 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
      return;
 8006bee:	e09b      	b.n	8006d28 <HAL_UART_IRQHandler+0x548>
 8006bf0:	080071e3 	.word	0x080071e3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	1ad3      	subs	r3, r2, r3
 8006c00:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	f000 808e 	beq.w	8006d2c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006c10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	f000 8089 	beq.w	8006d2c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	330c      	adds	r3, #12
 8006c20:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c24:	e853 3f00 	ldrex	r3, [r3]
 8006c28:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	330c      	adds	r3, #12
 8006c3a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006c3e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006c40:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c42:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c46:	e841 2300 	strex	r3, r2, [r1]
 8006c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d1e3      	bne.n	8006c1a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	3314      	adds	r3, #20
 8006c58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c5c:	e853 3f00 	ldrex	r3, [r3]
 8006c60:	623b      	str	r3, [r7, #32]
   return(result);
 8006c62:	6a3b      	ldr	r3, [r7, #32]
 8006c64:	f023 0301 	bic.w	r3, r3, #1
 8006c68:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	3314      	adds	r3, #20
 8006c72:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006c76:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c7e:	e841 2300 	strex	r3, r2, [r1]
 8006c82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d1e3      	bne.n	8006c52 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2220      	movs	r2, #32
 8006c8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	330c      	adds	r3, #12
 8006c9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	e853 3f00 	ldrex	r3, [r3]
 8006ca6:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f023 0310 	bic.w	r3, r3, #16
 8006cae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	330c      	adds	r3, #12
 8006cb8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006cbc:	61fa      	str	r2, [r7, #28]
 8006cbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc0:	69b9      	ldr	r1, [r7, #24]
 8006cc2:	69fa      	ldr	r2, [r7, #28]
 8006cc4:	e841 2300 	strex	r3, r2, [r1]
 8006cc8:	617b      	str	r3, [r7, #20]
   return(result);
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d1e3      	bne.n	8006c98 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2202      	movs	r2, #2
 8006cd4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006cd6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006cda:	4619      	mov	r1, r3
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f7f9 ff3d 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006ce2:	e023      	b.n	8006d2c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006ce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ce8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d009      	beq.n	8006d04 <HAL_UART_IRQHandler+0x524>
 8006cf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d003      	beq.n	8006d04 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f000 fa81 	bl	8007204 <UART_Transmit_IT>
    return;
 8006d02:	e014      	b.n	8006d2e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006d04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d00e      	beq.n	8006d2e <HAL_UART_IRQHandler+0x54e>
 8006d10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d008      	beq.n	8006d2e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f000 fac1 	bl	80072a4 <UART_EndTransmit_IT>
    return;
 8006d22:	e004      	b.n	8006d2e <HAL_UART_IRQHandler+0x54e>
    return;
 8006d24:	bf00      	nop
 8006d26:	e002      	b.n	8006d2e <HAL_UART_IRQHandler+0x54e>
      return;
 8006d28:	bf00      	nop
 8006d2a:	e000      	b.n	8006d2e <HAL_UART_IRQHandler+0x54e>
      return;
 8006d2c:	bf00      	nop
  }
}
 8006d2e:	37e8      	adds	r7, #232	@ 0xe8
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006d3c:	bf00      	nop
 8006d3e:	370c      	adds	r7, #12
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b083      	sub	sp, #12
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006d50:	bf00      	nop
 8006d52:	370c      	adds	r7, #12
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr

08006d5c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b083      	sub	sp, #12
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006d64:	bf00      	nop
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b083      	sub	sp, #12
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006d78:	bf00      	nop
 8006d7a:	370c      	adds	r7, #12
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d82:	4770      	bx	lr

08006d84 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b09c      	sub	sp, #112	@ 0x70
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d90:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d172      	bne.n	8006e86 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006da0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006da2:	2200      	movs	r2, #0
 8006da4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006da6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	330c      	adds	r3, #12
 8006dac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006db0:	e853 3f00 	ldrex	r3, [r3]
 8006db4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006db6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006db8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006dbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006dbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	330c      	adds	r3, #12
 8006dc4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006dc6:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006dc8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006dcc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006dce:	e841 2300 	strex	r3, r2, [r1]
 8006dd2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006dd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d1e5      	bne.n	8006da6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	3314      	adds	r3, #20
 8006de0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006de4:	e853 3f00 	ldrex	r3, [r3]
 8006de8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006dea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dec:	f023 0301 	bic.w	r3, r3, #1
 8006df0:	667b      	str	r3, [r7, #100]	@ 0x64
 8006df2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	3314      	adds	r3, #20
 8006df8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006dfa:	647a      	str	r2, [r7, #68]	@ 0x44
 8006dfc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dfe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e02:	e841 2300 	strex	r3, r2, [r1]
 8006e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d1e5      	bne.n	8006dda <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	3314      	adds	r3, #20
 8006e14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e18:	e853 3f00 	ldrex	r3, [r3]
 8006e1c:	623b      	str	r3, [r7, #32]
   return(result);
 8006e1e:	6a3b      	ldr	r3, [r7, #32]
 8006e20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e24:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	3314      	adds	r3, #20
 8006e2c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006e2e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e36:	e841 2300 	strex	r3, r2, [r1]
 8006e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d1e5      	bne.n	8006e0e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006e42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e44:	2220      	movs	r2, #32
 8006e46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d119      	bne.n	8006e86 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	330c      	adds	r3, #12
 8006e58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	e853 3f00 	ldrex	r3, [r3]
 8006e60:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f023 0310 	bic.w	r3, r3, #16
 8006e68:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	330c      	adds	r3, #12
 8006e70:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006e72:	61fa      	str	r2, [r7, #28]
 8006e74:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e76:	69b9      	ldr	r1, [r7, #24]
 8006e78:	69fa      	ldr	r2, [r7, #28]
 8006e7a:	e841 2300 	strex	r3, r2, [r1]
 8006e7e:	617b      	str	r3, [r7, #20]
   return(result);
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d1e5      	bne.n	8006e52 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e88:	2200      	movs	r2, #0
 8006e8a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d106      	bne.n	8006ea2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e96:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006e98:	4619      	mov	r1, r3
 8006e9a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006e9c:	f7f9 fe5e 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006ea0:	e002      	b.n	8006ea8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006ea2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006ea4:	f7ff ff50 	bl	8006d48 <HAL_UART_RxCpltCallback>
}
 8006ea8:	bf00      	nop
 8006eaa:	3770      	adds	r7, #112	@ 0x70
 8006eac:	46bd      	mov	sp, r7
 8006eae:	bd80      	pop	{r7, pc}

08006eb0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ebc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d108      	bne.n	8006ede <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006ed0:	085b      	lsrs	r3, r3, #1
 8006ed2:	b29b      	uxth	r3, r3
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	68f8      	ldr	r0, [r7, #12]
 8006ed8:	f7f9 fe40 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006edc:	e002      	b.n	8006ee4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006ede:	68f8      	ldr	r0, [r7, #12]
 8006ee0:	f7ff ff3c 	bl	8006d5c <HAL_UART_RxHalfCpltCallback>
}
 8006ee4:	bf00      	nop
 8006ee6:	3710      	adds	r7, #16
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}

08006eec <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b084      	sub	sp, #16
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006efc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	695b      	ldr	r3, [r3, #20]
 8006f04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f08:	2b80      	cmp	r3, #128	@ 0x80
 8006f0a:	bf0c      	ite	eq
 8006f0c:	2301      	moveq	r3, #1
 8006f0e:	2300      	movne	r3, #0
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	2b21      	cmp	r3, #33	@ 0x21
 8006f1e:	d108      	bne.n	8006f32 <UART_DMAError+0x46>
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d005      	beq.n	8006f32 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006f2c:	68b8      	ldr	r0, [r7, #8]
 8006f2e:	f000 f8cd 	bl	80070cc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	695b      	ldr	r3, [r3, #20]
 8006f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f3c:	2b40      	cmp	r3, #64	@ 0x40
 8006f3e:	bf0c      	ite	eq
 8006f40:	2301      	moveq	r3, #1
 8006f42:	2300      	movne	r3, #0
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	2b22      	cmp	r3, #34	@ 0x22
 8006f52:	d108      	bne.n	8006f66 <UART_DMAError+0x7a>
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d005      	beq.n	8006f66 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006f60:	68b8      	ldr	r0, [r7, #8]
 8006f62:	f000 f8db 	bl	800711c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f6a:	f043 0210 	orr.w	r2, r3, #16
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f72:	68b8      	ldr	r0, [r7, #8]
 8006f74:	f7ff fefc 	bl	8006d70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f78:	bf00      	nop
 8006f7a:	3710      	adds	r7, #16
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}

08006f80 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b098      	sub	sp, #96	@ 0x60
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	60b9      	str	r1, [r7, #8]
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006f8e:	68ba      	ldr	r2, [r7, #8]
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	88fa      	ldrh	r2, [r7, #6]
 8006f98:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2222      	movs	r2, #34	@ 0x22
 8006fa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fac:	4a44      	ldr	r2, [pc, #272]	@ (80070c0 <UART_Start_Receive_DMA+0x140>)
 8006fae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fb4:	4a43      	ldr	r2, [pc, #268]	@ (80070c4 <UART_Start_Receive_DMA+0x144>)
 8006fb6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fbc:	4a42      	ldr	r2, [pc, #264]	@ (80070c8 <UART_Start_Receive_DMA+0x148>)
 8006fbe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006fc8:	f107 0308 	add.w	r3, r7, #8
 8006fcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	3304      	adds	r3, #4
 8006fd8:	4619      	mov	r1, r3
 8006fda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	88fb      	ldrh	r3, [r7, #6]
 8006fe0:	f7fd f9fe 	bl	80043e0 <HAL_DMA_Start_IT>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d008      	beq.n	8006ffc <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2210      	movs	r2, #16
 8006fee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2220      	movs	r2, #32
 8006ff4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e05d      	b.n	80070b8 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	613b      	str	r3, [r7, #16]
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	613b      	str	r3, [r7, #16]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	613b      	str	r3, [r7, #16]
 8007010:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	691b      	ldr	r3, [r3, #16]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d019      	beq.n	800704e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	330c      	adds	r3, #12
 8007020:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007022:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007024:	e853 3f00 	ldrex	r3, [r3]
 8007028:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800702a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800702c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007030:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	330c      	adds	r3, #12
 8007038:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800703a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800703c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800703e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007040:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007042:	e841 2300 	strex	r3, r2, [r1]
 8007046:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007048:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800704a:	2b00      	cmp	r3, #0
 800704c:	d1e5      	bne.n	800701a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	3314      	adds	r3, #20
 8007054:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007058:	e853 3f00 	ldrex	r3, [r3]
 800705c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800705e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007060:	f043 0301 	orr.w	r3, r3, #1
 8007064:	657b      	str	r3, [r7, #84]	@ 0x54
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	3314      	adds	r3, #20
 800706c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800706e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007070:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007072:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007074:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007076:	e841 2300 	strex	r3, r2, [r1]
 800707a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800707c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800707e:	2b00      	cmp	r3, #0
 8007080:	d1e5      	bne.n	800704e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	3314      	adds	r3, #20
 8007088:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	e853 3f00 	ldrex	r3, [r3]
 8007090:	617b      	str	r3, [r7, #20]
   return(result);
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007098:	653b      	str	r3, [r7, #80]	@ 0x50
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	3314      	adds	r3, #20
 80070a0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80070a2:	627a      	str	r2, [r7, #36]	@ 0x24
 80070a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a6:	6a39      	ldr	r1, [r7, #32]
 80070a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070aa:	e841 2300 	strex	r3, r2, [r1]
 80070ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80070b0:	69fb      	ldr	r3, [r7, #28]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1e5      	bne.n	8007082 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80070b6:	2300      	movs	r3, #0
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	3760      	adds	r7, #96	@ 0x60
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}
 80070c0:	08006d85 	.word	0x08006d85
 80070c4:	08006eb1 	.word	0x08006eb1
 80070c8:	08006eed 	.word	0x08006eed

080070cc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b089      	sub	sp, #36	@ 0x24
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	330c      	adds	r3, #12
 80070da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	e853 3f00 	ldrex	r3, [r3]
 80070e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80070ea:	61fb      	str	r3, [r7, #28]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	330c      	adds	r3, #12
 80070f2:	69fa      	ldr	r2, [r7, #28]
 80070f4:	61ba      	str	r2, [r7, #24]
 80070f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070f8:	6979      	ldr	r1, [r7, #20]
 80070fa:	69ba      	ldr	r2, [r7, #24]
 80070fc:	e841 2300 	strex	r3, r2, [r1]
 8007100:	613b      	str	r3, [r7, #16]
   return(result);
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d1e5      	bne.n	80070d4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2220      	movs	r2, #32
 800710c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007110:	bf00      	nop
 8007112:	3724      	adds	r7, #36	@ 0x24
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr

0800711c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800711c:	b480      	push	{r7}
 800711e:	b095      	sub	sp, #84	@ 0x54
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	330c      	adds	r3, #12
 800712a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800712c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800712e:	e853 3f00 	ldrex	r3, [r3]
 8007132:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007136:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800713a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	330c      	adds	r3, #12
 8007142:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007144:	643a      	str	r2, [r7, #64]	@ 0x40
 8007146:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007148:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800714a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800714c:	e841 2300 	strex	r3, r2, [r1]
 8007150:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007154:	2b00      	cmp	r3, #0
 8007156:	d1e5      	bne.n	8007124 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	3314      	adds	r3, #20
 800715e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007160:	6a3b      	ldr	r3, [r7, #32]
 8007162:	e853 3f00 	ldrex	r3, [r3]
 8007166:	61fb      	str	r3, [r7, #28]
   return(result);
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	f023 0301 	bic.w	r3, r3, #1
 800716e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	3314      	adds	r3, #20
 8007176:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007178:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800717a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800717e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007180:	e841 2300 	strex	r3, r2, [r1]
 8007184:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007188:	2b00      	cmp	r3, #0
 800718a:	d1e5      	bne.n	8007158 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007190:	2b01      	cmp	r3, #1
 8007192:	d119      	bne.n	80071c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	330c      	adds	r3, #12
 800719a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	e853 3f00 	ldrex	r3, [r3]
 80071a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	f023 0310 	bic.w	r3, r3, #16
 80071aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	330c      	adds	r3, #12
 80071b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071b4:	61ba      	str	r2, [r7, #24]
 80071b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b8:	6979      	ldr	r1, [r7, #20]
 80071ba:	69ba      	ldr	r2, [r7, #24]
 80071bc:	e841 2300 	strex	r3, r2, [r1]
 80071c0:	613b      	str	r3, [r7, #16]
   return(result);
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d1e5      	bne.n	8007194 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2220      	movs	r2, #32
 80071cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2200      	movs	r2, #0
 80071d4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80071d6:	bf00      	nop
 80071d8:	3754      	adds	r7, #84	@ 0x54
 80071da:	46bd      	mov	sp, r7
 80071dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e0:	4770      	bx	lr

080071e2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80071e2:	b580      	push	{r7, lr}
 80071e4:	b084      	sub	sp, #16
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2200      	movs	r2, #0
 80071f4:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071f6:	68f8      	ldr	r0, [r7, #12]
 80071f8:	f7ff fdba 	bl	8006d70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071fc:	bf00      	nop
 80071fe:	3710      	adds	r7, #16
 8007200:	46bd      	mov	sp, r7
 8007202:	bd80      	pop	{r7, pc}

08007204 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007204:	b480      	push	{r7}
 8007206:	b085      	sub	sp, #20
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007212:	b2db      	uxtb	r3, r3
 8007214:	2b21      	cmp	r3, #33	@ 0x21
 8007216:	d13e      	bne.n	8007296 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007220:	d114      	bne.n	800724c <UART_Transmit_IT+0x48>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	691b      	ldr	r3, [r3, #16]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d110      	bne.n	800724c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6a1b      	ldr	r3, [r3, #32]
 800722e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	881b      	ldrh	r3, [r3, #0]
 8007234:	461a      	mov	r2, r3
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800723e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6a1b      	ldr	r3, [r3, #32]
 8007244:	1c9a      	adds	r2, r3, #2
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	621a      	str	r2, [r3, #32]
 800724a:	e008      	b.n	800725e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6a1b      	ldr	r3, [r3, #32]
 8007250:	1c59      	adds	r1, r3, #1
 8007252:	687a      	ldr	r2, [r7, #4]
 8007254:	6211      	str	r1, [r2, #32]
 8007256:	781a      	ldrb	r2, [r3, #0]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007262:	b29b      	uxth	r3, r3
 8007264:	3b01      	subs	r3, #1
 8007266:	b29b      	uxth	r3, r3
 8007268:	687a      	ldr	r2, [r7, #4]
 800726a:	4619      	mov	r1, r3
 800726c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800726e:	2b00      	cmp	r3, #0
 8007270:	d10f      	bne.n	8007292 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	68da      	ldr	r2, [r3, #12]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007280:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	68da      	ldr	r2, [r3, #12]
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007290:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007292:	2300      	movs	r3, #0
 8007294:	e000      	b.n	8007298 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007296:	2302      	movs	r3, #2
  }
}
 8007298:	4618      	mov	r0, r3
 800729a:	3714      	adds	r7, #20
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr

080072a4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b082      	sub	sp, #8
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	68da      	ldr	r2, [r3, #12]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80072ba:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2220      	movs	r2, #32
 80072c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80072c4:	6878      	ldr	r0, [r7, #4]
 80072c6:	f7ff fd35 	bl	8006d34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80072ca:	2300      	movs	r3, #0
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3708      	adds	r7, #8
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}

080072d4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b08c      	sub	sp, #48	@ 0x30
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80072dc:	2300      	movs	r3, #0
 80072de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80072e0:	2300      	movs	r3, #0
 80072e2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80072ea:	b2db      	uxtb	r3, r3
 80072ec:	2b22      	cmp	r3, #34	@ 0x22
 80072ee:	f040 80aa 	bne.w	8007446 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072fa:	d115      	bne.n	8007328 <UART_Receive_IT+0x54>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	691b      	ldr	r3, [r3, #16]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d111      	bne.n	8007328 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007308:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	b29b      	uxth	r3, r3
 8007312:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007316:	b29a      	uxth	r2, r3
 8007318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800731a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007320:	1c9a      	adds	r2, r3, #2
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	629a      	str	r2, [r3, #40]	@ 0x28
 8007326:	e024      	b.n	8007372 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800732c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007336:	d007      	beq.n	8007348 <UART_Receive_IT+0x74>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	689b      	ldr	r3, [r3, #8]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d10a      	bne.n	8007356 <UART_Receive_IT+0x82>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	691b      	ldr	r3, [r3, #16]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d106      	bne.n	8007356 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	b2da      	uxtb	r2, r3
 8007350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007352:	701a      	strb	r2, [r3, #0]
 8007354:	e008      	b.n	8007368 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	b2db      	uxtb	r3, r3
 800735e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007362:	b2da      	uxtb	r2, r3
 8007364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007366:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800736c:	1c5a      	adds	r2, r3, #1
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007376:	b29b      	uxth	r3, r3
 8007378:	3b01      	subs	r3, #1
 800737a:	b29b      	uxth	r3, r3
 800737c:	687a      	ldr	r2, [r7, #4]
 800737e:	4619      	mov	r1, r3
 8007380:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007382:	2b00      	cmp	r3, #0
 8007384:	d15d      	bne.n	8007442 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	68da      	ldr	r2, [r3, #12]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f022 0220 	bic.w	r2, r2, #32
 8007394:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	68da      	ldr	r2, [r3, #12]
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80073a4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	695a      	ldr	r2, [r3, #20]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f022 0201 	bic.w	r2, r2, #1
 80073b4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2220      	movs	r2, #32
 80073ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2200      	movs	r2, #0
 80073c2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d135      	bne.n	8007438 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2200      	movs	r2, #0
 80073d0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	330c      	adds	r3, #12
 80073d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	e853 3f00 	ldrex	r3, [r3]
 80073e0:	613b      	str	r3, [r7, #16]
   return(result);
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	f023 0310 	bic.w	r3, r3, #16
 80073e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	330c      	adds	r3, #12
 80073f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073f2:	623a      	str	r2, [r7, #32]
 80073f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f6:	69f9      	ldr	r1, [r7, #28]
 80073f8:	6a3a      	ldr	r2, [r7, #32]
 80073fa:	e841 2300 	strex	r3, r2, [r1]
 80073fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8007400:	69bb      	ldr	r3, [r7, #24]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d1e5      	bne.n	80073d2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 0310 	and.w	r3, r3, #16
 8007410:	2b10      	cmp	r3, #16
 8007412:	d10a      	bne.n	800742a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007414:	2300      	movs	r3, #0
 8007416:	60fb      	str	r3, [r7, #12]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	60fb      	str	r3, [r7, #12]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	60fb      	str	r3, [r7, #12]
 8007428:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800742e:	4619      	mov	r1, r3
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f7f9 fb93 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
 8007436:	e002      	b.n	800743e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	f7ff fc85 	bl	8006d48 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800743e:	2300      	movs	r3, #0
 8007440:	e002      	b.n	8007448 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007442:	2300      	movs	r3, #0
 8007444:	e000      	b.n	8007448 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007446:	2302      	movs	r3, #2
  }
}
 8007448:	4618      	mov	r0, r3
 800744a:	3730      	adds	r7, #48	@ 0x30
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}

08007450 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007450:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007454:	b0c0      	sub	sp, #256	@ 0x100
 8007456:	af00      	add	r7, sp, #0
 8007458:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800745c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	691b      	ldr	r3, [r3, #16]
 8007464:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800746c:	68d9      	ldr	r1, [r3, #12]
 800746e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	ea40 0301 	orr.w	r3, r0, r1
 8007478:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800747a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800747e:	689a      	ldr	r2, [r3, #8]
 8007480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007484:	691b      	ldr	r3, [r3, #16]
 8007486:	431a      	orrs	r2, r3
 8007488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800748c:	695b      	ldr	r3, [r3, #20]
 800748e:	431a      	orrs	r2, r3
 8007490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007494:	69db      	ldr	r3, [r3, #28]
 8007496:	4313      	orrs	r3, r2
 8007498:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800749c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80074a8:	f021 010c 	bic.w	r1, r1, #12
 80074ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80074b6:	430b      	orrs	r3, r1
 80074b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80074ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	695b      	ldr	r3, [r3, #20]
 80074c2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80074c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074ca:	6999      	ldr	r1, [r3, #24]
 80074cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	ea40 0301 	orr.w	r3, r0, r1
 80074d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80074d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	4b8f      	ldr	r3, [pc, #572]	@ (800771c <UART_SetConfig+0x2cc>)
 80074e0:	429a      	cmp	r2, r3
 80074e2:	d005      	beq.n	80074f0 <UART_SetConfig+0xa0>
 80074e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	4b8d      	ldr	r3, [pc, #564]	@ (8007720 <UART_SetConfig+0x2d0>)
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d104      	bne.n	80074fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80074f0:	f7fe fa38 	bl	8005964 <HAL_RCC_GetPCLK2Freq>
 80074f4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80074f8:	e003      	b.n	8007502 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80074fa:	f7fe fa1f 	bl	800593c <HAL_RCC_GetPCLK1Freq>
 80074fe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007506:	69db      	ldr	r3, [r3, #28]
 8007508:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800750c:	f040 810c 	bne.w	8007728 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007510:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007514:	2200      	movs	r2, #0
 8007516:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800751a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800751e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007522:	4622      	mov	r2, r4
 8007524:	462b      	mov	r3, r5
 8007526:	1891      	adds	r1, r2, r2
 8007528:	65b9      	str	r1, [r7, #88]	@ 0x58
 800752a:	415b      	adcs	r3, r3
 800752c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800752e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007532:	4621      	mov	r1, r4
 8007534:	eb12 0801 	adds.w	r8, r2, r1
 8007538:	4629      	mov	r1, r5
 800753a:	eb43 0901 	adc.w	r9, r3, r1
 800753e:	f04f 0200 	mov.w	r2, #0
 8007542:	f04f 0300 	mov.w	r3, #0
 8007546:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800754a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800754e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007552:	4690      	mov	r8, r2
 8007554:	4699      	mov	r9, r3
 8007556:	4623      	mov	r3, r4
 8007558:	eb18 0303 	adds.w	r3, r8, r3
 800755c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007560:	462b      	mov	r3, r5
 8007562:	eb49 0303 	adc.w	r3, r9, r3
 8007566:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800756a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	2200      	movs	r2, #0
 8007572:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007576:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800757a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800757e:	460b      	mov	r3, r1
 8007580:	18db      	adds	r3, r3, r3
 8007582:	653b      	str	r3, [r7, #80]	@ 0x50
 8007584:	4613      	mov	r3, r2
 8007586:	eb42 0303 	adc.w	r3, r2, r3
 800758a:	657b      	str	r3, [r7, #84]	@ 0x54
 800758c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007590:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007594:	f7f9 f91e 	bl	80007d4 <__aeabi_uldivmod>
 8007598:	4602      	mov	r2, r0
 800759a:	460b      	mov	r3, r1
 800759c:	4b61      	ldr	r3, [pc, #388]	@ (8007724 <UART_SetConfig+0x2d4>)
 800759e:	fba3 2302 	umull	r2, r3, r3, r2
 80075a2:	095b      	lsrs	r3, r3, #5
 80075a4:	011c      	lsls	r4, r3, #4
 80075a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80075aa:	2200      	movs	r2, #0
 80075ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80075b0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80075b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80075b8:	4642      	mov	r2, r8
 80075ba:	464b      	mov	r3, r9
 80075bc:	1891      	adds	r1, r2, r2
 80075be:	64b9      	str	r1, [r7, #72]	@ 0x48
 80075c0:	415b      	adcs	r3, r3
 80075c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80075c8:	4641      	mov	r1, r8
 80075ca:	eb12 0a01 	adds.w	sl, r2, r1
 80075ce:	4649      	mov	r1, r9
 80075d0:	eb43 0b01 	adc.w	fp, r3, r1
 80075d4:	f04f 0200 	mov.w	r2, #0
 80075d8:	f04f 0300 	mov.w	r3, #0
 80075dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80075e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80075e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80075e8:	4692      	mov	sl, r2
 80075ea:	469b      	mov	fp, r3
 80075ec:	4643      	mov	r3, r8
 80075ee:	eb1a 0303 	adds.w	r3, sl, r3
 80075f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80075f6:	464b      	mov	r3, r9
 80075f8:	eb4b 0303 	adc.w	r3, fp, r3
 80075fc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	2200      	movs	r2, #0
 8007608:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800760c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007610:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007614:	460b      	mov	r3, r1
 8007616:	18db      	adds	r3, r3, r3
 8007618:	643b      	str	r3, [r7, #64]	@ 0x40
 800761a:	4613      	mov	r3, r2
 800761c:	eb42 0303 	adc.w	r3, r2, r3
 8007620:	647b      	str	r3, [r7, #68]	@ 0x44
 8007622:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007626:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800762a:	f7f9 f8d3 	bl	80007d4 <__aeabi_uldivmod>
 800762e:	4602      	mov	r2, r0
 8007630:	460b      	mov	r3, r1
 8007632:	4611      	mov	r1, r2
 8007634:	4b3b      	ldr	r3, [pc, #236]	@ (8007724 <UART_SetConfig+0x2d4>)
 8007636:	fba3 2301 	umull	r2, r3, r3, r1
 800763a:	095b      	lsrs	r3, r3, #5
 800763c:	2264      	movs	r2, #100	@ 0x64
 800763e:	fb02 f303 	mul.w	r3, r2, r3
 8007642:	1acb      	subs	r3, r1, r3
 8007644:	00db      	lsls	r3, r3, #3
 8007646:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800764a:	4b36      	ldr	r3, [pc, #216]	@ (8007724 <UART_SetConfig+0x2d4>)
 800764c:	fba3 2302 	umull	r2, r3, r3, r2
 8007650:	095b      	lsrs	r3, r3, #5
 8007652:	005b      	lsls	r3, r3, #1
 8007654:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007658:	441c      	add	r4, r3
 800765a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800765e:	2200      	movs	r2, #0
 8007660:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007664:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007668:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800766c:	4642      	mov	r2, r8
 800766e:	464b      	mov	r3, r9
 8007670:	1891      	adds	r1, r2, r2
 8007672:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007674:	415b      	adcs	r3, r3
 8007676:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007678:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800767c:	4641      	mov	r1, r8
 800767e:	1851      	adds	r1, r2, r1
 8007680:	6339      	str	r1, [r7, #48]	@ 0x30
 8007682:	4649      	mov	r1, r9
 8007684:	414b      	adcs	r3, r1
 8007686:	637b      	str	r3, [r7, #52]	@ 0x34
 8007688:	f04f 0200 	mov.w	r2, #0
 800768c:	f04f 0300 	mov.w	r3, #0
 8007690:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007694:	4659      	mov	r1, fp
 8007696:	00cb      	lsls	r3, r1, #3
 8007698:	4651      	mov	r1, sl
 800769a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800769e:	4651      	mov	r1, sl
 80076a0:	00ca      	lsls	r2, r1, #3
 80076a2:	4610      	mov	r0, r2
 80076a4:	4619      	mov	r1, r3
 80076a6:	4603      	mov	r3, r0
 80076a8:	4642      	mov	r2, r8
 80076aa:	189b      	adds	r3, r3, r2
 80076ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80076b0:	464b      	mov	r3, r9
 80076b2:	460a      	mov	r2, r1
 80076b4:	eb42 0303 	adc.w	r3, r2, r3
 80076b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80076bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	2200      	movs	r2, #0
 80076c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80076c8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80076cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80076d0:	460b      	mov	r3, r1
 80076d2:	18db      	adds	r3, r3, r3
 80076d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80076d6:	4613      	mov	r3, r2
 80076d8:	eb42 0303 	adc.w	r3, r2, r3
 80076dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80076de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80076e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80076e6:	f7f9 f875 	bl	80007d4 <__aeabi_uldivmod>
 80076ea:	4602      	mov	r2, r0
 80076ec:	460b      	mov	r3, r1
 80076ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007724 <UART_SetConfig+0x2d4>)
 80076f0:	fba3 1302 	umull	r1, r3, r3, r2
 80076f4:	095b      	lsrs	r3, r3, #5
 80076f6:	2164      	movs	r1, #100	@ 0x64
 80076f8:	fb01 f303 	mul.w	r3, r1, r3
 80076fc:	1ad3      	subs	r3, r2, r3
 80076fe:	00db      	lsls	r3, r3, #3
 8007700:	3332      	adds	r3, #50	@ 0x32
 8007702:	4a08      	ldr	r2, [pc, #32]	@ (8007724 <UART_SetConfig+0x2d4>)
 8007704:	fba2 2303 	umull	r2, r3, r2, r3
 8007708:	095b      	lsrs	r3, r3, #5
 800770a:	f003 0207 	and.w	r2, r3, #7
 800770e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4422      	add	r2, r4
 8007716:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007718:	e106      	b.n	8007928 <UART_SetConfig+0x4d8>
 800771a:	bf00      	nop
 800771c:	40011000 	.word	0x40011000
 8007720:	40011400 	.word	0x40011400
 8007724:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007728:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800772c:	2200      	movs	r2, #0
 800772e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007732:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007736:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800773a:	4642      	mov	r2, r8
 800773c:	464b      	mov	r3, r9
 800773e:	1891      	adds	r1, r2, r2
 8007740:	6239      	str	r1, [r7, #32]
 8007742:	415b      	adcs	r3, r3
 8007744:	627b      	str	r3, [r7, #36]	@ 0x24
 8007746:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800774a:	4641      	mov	r1, r8
 800774c:	1854      	adds	r4, r2, r1
 800774e:	4649      	mov	r1, r9
 8007750:	eb43 0501 	adc.w	r5, r3, r1
 8007754:	f04f 0200 	mov.w	r2, #0
 8007758:	f04f 0300 	mov.w	r3, #0
 800775c:	00eb      	lsls	r3, r5, #3
 800775e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007762:	00e2      	lsls	r2, r4, #3
 8007764:	4614      	mov	r4, r2
 8007766:	461d      	mov	r5, r3
 8007768:	4643      	mov	r3, r8
 800776a:	18e3      	adds	r3, r4, r3
 800776c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007770:	464b      	mov	r3, r9
 8007772:	eb45 0303 	adc.w	r3, r5, r3
 8007776:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800777a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	2200      	movs	r2, #0
 8007782:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007786:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800778a:	f04f 0200 	mov.w	r2, #0
 800778e:	f04f 0300 	mov.w	r3, #0
 8007792:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007796:	4629      	mov	r1, r5
 8007798:	008b      	lsls	r3, r1, #2
 800779a:	4621      	mov	r1, r4
 800779c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80077a0:	4621      	mov	r1, r4
 80077a2:	008a      	lsls	r2, r1, #2
 80077a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80077a8:	f7f9 f814 	bl	80007d4 <__aeabi_uldivmod>
 80077ac:	4602      	mov	r2, r0
 80077ae:	460b      	mov	r3, r1
 80077b0:	4b60      	ldr	r3, [pc, #384]	@ (8007934 <UART_SetConfig+0x4e4>)
 80077b2:	fba3 2302 	umull	r2, r3, r3, r2
 80077b6:	095b      	lsrs	r3, r3, #5
 80077b8:	011c      	lsls	r4, r3, #4
 80077ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077be:	2200      	movs	r2, #0
 80077c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80077c4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80077c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80077cc:	4642      	mov	r2, r8
 80077ce:	464b      	mov	r3, r9
 80077d0:	1891      	adds	r1, r2, r2
 80077d2:	61b9      	str	r1, [r7, #24]
 80077d4:	415b      	adcs	r3, r3
 80077d6:	61fb      	str	r3, [r7, #28]
 80077d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80077dc:	4641      	mov	r1, r8
 80077de:	1851      	adds	r1, r2, r1
 80077e0:	6139      	str	r1, [r7, #16]
 80077e2:	4649      	mov	r1, r9
 80077e4:	414b      	adcs	r3, r1
 80077e6:	617b      	str	r3, [r7, #20]
 80077e8:	f04f 0200 	mov.w	r2, #0
 80077ec:	f04f 0300 	mov.w	r3, #0
 80077f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80077f4:	4659      	mov	r1, fp
 80077f6:	00cb      	lsls	r3, r1, #3
 80077f8:	4651      	mov	r1, sl
 80077fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077fe:	4651      	mov	r1, sl
 8007800:	00ca      	lsls	r2, r1, #3
 8007802:	4610      	mov	r0, r2
 8007804:	4619      	mov	r1, r3
 8007806:	4603      	mov	r3, r0
 8007808:	4642      	mov	r2, r8
 800780a:	189b      	adds	r3, r3, r2
 800780c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007810:	464b      	mov	r3, r9
 8007812:	460a      	mov	r2, r1
 8007814:	eb42 0303 	adc.w	r3, r2, r3
 8007818:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800781c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	2200      	movs	r2, #0
 8007824:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007826:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007828:	f04f 0200 	mov.w	r2, #0
 800782c:	f04f 0300 	mov.w	r3, #0
 8007830:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007834:	4649      	mov	r1, r9
 8007836:	008b      	lsls	r3, r1, #2
 8007838:	4641      	mov	r1, r8
 800783a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800783e:	4641      	mov	r1, r8
 8007840:	008a      	lsls	r2, r1, #2
 8007842:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007846:	f7f8 ffc5 	bl	80007d4 <__aeabi_uldivmod>
 800784a:	4602      	mov	r2, r0
 800784c:	460b      	mov	r3, r1
 800784e:	4611      	mov	r1, r2
 8007850:	4b38      	ldr	r3, [pc, #224]	@ (8007934 <UART_SetConfig+0x4e4>)
 8007852:	fba3 2301 	umull	r2, r3, r3, r1
 8007856:	095b      	lsrs	r3, r3, #5
 8007858:	2264      	movs	r2, #100	@ 0x64
 800785a:	fb02 f303 	mul.w	r3, r2, r3
 800785e:	1acb      	subs	r3, r1, r3
 8007860:	011b      	lsls	r3, r3, #4
 8007862:	3332      	adds	r3, #50	@ 0x32
 8007864:	4a33      	ldr	r2, [pc, #204]	@ (8007934 <UART_SetConfig+0x4e4>)
 8007866:	fba2 2303 	umull	r2, r3, r2, r3
 800786a:	095b      	lsrs	r3, r3, #5
 800786c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007870:	441c      	add	r4, r3
 8007872:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007876:	2200      	movs	r2, #0
 8007878:	673b      	str	r3, [r7, #112]	@ 0x70
 800787a:	677a      	str	r2, [r7, #116]	@ 0x74
 800787c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007880:	4642      	mov	r2, r8
 8007882:	464b      	mov	r3, r9
 8007884:	1891      	adds	r1, r2, r2
 8007886:	60b9      	str	r1, [r7, #8]
 8007888:	415b      	adcs	r3, r3
 800788a:	60fb      	str	r3, [r7, #12]
 800788c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007890:	4641      	mov	r1, r8
 8007892:	1851      	adds	r1, r2, r1
 8007894:	6039      	str	r1, [r7, #0]
 8007896:	4649      	mov	r1, r9
 8007898:	414b      	adcs	r3, r1
 800789a:	607b      	str	r3, [r7, #4]
 800789c:	f04f 0200 	mov.w	r2, #0
 80078a0:	f04f 0300 	mov.w	r3, #0
 80078a4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80078a8:	4659      	mov	r1, fp
 80078aa:	00cb      	lsls	r3, r1, #3
 80078ac:	4651      	mov	r1, sl
 80078ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80078b2:	4651      	mov	r1, sl
 80078b4:	00ca      	lsls	r2, r1, #3
 80078b6:	4610      	mov	r0, r2
 80078b8:	4619      	mov	r1, r3
 80078ba:	4603      	mov	r3, r0
 80078bc:	4642      	mov	r2, r8
 80078be:	189b      	adds	r3, r3, r2
 80078c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80078c2:	464b      	mov	r3, r9
 80078c4:	460a      	mov	r2, r1
 80078c6:	eb42 0303 	adc.w	r3, r2, r3
 80078ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80078cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	2200      	movs	r2, #0
 80078d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80078d6:	667a      	str	r2, [r7, #100]	@ 0x64
 80078d8:	f04f 0200 	mov.w	r2, #0
 80078dc:	f04f 0300 	mov.w	r3, #0
 80078e0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80078e4:	4649      	mov	r1, r9
 80078e6:	008b      	lsls	r3, r1, #2
 80078e8:	4641      	mov	r1, r8
 80078ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80078ee:	4641      	mov	r1, r8
 80078f0:	008a      	lsls	r2, r1, #2
 80078f2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80078f6:	f7f8 ff6d 	bl	80007d4 <__aeabi_uldivmod>
 80078fa:	4602      	mov	r2, r0
 80078fc:	460b      	mov	r3, r1
 80078fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007934 <UART_SetConfig+0x4e4>)
 8007900:	fba3 1302 	umull	r1, r3, r3, r2
 8007904:	095b      	lsrs	r3, r3, #5
 8007906:	2164      	movs	r1, #100	@ 0x64
 8007908:	fb01 f303 	mul.w	r3, r1, r3
 800790c:	1ad3      	subs	r3, r2, r3
 800790e:	011b      	lsls	r3, r3, #4
 8007910:	3332      	adds	r3, #50	@ 0x32
 8007912:	4a08      	ldr	r2, [pc, #32]	@ (8007934 <UART_SetConfig+0x4e4>)
 8007914:	fba2 2303 	umull	r2, r3, r2, r3
 8007918:	095b      	lsrs	r3, r3, #5
 800791a:	f003 020f 	and.w	r2, r3, #15
 800791e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4422      	add	r2, r4
 8007926:	609a      	str	r2, [r3, #8]
}
 8007928:	bf00      	nop
 800792a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800792e:	46bd      	mov	sp, r7
 8007930:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007934:	51eb851f 	.word	0x51eb851f

08007938 <memset>:
 8007938:	4402      	add	r2, r0
 800793a:	4603      	mov	r3, r0
 800793c:	4293      	cmp	r3, r2
 800793e:	d100      	bne.n	8007942 <memset+0xa>
 8007940:	4770      	bx	lr
 8007942:	f803 1b01 	strb.w	r1, [r3], #1
 8007946:	e7f9      	b.n	800793c <memset+0x4>

08007948 <__libc_init_array>:
 8007948:	b570      	push	{r4, r5, r6, lr}
 800794a:	4d0d      	ldr	r5, [pc, #52]	@ (8007980 <__libc_init_array+0x38>)
 800794c:	4c0d      	ldr	r4, [pc, #52]	@ (8007984 <__libc_init_array+0x3c>)
 800794e:	1b64      	subs	r4, r4, r5
 8007950:	10a4      	asrs	r4, r4, #2
 8007952:	2600      	movs	r6, #0
 8007954:	42a6      	cmp	r6, r4
 8007956:	d109      	bne.n	800796c <__libc_init_array+0x24>
 8007958:	4d0b      	ldr	r5, [pc, #44]	@ (8007988 <__libc_init_array+0x40>)
 800795a:	4c0c      	ldr	r4, [pc, #48]	@ (800798c <__libc_init_array+0x44>)
 800795c:	f000 f826 	bl	80079ac <_init>
 8007960:	1b64      	subs	r4, r4, r5
 8007962:	10a4      	asrs	r4, r4, #2
 8007964:	2600      	movs	r6, #0
 8007966:	42a6      	cmp	r6, r4
 8007968:	d105      	bne.n	8007976 <__libc_init_array+0x2e>
 800796a:	bd70      	pop	{r4, r5, r6, pc}
 800796c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007970:	4798      	blx	r3
 8007972:	3601      	adds	r6, #1
 8007974:	e7ee      	b.n	8007954 <__libc_init_array+0xc>
 8007976:	f855 3b04 	ldr.w	r3, [r5], #4
 800797a:	4798      	blx	r3
 800797c:	3601      	adds	r6, #1
 800797e:	e7f2      	b.n	8007966 <__libc_init_array+0x1e>
 8007980:	08007bf4 	.word	0x08007bf4
 8007984:	08007bf4 	.word	0x08007bf4
 8007988:	08007bf4 	.word	0x08007bf4
 800798c:	08007bf8 	.word	0x08007bf8

08007990 <memcpy>:
 8007990:	440a      	add	r2, r1
 8007992:	4291      	cmp	r1, r2
 8007994:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007998:	d100      	bne.n	800799c <memcpy+0xc>
 800799a:	4770      	bx	lr
 800799c:	b510      	push	{r4, lr}
 800799e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079a6:	4291      	cmp	r1, r2
 80079a8:	d1f9      	bne.n	800799e <memcpy+0xe>
 80079aa:	bd10      	pop	{r4, pc}

080079ac <_init>:
 80079ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ae:	bf00      	nop
 80079b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079b2:	bc08      	pop	{r3}
 80079b4:	469e      	mov	lr, r3
 80079b6:	4770      	bx	lr

080079b8 <_fini>:
 80079b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ba:	bf00      	nop
 80079bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079be:	bc08      	pop	{r3}
 80079c0:	469e      	mov	lr, r3
 80079c2:	4770      	bx	lr
