{:input (genetic.crossover/dumb-crossover 1200457602 (genetic.mutation/change-constant-value 472290878 (genetic.mutation/change-constant-value 268082848 (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif"))) (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_37, \\wire1_:missing , \\wire:missing_edge , wire3_55, wire4_96, wire5_96, wire6_33, wire7_36, wire9_41, wire11_96, wire12_96, wire57_81, \\wire58_:missing , wire60_90, wire61_96, wire62_103, wire63_106, wire64_96, wire65_88, wire67_95, wire68_96\n, wire69_108);\n  wire \\:missing_edge ;\n  input wire0_37;\n  wire wire0_37;\n  wire \\wire102_92_100_107_82_97_:missing_87_94 ;\n  wire wire104_105;\n  output wire11_96;\n  wire wire11_96;\n  output wire12_96;\n  wire wire12_96;\n  wire wire14;\n  wire wire15;\n  wire wire16_27;\n  wire wire16_28;\n  wire \\wire16_:missing ;\n  wire wire17_46;\n  wire wire17_96;\n  wire \\wire18_:missing ;\n  wire wire19_53;\n  wire wire19_55;\n  wire wire19_56;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire20_96;\n  wire \\wire20_:missing ;\n  wire wire21_35;\n  wire wire21_37;\n  wire wire21_38;\n  wire wire22_39;\n  wire wire22_96;\n  wire wire23_42;\n  wire wire23_43;\n  wire wire24_96;\n  wire \\wire24_:missing ;\n  wire wire25_45;\n  wire \\wire31_32_56_43_44_28_51_34_:missing_38 ;\n  wire wire35_36;\n  input wire3_55;\n  wire wire3_55;\n  wire \\wire45_:missing ;\n  wire wire48_49;\n  output wire4_96;\n  wire wire4_96;\n  wire wire53_54;\n  input wire57_81;\n  wire wire57_81;\n  input \\wire58_:missing ;\n  wire \\wire58_:missing ;\n  output wire5_96;\n  wire wire5_96;\n  input wire60_90;\n  wire wire60_90;\n  input wire61_96;\n  wire wire61_96;\n  input wire62_103;\n  wire wire62_103;\n  input wire63_106;\n  wire wire63_106;\n  output wire64_96;\n  wire wire64_96;\n  output wire65_88;\n  wire wire65_88;\n  output wire67_95;\n  wire wire67_95;\n  output wire68_96;\n  wire wire68_96;\n  output wire69_108;\n  wire wire69_108;\n  output wire6_33;\n  wire wire6_33;\n  wire wire71_79;\n  wire wire72_83;\n  wire wire72_96;\n  wire wire73_102;\n  wire wire73_96;\n  wire \\wire73_:missing ;\n  wire wire74_107;\n  wire wire75_96;\n  wire \\wire75_:missing ;\n  wire wire76_96;\n  wire wire77_96;\n  wire wire77_97;\n  wire \\wire77_:missing ;\n  wire wire78_100;\n  wire wire78_98;\n  wire wire78_99;\n  wire wire79_80;\n  output wire7_36;\n  wire wire7_36;\n  wire wire83_84;\n  wire \\wire86_:missing ;\n  wire wire87_101;\n  wire wire87_27;\n  wire wire87_30;\n  wire wire87_31;\n  wire wire87_33;\n  wire wire87_41;\n  wire wire87_42;\n  wire wire87_47;\n  wire wire87_48;\n  wire wire87_52;\n  wire wire87_85;\n  wire wire87_86;\n  wire wire87_89;\n  wire wire87_95;\n  wire wire87_99;\n  output wire9_41;\n  wire wire9_41;\n  wire \\wire:missing_101 ;\n  wire \\wire:missing_103 ;\n  wire \\wire:missing_105 ;\n  wire \\wire:missing_26 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_49 ;\n  wire \\wire:missing_54 ;\n  wire \\wire:missing_84 ;\n  wire \\wire:missing_89 ;\n  wire \\wire:missing_90 ;\n  wire \\wire:missing_91 ;\n  wire \\wire:missing_92 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire16_:missing  = 4'h8 >> { wire16_28, wire16_27 };\n  assign wire25_45 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire17_46 = 4'h8 >> { wire17_96, wire17_96 };\n  assign \\wire18_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire19_53 = 4'h8 >> { wire19_56, wire19_55 };\n  assign wire71_79 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire72_83 = 4'h8 >> { wire72_96, \\wire:missing_edge  };\n  assign \\wire73_:missing  = 4'h8 >> { wire73_102, wire73_96 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire74_107, \\wire:missing_edge  };\n  assign \\wire75_:missing  = 4'h8 >> { wire75_96, wire75_96 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire76_96, wire76_96 };\n  assign \\wire77_:missing  = 4'h8 >> { wire77_97, wire77_96 };\n  assign wire78_98 = 4'h8 >> { wire78_100, wire78_99 };\n  assign \\wire20_:missing  = 4'h8 >> { \\wire:missing_edge , wire20_96 };\n  assign wire21_35 = 4'h8 >> { wire21_38, wire21_37 };\n  assign wire22_39 = 4'h8 >> { \\wire:missing_edge , wire22_96 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire23_43, wire23_42 };\n  assign \\wire24_:missing  = 4'h8 >> { \\wire:missing_edge , wire24_96 };\n  assign wire14 = 1'h0;\n  assign wire15 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire69_108 = \\wire:missing_edge ;\n  assign wire74_107 = \\wire102_92_100_107_82_97_:missing_87_94 ;\n  assign \\wire:missing_edge  = wire63_106;\n  assign \\wire:missing_105  = wire104_105;\n  assign wire104_105 = \\wire:missing_edge ;\n  assign \\wire:missing_103  = wire62_103;\n  assign wire73_102 = \\wire102_92_100_107_82_97_:missing_87_94 ;\n  assign \\wire:missing_101  = wire87_101;\n  assign wire78_100 = \\wire102_92_100_107_82_97_:missing_87_94 ;\n  assign wire78_99 = wire87_99;\n  assign \\wire:missing_edge  = wire78_98;\n  assign wire77_97 = \\wire102_92_100_107_82_97_:missing_87_94 ;\n  assign wire4_96 = wire61_96;\n  assign wire67_95 = wire87_95;\n  assign \\wire:missing_edge  = \\wire102_92_100_107_82_97_:missing_87_94 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_92  = \\wire102_92_100_107_82_97_:missing_87_94 ;\n  assign \\wire:missing_91  = \\wire:missing_edge ;\n  assign \\wire:missing_90  = wire60_90;\n  assign \\wire:missing_89  = wire87_89;\n  assign wire65_88 = \\wire:missing_edge ;\n  assign wire87_27 = \\wire:missing_edge ;\n  assign \\wire86_:missing  = wire87_86;\n  assign \\wire:missing_edge  = wire87_85;\n  assign \\wire:missing_84  = wire83_84;\n  assign wire83_84 = wire72_83;\n  assign \\wire:missing_edge  = \\wire102_92_100_107_82_97_:missing_87_94 ;\n  assign \\wire:missing_edge  = wire57_81;\n  assign \\wire:missing_edge  = wire79_80;\n  assign wire79_80 = wire71_79;\n  assign wire19_56 = \\wire31_32_56_43_44_28_51_34_:missing_38 ;\n  assign wire19_55 = wire3_55;\n  assign \\wire:missing_54  = wire53_54;\n  assign wire53_54 = wire19_53;\n  assign \\wire:missing_edge  = wire87_52;\n  assign \\wire:missing_edge  = \\wire31_32_56_43_44_28_51_34_:missing_38 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_49  = wire48_49;\n  assign wire48_49 = wire87_48;\n  assign \\wire:missing_edge  = wire87_47;\n  assign \\wire:missing_edge  = wire17_46;\n  assign \\wire45_:missing  = wire25_45;\n  assign \\wire:missing_edge  = \\wire31_32_56_43_44_28_51_34_:missing_38 ;\n  assign wire23_43 = \\wire31_32_56_43_44_28_51_34_:missing_38 ;\n  assign wire23_42 = wire87_42;\n  assign wire9_41 = wire87_41;\n  assign \\wire:missing_40  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire22_39;\n  assign wire21_38 = \\wire31_32_56_43_44_28_51_34_:missing_38 ;\n  assign wire21_37 = wire0_37;\n  assign wire7_36 = wire35_36;\n  assign wire35_36 = wire21_35;\n  assign \\wire:missing_edge  = \\wire31_32_56_43_44_28_51_34_:missing_38 ;\n  assign wire6_33 = wire87_33;\n  assign \\wire:missing_32  = \\wire31_32_56_43_44_28_51_34_:missing_38 ;\n  assign \\wire31_32_56_43_44_28_51_34_:missing_38  = wire87_31;\n  assign \\wire:missing_30  = wire87_30;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire16_28 = \\wire31_32_56_43_44_28_51_34_:missing_38 ;\n  assign wire16_27 = wire87_27;\n  assign \\wire:missing_26  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/6C743801.v:3.1-211.10\" *)\nmodule postsynth(wire0_37, \\wire1_:missing , \\wire:missing_edge , wire3_55, wire4_96, wire5_96, wire6_33, wire7_36, wire9_41, wire11_96, wire12_96, wire57_81, \\wire58_:missing , wire60_90, wire61_96, wire62_103, wire63_106, wire64_96, wire65_88, wire67_95, wire68_96\n, wire69_108);\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:5.8-5.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:6.9-6.17\" *)\n  input wire0_37;\n  wire wire0_37;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:8.8-8.48\" *)\n  wire \\wire102_92_100_107_82_97_:missing_87_94 ;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:9.8-9.19\" *)\n  wire wire104_105;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:10.10-10.19\" *)\n  output wire11_96;\n  wire wire11_96;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:12.10-12.19\" *)\n  output wire12_96;\n  wire wire12_96;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:14.8-14.14\" *)\n  wire wire14;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:15.8-15.14\" *)\n  wire wire15;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:16.8-16.17\" *)\n  wire wire16_27;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:17.8-17.17\" *)\n  wire wire16_28;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:18.8-18.24\" *)\n  wire \\wire16_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:19.8-19.17\" *)\n  wire wire17_46;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:21.8-21.24\" *)\n  wire \\wire18_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:23.8-23.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire19_55;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:24.8-24.17\" *)\n  wire wire19_56;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:25.9-25.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:29.8-29.17\" *)\n  wire wire21_35;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:30.8-30.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire21_37;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:31.8-31.17\" *)\n  wire wire21_38;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:32.8-32.17\" *)\n  wire wire22_39;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:35.8-35.17\" *)\n  wire wire23_43;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:38.8-38.17\" *)\n  wire wire25_45;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:39.8-39.48\" *)\n  wire \\wire31_32_56_43_44_28_51_34_:missing_38 ;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:40.8-40.17\" *)\n  wire wire35_36;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:41.9-41.17\" *)\n  input wire3_55;\n  wire wire3_55;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:43.8-43.24\" *)\n  wire \\wire45_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:45.10-45.18\" *)\n  output wire4_96;\n  wire wire4_96;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:48.9-48.18\" *)\n  input wire57_81;\n  wire wire57_81;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:50.9-50.25\" *)\n  input \\wire58_:missing ;\n  wire \\wire58_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:52.10-52.18\" *)\n  output wire5_96;\n  wire wire5_96;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:54.9-54.18\" *)\n  input wire60_90;\n  wire wire60_90;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:56.9-56.18\" *)\n  input wire61_96;\n  wire wire61_96;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:58.9-58.19\" *)\n  input wire62_103;\n  wire wire62_103;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:60.9-60.19\" *)\n  input wire63_106;\n  wire wire63_106;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:62.10-62.19\" *)\n  output wire64_96;\n  wire wire64_96;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:64.10-64.19\" *)\n  output wire65_88;\n  wire wire65_88;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:66.10-66.19\" *)\n  output wire67_95;\n  wire wire67_95;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:68.10-68.19\" *)\n  output wire68_96;\n  wire wire68_96;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:70.10-70.20\" *)\n  output wire69_108;\n  wire wire69_108;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:72.10-72.18\" *)\n  output wire6_33;\n  wire wire6_33;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:74.8-74.17\" *)\n  wire wire71_79;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:77.8-77.18\" *)\n  wire wire73_102;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:80.8-80.18\" *)\n  wire wire74_107;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:85.8-85.17\" *)\n  wire wire77_97;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:87.8-87.18\" *)\n  wire wire78_100;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:88.8-88.17\" *)\n  wire wire78_98;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:90.8-90.17\" *)\n  wire wire79_80;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:91.10-91.18\" *)\n  output wire7_36;\n  wire wire7_36;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:96.8-96.17\" *)\n  wire wire87_27;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:98.8-98.17\" *)\n  wire wire87_31;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:99.8-99.17\" *)\n  wire wire87_33;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:100.8-100.17\" *)\n  wire wire87_41;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:102.8-102.17\" *)\n  wire wire87_47;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:104.8-104.17\" *)\n  wire wire87_52;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:105.8-105.17\" *)\n  wire wire87_85;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:108.8-108.17\" *)\n  wire wire87_95;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:110.10-110.18\" *)\n  output wire9_41;\n  wire wire9_41;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:113.8-113.25\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_103 ;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:114.8-114.25\" *)\n  wire \\wire:missing_105 ;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:115.8-115.24\" *)\n  wire \\wire:missing_26 ;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:117.8-117.24\" *)\n  wire \\wire:missing_32 ;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:118.8-118.24\" *)\n  wire \\wire:missing_40 ;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:123.8-123.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_90 ;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:124.8-124.24\" *)\n  wire \\wire:missing_91 ;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:125.8-125.24\" *)\n  wire \\wire:missing_92 ;\n  (* src = \"/tmp/fuzzmount745B5940/6C743801.v:126.9-126.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire102_92_100_107_82_97_:missing_87_94  = 1'h0;\n  assign wire104_105 = 1'h0;\n  assign wire11_96 = 1'hx;\n  assign wire12_96 = 1'hx;\n  assign wire14 = 1'h0;\n  assign wire15 = 1'h0;\n  assign wire16_27 = 1'h0;\n  assign wire16_28 = 1'h0;\n  assign \\wire16_:missing  = 1'h0;\n  assign wire17_46 = 1'h0;\n  assign \\wire18_:missing  = 1'h0;\n  assign wire19_55 = wire3_55;\n  assign wire19_56 = 1'h0;\n  assign wire21_35 = 1'h0;\n  assign wire21_37 = wire0_37;\n  assign wire21_38 = 1'h0;\n  assign wire22_39 = 1'h0;\n  assign wire23_43 = 1'h0;\n  assign wire25_45 = 1'h0;\n  assign \\wire31_32_56_43_44_28_51_34_:missing_38  = 1'h0;\n  assign wire35_36 = 1'h0;\n  assign \\wire45_:missing  = 1'h0;\n  assign wire4_96 = wire61_96;\n  assign wire57_81 = 1'h0;\n  assign wire5_96 = 1'hx;\n  assign wire63_106 = 1'h0;\n  assign wire64_96 = 1'hx;\n  assign wire65_88 = 1'h0;\n  assign wire67_95 = 1'hx;\n  assign wire68_96 = 1'hx;\n  assign wire69_108 = 1'h0;\n  assign wire6_33 = 1'hx;\n  assign wire71_79 = 1'h0;\n  assign wire73_102 = 1'h0;\n  assign wire74_107 = 1'h0;\n  assign wire77_97 = 1'h0;\n  assign wire78_100 = 1'h0;\n  assign wire78_98 = 1'h0;\n  assign wire79_80 = 1'h0;\n  assign wire7_36 = 1'h0;\n  assign wire87_27 = 1'h0;\n  assign wire87_31 = 1'h0;\n  assign wire87_33 = 1'hx;\n  assign wire87_41 = 1'hx;\n  assign wire87_47 = 1'h0;\n  assign wire87_52 = 1'h0;\n  assign wire87_85 = 1'h0;\n  assign wire87_95 = 1'hx;\n  assign wire9_41 = 1'hx;\n  assign \\wire:missing_103  = wire62_103;\n  assign \\wire:missing_105  = 1'h0;\n  assign \\wire:missing_26  = 1'h0;\n  assign \\wire:missing_32  = 1'h0;\n  assign \\wire:missing_40  = 1'h0;\n  assign \\wire:missing_90  = wire60_90;\n  assign \\wire:missing_91  = 1'h0;\n  assign \\wire:missing_92  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 23:57:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i/src/top.v'.\nSBY 23:57:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] Copy '/tmp/fuzzmount745B5940/6C743801.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i/src/6C743801.v'.\nSBY 23:57:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] Copy '/tmp/fuzzmount745B5940/6C743801.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i/src/6C743801.post.v'.\nSBY 23:57:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] engine_0: abc pdr\nSBY 23:57:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:57:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: /tmp/fuzzmount745B5940/top.v:47: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/6C743801.v:140$126_Y [0] between cell $shr$/tmp/fuzzmount745B5940/6C743801.v:140$126.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/6C743801.v:138$124_Y [0] between cell $shr$/tmp/fuzzmount745B5940/6C743801.v:138$124.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/6C743801.v:143$129_Y [0] between cell $shr$/tmp/fuzzmount745B5940/6C743801.v:143$129.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/6C743801.v:130$116_Y [0] between cell $shr$/tmp/fuzzmount745B5940/6C743801.v:130$116.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/6C743801.v:144$130_Y [0] between cell $shr$/tmp/fuzzmount745B5940/6C743801.v:144$130.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Wire presynth.\\wire9_41 is used but has no driver.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Wire presynth.\\wire6_33 is used but has no driver.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Wire presynth.\\wire68_96 is used but has no driver.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Wire presynth.\\wire67_95 is used but has no driver.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Wire presynth.\\wire64_96 is used but has no driver.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Wire presynth.\\wire5_96 is used but has no driver.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Wire presynth.\\wire12_96 is used but has no driver.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Wire presynth.\\wire11_96 is used but has no driver.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Wire top.\\y_post_9 is used but has no driver.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Wire top.\\y_pre_9 is used but has no driver.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Wire top.\\y_post_6 is used but has no driver.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Wire top.\\y_pre_6 is used but has no driver.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Wire top.\\y_post_4 is used but has no driver.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: Warning: Wire top.\\y_pre_4 is used but has no driver.\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] base: finished (returncode=0)\nSBY 23:57:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: Warning: Wire presynth.\\wire9_41 is used but has no driver.\nSBY 23:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: Warning: Wire presynth.\\wire6_33 is used but has no driver.\nSBY 23:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: Warning: Wire presynth.\\wire68_96 is used but has no driver.\nSBY 23:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: Warning: Wire presynth.\\wire67_95 is used but has no driver.\nSBY 23:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: Warning: Wire presynth.\\wire64_96 is used but has no driver.\nSBY 23:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: Warning: Wire presynth.\\wire5_96 is used but has no driver.\nSBY 23:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: Warning: Wire presynth.\\wire12_96 is used but has no driver.\nSBY 23:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: Warning: Wire presynth.\\wire11_96 is used but has no driver.\nSBY 23:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: Warning: Wire top.\\y_post_9 is used but has no driver.\nSBY 23:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: Warning: Wire top.\\y_pre_9 is used but has no driver.\nSBY 23:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: Warning: Wire top.\\y_post_6 is used but has no driver.\nSBY 23:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: Warning: Wire top.\\y_pre_6 is used but has no driver.\nSBY 23:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: Warning: Wire top.\\y_post_4 is used but has no driver.\nSBY 23:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: Warning: Wire top.\\y_pre_4 is used but has no driver.\nSBY 23:57:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] aig: finished (returncode=0)\nSBY 23:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] engine_0: Warning: The network has no constraints.\nSBY 23:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] engine_0: finished (returncode=0)\nSBY 23:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] engine_0: Status returned by engine: FAIL\nSBY 23:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY 23:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 23:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i'.\nSBY 23:57:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpkycr608i] DONE (FAIL, rc=2)\n", :err ""}}}