##################################################################################################
##
##  Xilinx, Inc. 2010            www.xilinx.com
##  ÖÜËÄ 9ÔÂ 19 08:59:57 2019
##  Generated by MIG Version 4.0
##
##################################################################################################
##  File name :       example_top.xdc
##  Details :     Constraints file
##                    FPGA Family:       ZYNQ
##                    FPGA Part:         XC7Z035-FFG676
##                    Speedgrade:        -2
##                    Design Entry:      VERILOG
##                    Frequency:         400 MHz
##                    Time Period:       2500 ps
##################################################################################################

##################################################################################################
## Controller 0
## Memory Device: DDR3_SDRAM->Components->MT41J128M16XX-125
## Data Width: 16
## Time Period: 2500
## Data Mask: 1
##################################################################################################
############## NET - IOSTANDARD ##################

#bit compress

set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

set_property CFGBVS VCCO [current_design]

set_property CONFIG_VOLTAGE 3.3 [current_design]

set_property PACKAGE_PIN C8 [get_ports clk100m_i]
set_property IOSTANDARD SSTL15 [get_ports clk100m_i]
set_property PACKAGE_PIN K10 [get_ports init_calib_complete]
set_property PACKAGE_PIN H7 [get_ports rst_key]
set_property PACKAGE_PIN B9 [get_ports tg_compare_error]
set_property IOSTANDARD SSTL15 [get_ports init_calib_complete]
set_property IOSTANDARD SSTL15 [get_ports rst_key]
set_property IOSTANDARD SSTL15 [get_ports tg_compare_error]





#connect_debug_port u_ila_0/probe5 [get_nets [list {app_rd_data_tem[0]} {app_rd_data_tem[1]} {app_rd_data_tem[2]} {app_rd_data_tem[3]} {app_rd_data_tem[4]} {app_rd_data_tem[5]} {app_rd_data_tem[6]} {app_rd_data_tem[7]} {app_rd_data_tem[8]} {app_rd_data_tem[9]} {app_rd_data_tem[10]} {app_rd_data_tem[11]} {app_rd_data_tem[12]} {app_rd_data_tem[13]} {app_rd_data_tem[14]} {app_rd_data_tem[15]} {app_rd_data_tem[16]} {app_rd_data_tem[17]} {app_rd_data_tem[18]} {app_rd_data_tem[19]} {app_rd_data_tem[20]} {app_rd_data_tem[21]} {app_rd_data_tem[22]} {app_rd_data_tem[23]}]]


#connect_debug_port u_ila_0/probe1 [get_nets [list {Count_64[0]} {Count_64[1]} {Count_64[2]} {Count_64[3]} {Count_64[4]} {Count_64[5]} {Count_64[6]} {Count_64[7]} {Count_64[8]} {Count_64[9]} {Count_64[10]} {Count_64[11]} {Count_64[12]} {Count_64[13]} {Count_64[14]} {Count_64[15]}]]


set_property IOSTANDARD LVDS_25 [get_ports pld_clk_p]
set_property PACKAGE_PIN AC14 [get_ports pld_clk_p]
set_property IOSTANDARD LVCMOS25 [get_ports adc_pd]
set_property PACKAGE_PIN AC13 [get_ports dco_p]
set_property IOSTANDARD LVDS_25 [get_ports dco_p]
set_property PACKAGE_PIN AB17 [get_ports pen]
set_property IOSTANDARD LVCMOS25 [get_ports pen]
set_property PACKAGE_PIN AB16 [get_ports pll_ce]
set_property IOSTANDARD LVCMOS25 [get_ports pll_ce]
set_property PACKAGE_PIN AC17 [get_ports pll_rst_n]
set_property IOSTANDARD LVCMOS25 [get_ports pll_rst_n]
set_property PACKAGE_PIN AD15 [get_ports adc_pd]
set_property PACKAGE_PIN AD16 [get_ports {adc_p1[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p1[7]}]
set_property PACKAGE_PIN AC16 [get_ports {adc_p1[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p1[6]}]
set_property PACKAGE_PIN W16 [get_ports {adc_p1[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p1[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p1[4]}]
set_property PACKAGE_PIN W15 [get_ports {adc_p1[4]}]
set_property PACKAGE_PIN Y17 [get_ports {adc_p1[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p1[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p1[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p1[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p1[0]}]
set_property PACKAGE_PIN AA17 [get_ports {adc_p1[2]}]
set_property PACKAGE_PIN Y16 [get_ports {adc_p1[1]}]
set_property PACKAGE_PIN Y15 [get_ports {adc_p1[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p2[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p2[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p2[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p2[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p2[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p2[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p2[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {adc_p2[0]}]
set_property PACKAGE_PIN AB12 [get_ports {adc_p2[7]}]
set_property PACKAGE_PIN AC11 [get_ports {adc_p2[6]}]
set_property PACKAGE_PIN AE17 [get_ports {adc_p2[5]}]
set_property PACKAGE_PIN AF17 [get_ports {adc_p2[4]}]
set_property PACKAGE_PIN AE15 [get_ports {adc_p2[3]}]
set_property PACKAGE_PIN AE16 [get_ports {adc_p2[2]}]
set_property PACKAGE_PIN AB14 [get_ports {adc_p2[1]}]
set_property PACKAGE_PIN AB15 [get_ports {adc_p2[0]}]

#connect_debug_port u_ila_1/probe4 [get_nets [list {adc_data_r[0]} {adc_data_r[1]} {adc_data_r[2]} {adc_data_r[3]} {adc_data_r[4]} {adc_data_r[5]} {adc_data_r[6]} {adc_data_r[7]}]]
#connect_debug_port u_ila_1/probe10 [get_nets [list {Period_count_r[0]} {Period_count_r[1]} {Period_count_r[2]} {Period_count_r[3]} {Period_count_r[4]} {Period_count_r[5]} {Period_count_r[6]} {Period_count_r[7]}]]

#connect_debug_port u_ila_0/clk [get_nets [list clk_200m_BUFG]]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p1[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[9]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[8]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {dac_p2[0]}]
set_property PACKAGE_PIN AE13 [get_ports {dac_p1[9]}]
set_property PACKAGE_PIN AF13 [get_ports {dac_p1[8]}]
set_property PACKAGE_PIN AE12 [get_ports {dac_p1[7]}]
set_property PACKAGE_PIN AF12 [get_ports {dac_p1[6]}]
set_property PACKAGE_PIN AE11 [get_ports {dac_p1[5]}]
set_property PACKAGE_PIN AF10 [get_ports {dac_p1[4]}]
set_property PACKAGE_PIN AE10 [get_ports {dac_p1[3]}]
set_property PACKAGE_PIN AD11 [get_ports {dac_p1[2]}]
set_property PACKAGE_PIN AC12 [get_ports {dac_p1[1]}]
set_property PACKAGE_PIN AD10 [get_ports {dac_p1[0]}]
set_property PACKAGE_PIN Y12 [get_ports {dac_p2[9]}]
set_property PACKAGE_PIN Y11 [get_ports {dac_p2[8]}]
set_property PACKAGE_PIN Y13 [get_ports {dac_p2[7]}]
set_property PACKAGE_PIN W13 [get_ports {dac_p2[6]}]
set_property PACKAGE_PIN AA13 [get_ports {dac_p2[5]}]
set_property PACKAGE_PIN AA12 [get_ports {dac_p2[4]}]
set_property PACKAGE_PIN AB10 [get_ports {dac_p2[3]}]
set_property PACKAGE_PIN Y10 [get_ports {dac_p2[2]}]
set_property PACKAGE_PIN AB11 [get_ports {dac_p2[1]}]
set_property PACKAGE_PIN AA10 [get_ports {dac_p2[0]}]
set_property PACKAGE_PIN AF14 [get_ports dac_pll_locked]
set_property PACKAGE_PIN AF15 [get_ports dac_rst]
set_property IOSTANDARD LVCMOS25 [get_ports dac_pll_locked]
set_property IOSTANDARD LVCMOS25 [get_ports dac_rst]





connect_debug_port u_ila_0/probe0 [get_nets [list {CountRead[0]} {CountRead[1]} {CountRead[2]} {CountRead[3]} {CountRead[4]} {CountRead[5]} {CountRead[6]} {CountRead[7]} {CountRead[8]} {CountRead[9]} {CountRead[10]} {CountRead[11]} {CountRead[12]} {CountRead[13]} {CountRead[14]} {CountRead[15]} {CountRead[16]} {CountRead[17]} {CountRead[18]} {CountRead[19]} {CountRead[20]} {CountRead[21]} {CountRead[22]} {CountRead[23]} {CountRead[24]} {CountRead[25]} {CountRead[26]} {CountRead[27]} {CountRead[28]} {CountRead[29]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {CountWrite[0]} {CountWrite[1]} {CountWrite[2]} {CountWrite[3]} {CountWrite[4]} {CountWrite[5]} {CountWrite[6]} {CountWrite[7]} {CountWrite[8]} {CountWrite[9]} {CountWrite[10]} {CountWrite[11]} {CountWrite[12]} {CountWrite[13]} {CountWrite[14]} {CountWrite[15]} {CountWrite[16]} {CountWrite[17]} {CountWrite[18]} {CountWrite[19]} {CountWrite[20]} {CountWrite[21]} {CountWrite[22]} {CountWrite[23]} {CountWrite[24]} {CountWrite[25]} {CountWrite[26]} {CountWrite[27]} {CountWrite[28]} {CountWrite[29]}]]
connect_debug_port u_ila_0/probe32 [get_nets [list {app_addr_write[0]} {app_addr_write[1]} {app_addr_write[2]} {app_addr_write[3]} {app_addr_write[4]} {app_addr_write[5]} {app_addr_write[6]} {app_addr_write[7]} {app_addr_write[8]} {app_addr_write[9]} {app_addr_write[10]} {app_addr_write[11]} {app_addr_write[12]} {app_addr_write[13]} {app_addr_write[14]} {app_addr_write[15]} {app_addr_write[16]} {app_addr_write[17]} {app_addr_write[18]} {app_addr_write[19]} {app_addr_write[20]} {app_addr_write[21]} {app_addr_write[22]} {app_addr_write[23]} {app_addr_write[24]} {app_addr_write[25]} {app_addr_write[26]} {app_addr_write[27]}]]
















create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list CLK_WIZ_DDR/inst/clk_out2]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Arithmetic_State[0]} {Arithmetic_State[1]} {Arithmetic_State[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {Behind_area[0]} {Behind_area[1]} {Behind_area[2]} {Behind_area[3]} {Behind_area[4]} {Behind_area[5]} {Behind_area[6]} {Behind_area[7]} {Behind_area[8]} {Behind_area[9]} {Behind_area[10]} {Behind_area[11]} {Behind_area[12]} {Behind_area[13]} {Behind_area[14]} {Behind_area[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {CountRead_tem[0]} {CountRead_tem[1]} {CountRead_tem[2]} {CountRead_tem[3]} {CountRead_tem[4]} {CountRead_tem[5]} {CountRead_tem[6]} {CountRead_tem[7]} {CountRead_tem[8]} {CountRead_tem[9]} {CountRead_tem[10]} {CountRead_tem[11]} {CountRead_tem[12]} {CountRead_tem[13]} {CountRead_tem[14]} {CountRead_tem[15]} {CountRead_tem[16]} {CountRead_tem[17]} {CountRead_tem[18]} {CountRead_tem[19]} {CountRead_tem[20]} {CountRead_tem[21]} {CountRead_tem[22]} {CountRead_tem[23]} {CountRead_tem[24]} {CountRead_tem[25]} {CountRead_tem[26]} {CountRead_tem[27]} {CountRead_tem[28]} {CountRead_tem[29]} {CountRead_tem[30]} {CountRead_tem[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {Count[0]} {Count[1]} {Count[2]} {Count[3]} {Count[4]} {Count[5]} {Count[6]} {Count[7]} {Count[8]} {Count[9]} {Count[10]} {Count[11]} {Count[12]} {Count[13]} {Count[14]} {Count[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 3 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {AD_Count[0]} {AD_Count[1]} {AD_Count[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {CountWrite_tem[0]} {CountWrite_tem[1]} {CountWrite_tem[2]} {CountWrite_tem[3]} {CountWrite_tem[4]} {CountWrite_tem[5]} {CountWrite_tem[6]} {CountWrite_tem[7]} {CountWrite_tem[8]} {CountWrite_tem[9]} {CountWrite_tem[10]} {CountWrite_tem[11]} {CountWrite_tem[12]} {CountWrite_tem[13]} {CountWrite_tem[14]} {CountWrite_tem[15]} {CountWrite_tem[16]} {CountWrite_tem[17]} {CountWrite_tem[18]} {CountWrite_tem[19]} {CountWrite_tem[20]} {CountWrite_tem[21]} {CountWrite_tem[22]} {CountWrite_tem[23]} {CountWrite_tem[24]} {CountWrite_tem[25]} {CountWrite_tem[26]} {CountWrite_tem[27]} {CountWrite_tem[28]} {CountWrite_tem[29]} {CountWrite_tem[30]} {CountWrite_tem[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 16 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {Pulse_point_num[0]} {Pulse_point_num[1]} {Pulse_point_num[2]} {Pulse_point_num[3]} {Pulse_point_num[4]} {Pulse_point_num[5]} {Pulse_point_num[6]} {Pulse_point_num[7]} {Pulse_point_num[8]} {Pulse_point_num[9]} {Pulse_point_num[10]} {Pulse_point_num[11]} {Pulse_point_num[12]} {Pulse_point_num[13]} {Pulse_point_num[14]} {Pulse_point_num[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 24 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {Second_moment[0]} {Second_moment[1]} {Second_moment[2]} {Second_moment[3]} {Second_moment[4]} {Second_moment[5]} {Second_moment[6]} {Second_moment[7]} {Second_moment[8]} {Second_moment[9]} {Second_moment[10]} {Second_moment[11]} {Second_moment[12]} {Second_moment[13]} {Second_moment[14]} {Second_moment[15]} {Second_moment[16]} {Second_moment[17]} {Second_moment[18]} {Second_moment[19]} {Second_moment[20]} {Second_moment[21]} {Second_moment[22]} {Second_moment[23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {Mean_value[0]} {Mean_value[1]} {Mean_value[2]} {Mean_value[3]} {Mean_value[4]} {Mean_value[5]} {Mean_value[6]} {Mean_value[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 16 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {Read_Fifo_Out_r[0]} {Read_Fifo_Out_r[1]} {Read_Fifo_Out_r[2]} {Read_Fifo_Out_r[3]} {Read_Fifo_Out_r[4]} {Read_Fifo_Out_r[5]} {Read_Fifo_Out_r[6]} {Read_Fifo_Out_r[7]} {Read_Fifo_Out_r[8]} {Read_Fifo_Out_r[9]} {Read_Fifo_Out_r[10]} {Read_Fifo_Out_r[11]} {Read_Fifo_Out_r[12]} {Read_Fifo_Out_r[13]} {Read_Fifo_Out_r[14]} {Read_Fifo_Out_r[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {ReadPosition[0]} {ReadPosition[1]} {ReadPosition[2]} {ReadPosition[3]} {ReadPosition[4]} {ReadPosition[5]} {ReadPosition[6]} {ReadPosition[7]} {ReadPosition[8]} {ReadPosition[9]} {ReadPosition[10]} {ReadPosition[11]} {ReadPosition[12]} {ReadPosition[13]} {ReadPosition[14]} {ReadPosition[15]} {ReadPosition[16]} {ReadPosition[17]} {ReadPosition[18]} {ReadPosition[19]} {ReadPosition[20]} {ReadPosition[21]} {ReadPosition[22]} {ReadPosition[23]} {ReadPosition[24]} {ReadPosition[25]} {ReadPosition[26]} {ReadPosition[27]} {ReadPosition[28]} {ReadPosition[29]} {ReadPosition[30]} {ReadPosition[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 16 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {Monopulse_data1[0]} {Monopulse_data1[1]} {Monopulse_data1[2]} {Monopulse_data1[3]} {Monopulse_data1[4]} {Monopulse_data1[5]} {Monopulse_data1[6]} {Monopulse_data1[7]} {Monopulse_data1[8]} {Monopulse_data1[9]} {Monopulse_data1[10]} {Monopulse_data1[11]} {Monopulse_data1[12]} {Monopulse_data1[13]} {Monopulse_data1[14]} {Monopulse_data1[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 16 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {Monopulse_num[0]} {Monopulse_num[1]} {Monopulse_num[2]} {Monopulse_num[3]} {Monopulse_num[4]} {Monopulse_num[5]} {Monopulse_num[6]} {Monopulse_num[7]} {Monopulse_num[8]} {Monopulse_num[9]} {Monopulse_num[10]} {Monopulse_num[11]} {Monopulse_num[12]} {Monopulse_num[13]} {Monopulse_num[14]} {Monopulse_num[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {PeriodPoint_num[0]} {PeriodPoint_num[1]} {PeriodPoint_num[2]} {PeriodPoint_num[3]} {PeriodPoint_num[4]} {PeriodPoint_num[5]} {PeriodPoint_num[6]} {PeriodPoint_num[7]} {PeriodPoint_num[8]} {PeriodPoint_num[9]} {PeriodPoint_num[10]} {PeriodPoint_num[11]} {PeriodPoint_num[12]} {PeriodPoint_num[13]} {PeriodPoint_num[14]} {PeriodPoint_num[15]} {PeriodPoint_num[16]} {PeriodPoint_num[17]} {PeriodPoint_num[18]} {PeriodPoint_num[19]} {PeriodPoint_num[20]} {PeriodPoint_num[21]} {PeriodPoint_num[22]} {PeriodPoint_num[23]} {PeriodPoint_num[24]} {PeriodPoint_num[25]} {PeriodPoint_num[26]} {PeriodPoint_num[27]} {PeriodPoint_num[28]} {PeriodPoint_num[29]} {PeriodPoint_num[30]} {PeriodPoint_num[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 6 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {Period_count[0]} {Period_count[1]} {Period_count[2]} {Period_count[3]} {Period_count[4]} {Period_count[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 11 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {Read_Fifo_rusdw_o[0]} {Read_Fifo_rusdw_o[1]} {Read_Fifo_rusdw_o[2]} {Read_Fifo_rusdw_o[3]} {Read_Fifo_rusdw_o[4]} {Read_Fifo_rusdw_o[5]} {Read_Fifo_rusdw_o[6]} {Read_Fifo_rusdw_o[7]} {Read_Fifo_rusdw_o[8]} {Read_Fifo_rusdw_o[9]} {Read_Fifo_rusdw_o[10]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 8 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {Monopulse_data_1[0]} {Monopulse_data_1[1]} {Monopulse_data_1[2]} {Monopulse_data_1[3]} {Monopulse_data_1[4]} {Monopulse_data_1[5]} {Monopulse_data_1[6]} {Monopulse_data_1[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 41 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {SendToArm_Data[0]} {SendToArm_Data[1]} {SendToArm_Data[2]} {SendToArm_Data[3]} {SendToArm_Data[4]} {SendToArm_Data[5]} {SendToArm_Data[6]} {SendToArm_Data[7]} {SendToArm_Data[8]} {SendToArm_Data[9]} {SendToArm_Data[10]} {SendToArm_Data[11]} {SendToArm_Data[12]} {SendToArm_Data[13]} {SendToArm_Data[14]} {SendToArm_Data[15]} {SendToArm_Data[16]} {SendToArm_Data[17]} {SendToArm_Data[18]} {SendToArm_Data[19]} {SendToArm_Data[20]} {SendToArm_Data[21]} {SendToArm_Data[22]} {SendToArm_Data[23]} {SendToArm_Data[24]} {SendToArm_Data[25]} {SendToArm_Data[26]} {SendToArm_Data[27]} {SendToArm_Data[28]} {SendToArm_Data[29]} {SendToArm_Data[30]} {SendToArm_Data[31]} {SendToArm_Data[32]} {SendToArm_Data[33]} {SendToArm_Data[34]} {SendToArm_Data[35]} {SendToArm_Data[36]} {SendToArm_Data[37]} {SendToArm_Data[38]} {SendToArm_Data[39]} {SendToArm_Data[40]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 16 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {Total_area[0]} {Total_area[1]} {Total_area[2]} {Total_area[3]} {Total_area[4]} {Total_area[5]} {Total_area[6]} {Total_area[7]} {Total_area[8]} {Total_area[9]} {Total_area[10]} {Total_area[11]} {Total_area[12]} {Total_area[13]} {Total_area[14]} {Total_area[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 2 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {WaveState[0]} {WaveState[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 8 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {Monopulse_data_01[0]} {Monopulse_data_01[1]} {Monopulse_data_01[2]} {Monopulse_data_01[3]} {Monopulse_data_01[4]} {Monopulse_data_01[5]} {Monopulse_data_01[6]} {Monopulse_data_01[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 16 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {Front_area[0]} {Front_area[1]} {Front_area[2]} {Front_area[3]} {Front_area[4]} {Front_area[5]} {Front_area[6]} {Front_area[7]} {Front_area[8]} {Front_area[9]} {Front_area[10]} {Front_area[11]} {Front_area[12]} {Front_area[13]} {Front_area[14]} {Front_area[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 16 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {Total_area_reg[0]} {Total_area_reg[1]} {Total_area_reg[2]} {Total_area_reg[3]} {Total_area_reg[4]} {Total_area_reg[5]} {Total_area_reg[6]} {Total_area_reg[7]} {Total_area_reg[8]} {Total_area_reg[9]} {Total_area_reg[10]} {Total_area_reg[11]} {Total_area_reg[12]} {Total_area_reg[13]} {Total_area_reg[14]} {Total_area_reg[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 16 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {Read_Fifo_Out[0]} {Read_Fifo_Out[1]} {Read_Fifo_Out[2]} {Read_Fifo_Out[3]} {Read_Fifo_Out[4]} {Read_Fifo_Out[5]} {Read_Fifo_Out[6]} {Read_Fifo_Out[7]} {Read_Fifo_Out[8]} {Read_Fifo_Out[9]} {Read_Fifo_Out[10]} {Read_Fifo_Out[11]} {Read_Fifo_Out[12]} {Read_Fifo_Out[13]} {Read_Fifo_Out[14]} {Read_Fifo_Out[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 21 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {Square_data[0]} {Square_data[1]} {Square_data[2]} {Square_data[3]} {Square_data[4]} {Square_data[5]} {Square_data[6]} {Square_data[7]} {Square_data[8]} {Square_data[9]} {Square_data[10]} {Square_data[11]} {Square_data[12]} {Square_data[13]} {Square_data[14]} {Square_data[15]} {Square_data[16]} {Square_data[17]} {Square_data[18]} {Square_data[19]} {Square_data[20]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 128 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {Write_Fifo_Out[0]} {Write_Fifo_Out[1]} {Write_Fifo_Out[2]} {Write_Fifo_Out[3]} {Write_Fifo_Out[4]} {Write_Fifo_Out[5]} {Write_Fifo_Out[6]} {Write_Fifo_Out[7]} {Write_Fifo_Out[8]} {Write_Fifo_Out[9]} {Write_Fifo_Out[10]} {Write_Fifo_Out[11]} {Write_Fifo_Out[12]} {Write_Fifo_Out[13]} {Write_Fifo_Out[14]} {Write_Fifo_Out[15]} {Write_Fifo_Out[16]} {Write_Fifo_Out[17]} {Write_Fifo_Out[18]} {Write_Fifo_Out[19]} {Write_Fifo_Out[20]} {Write_Fifo_Out[21]} {Write_Fifo_Out[22]} {Write_Fifo_Out[23]} {Write_Fifo_Out[24]} {Write_Fifo_Out[25]} {Write_Fifo_Out[26]} {Write_Fifo_Out[27]} {Write_Fifo_Out[28]} {Write_Fifo_Out[29]} {Write_Fifo_Out[30]} {Write_Fifo_Out[31]} {Write_Fifo_Out[32]} {Write_Fifo_Out[33]} {Write_Fifo_Out[34]} {Write_Fifo_Out[35]} {Write_Fifo_Out[36]} {Write_Fifo_Out[37]} {Write_Fifo_Out[38]} {Write_Fifo_Out[39]} {Write_Fifo_Out[40]} {Write_Fifo_Out[41]} {Write_Fifo_Out[42]} {Write_Fifo_Out[43]} {Write_Fifo_Out[44]} {Write_Fifo_Out[45]} {Write_Fifo_Out[46]} {Write_Fifo_Out[47]} {Write_Fifo_Out[48]} {Write_Fifo_Out[49]} {Write_Fifo_Out[50]} {Write_Fifo_Out[51]} {Write_Fifo_Out[52]} {Write_Fifo_Out[53]} {Write_Fifo_Out[54]} {Write_Fifo_Out[55]} {Write_Fifo_Out[56]} {Write_Fifo_Out[57]} {Write_Fifo_Out[58]} {Write_Fifo_Out[59]} {Write_Fifo_Out[60]} {Write_Fifo_Out[61]} {Write_Fifo_Out[62]} {Write_Fifo_Out[63]} {Write_Fifo_Out[64]} {Write_Fifo_Out[65]} {Write_Fifo_Out[66]} {Write_Fifo_Out[67]} {Write_Fifo_Out[68]} {Write_Fifo_Out[69]} {Write_Fifo_Out[70]} {Write_Fifo_Out[71]} {Write_Fifo_Out[72]} {Write_Fifo_Out[73]} {Write_Fifo_Out[74]} {Write_Fifo_Out[75]} {Write_Fifo_Out[76]} {Write_Fifo_Out[77]} {Write_Fifo_Out[78]} {Write_Fifo_Out[79]} {Write_Fifo_Out[80]} {Write_Fifo_Out[81]} {Write_Fifo_Out[82]} {Write_Fifo_Out[83]} {Write_Fifo_Out[84]} {Write_Fifo_Out[85]} {Write_Fifo_Out[86]} {Write_Fifo_Out[87]} {Write_Fifo_Out[88]} {Write_Fifo_Out[89]} {Write_Fifo_Out[90]} {Write_Fifo_Out[91]} {Write_Fifo_Out[92]} {Write_Fifo_Out[93]} {Write_Fifo_Out[94]} {Write_Fifo_Out[95]} {Write_Fifo_Out[96]} {Write_Fifo_Out[97]} {Write_Fifo_Out[98]} {Write_Fifo_Out[99]} {Write_Fifo_Out[100]} {Write_Fifo_Out[101]} {Write_Fifo_Out[102]} {Write_Fifo_Out[103]} {Write_Fifo_Out[104]} {Write_Fifo_Out[105]} {Write_Fifo_Out[106]} {Write_Fifo_Out[107]} {Write_Fifo_Out[108]} {Write_Fifo_Out[109]} {Write_Fifo_Out[110]} {Write_Fifo_Out[111]} {Write_Fifo_Out[112]} {Write_Fifo_Out[113]} {Write_Fifo_Out[114]} {Write_Fifo_Out[115]} {Write_Fifo_Out[116]} {Write_Fifo_Out[117]} {Write_Fifo_Out[118]} {Write_Fifo_Out[119]} {Write_Fifo_Out[120]} {Write_Fifo_Out[121]} {Write_Fifo_Out[122]} {Write_Fifo_Out[123]} {Write_Fifo_Out[124]} {Write_Fifo_Out[125]} {Write_Fifo_Out[126]} {Write_Fifo_Out[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 32 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {MonopulsePosition[0]} {MonopulsePosition[1]} {MonopulsePosition[2]} {MonopulsePosition[3]} {MonopulsePosition[4]} {MonopulsePosition[5]} {MonopulsePosition[6]} {MonopulsePosition[7]} {MonopulsePosition[8]} {MonopulsePosition[9]} {MonopulsePosition[10]} {MonopulsePosition[11]} {MonopulsePosition[12]} {MonopulsePosition[13]} {MonopulsePosition[14]} {MonopulsePosition[15]} {MonopulsePosition[16]} {MonopulsePosition[17]} {MonopulsePosition[18]} {MonopulsePosition[19]} {MonopulsePosition[20]} {MonopulsePosition[21]} {MonopulsePosition[22]} {MonopulsePosition[23]} {MonopulsePosition[24]} {MonopulsePosition[25]} {MonopulsePosition[26]} {MonopulsePosition[27]} {MonopulsePosition[28]} {MonopulsePosition[29]} {MonopulsePosition[30]} {MonopulsePosition[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 16 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {Monopulse_num_reg[0]} {Monopulse_num_reg[1]} {Monopulse_num_reg[2]} {Monopulse_num_reg[3]} {Monopulse_num_reg[4]} {Monopulse_num_reg[5]} {Monopulse_num_reg[6]} {Monopulse_num_reg[7]} {Monopulse_num_reg[8]} {Monopulse_num_reg[9]} {Monopulse_num_reg[10]} {Monopulse_num_reg[11]} {Monopulse_num_reg[12]} {Monopulse_num_reg[13]} {Monopulse_num_reg[14]} {Monopulse_num_reg[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 8 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {Write_Fifo_datain[0]} {Write_Fifo_datain[1]} {Write_Fifo_datain[2]} {Write_Fifo_datain[3]} {Write_Fifo_datain[4]} {Write_Fifo_datain[5]} {Write_Fifo_datain[6]} {Write_Fifo_datain[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 8 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {Monopulse_data_00[0]} {Monopulse_data_00[1]} {Monopulse_data_00[2]} {Monopulse_data_00[3]} {Monopulse_data_00[4]} {Monopulse_data_00[5]} {Monopulse_data_00[6]} {Monopulse_data_00[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 16 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {Read_num[0]} {Read_num[1]} {Read_num[2]} {Read_num[3]} {Read_num[4]} {Read_num[5]} {Read_num[6]} {Read_num[7]} {Read_num[8]} {Read_num[9]} {Read_num[10]} {Read_num[11]} {Read_num[12]} {Read_num[13]} {Read_num[14]} {Read_num[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 41 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {Fourth_moment[0]} {Fourth_moment[1]} {Fourth_moment[2]} {Fourth_moment[3]} {Fourth_moment[4]} {Fourth_moment[5]} {Fourth_moment[6]} {Fourth_moment[7]} {Fourth_moment[8]} {Fourth_moment[9]} {Fourth_moment[10]} {Fourth_moment[11]} {Fourth_moment[12]} {Fourth_moment[13]} {Fourth_moment[14]} {Fourth_moment[15]} {Fourth_moment[16]} {Fourth_moment[17]} {Fourth_moment[18]} {Fourth_moment[19]} {Fourth_moment[20]} {Fourth_moment[21]} {Fourth_moment[22]} {Fourth_moment[23]} {Fourth_moment[24]} {Fourth_moment[25]} {Fourth_moment[26]} {Fourth_moment[27]} {Fourth_moment[28]} {Fourth_moment[29]} {Fourth_moment[30]} {Fourth_moment[31]} {Fourth_moment[32]} {Fourth_moment[33]} {Fourth_moment[34]} {Fourth_moment[35]} {Fourth_moment[36]} {Fourth_moment[37]} {Fourth_moment[38]} {Fourth_moment[39]} {Fourth_moment[40]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 16 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {Period_condition[0]} {Period_condition[1]} {Period_condition[2]} {Period_condition[3]} {Period_condition[4]} {Period_condition[5]} {Period_condition[6]} {Period_condition[7]} {Period_condition[8]} {Period_condition[9]} {Period_condition[10]} {Period_condition[11]} {Period_condition[12]} {Period_condition[13]} {Period_condition[14]} {Period_condition[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 8 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {Mean_value_remainders[0]} {Mean_value_remainders[1]} {Mean_value_remainders[2]} {Mean_value_remainders[3]} {Mean_value_remainders[4]} {Mean_value_remainders[5]} {Mean_value_remainders[6]} {Mean_value_remainders[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 33 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {Third_moment[0]} {Third_moment[1]} {Third_moment[2]} {Third_moment[3]} {Third_moment[4]} {Third_moment[5]} {Third_moment[6]} {Third_moment[7]} {Third_moment[8]} {Third_moment[9]} {Third_moment[10]} {Third_moment[11]} {Third_moment[12]} {Third_moment[13]} {Third_moment[14]} {Third_moment[15]} {Third_moment[16]} {Third_moment[17]} {Third_moment[18]} {Third_moment[19]} {Third_moment[20]} {Third_moment[21]} {Third_moment[22]} {Third_moment[23]} {Third_moment[24]} {Third_moment[25]} {Third_moment[26]} {Third_moment[27]} {Third_moment[28]} {Third_moment[29]} {Third_moment[30]} {Third_moment[31]} {Third_moment[32]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 8 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {Read_Fifo_wusdw_o[0]} {Read_Fifo_wusdw_o[1]} {Read_Fifo_wusdw_o[2]} {Read_Fifo_wusdw_o[3]} {Read_Fifo_wusdw_o[4]} {Read_Fifo_wusdw_o[5]} {Read_Fifo_wusdw_o[6]} {Read_Fifo_wusdw_o[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 8 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {Write_Fifo_rusdw_o[0]} {Write_Fifo_rusdw_o[1]} {Write_Fifo_rusdw_o[2]} {Write_Fifo_rusdw_o[3]} {Write_Fifo_rusdw_o[4]} {Write_Fifo_rusdw_o[5]} {Write_Fifo_rusdw_o[6]} {Write_Fifo_rusdw_o[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 8 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {Peak_value[0]} {Peak_value[1]} {Peak_value[2]} {Peak_value[3]} {Peak_value[4]} {Peak_value[5]} {Peak_value[6]} {Peak_value[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 8 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {SendToArm_Count[0]} {SendToArm_Count[1]} {SendToArm_Count[2]} {SendToArm_Count[3]} {SendToArm_Count[4]} {SendToArm_Count[5]} {SendToArm_Count[6]} {SendToArm_Count[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 128 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {ddr3_wr_data_r[0]} {ddr3_wr_data_r[1]} {ddr3_wr_data_r[2]} {ddr3_wr_data_r[3]} {ddr3_wr_data_r[4]} {ddr3_wr_data_r[5]} {ddr3_wr_data_r[6]} {ddr3_wr_data_r[7]} {ddr3_wr_data_r[8]} {ddr3_wr_data_r[9]} {ddr3_wr_data_r[10]} {ddr3_wr_data_r[11]} {ddr3_wr_data_r[12]} {ddr3_wr_data_r[13]} {ddr3_wr_data_r[14]} {ddr3_wr_data_r[15]} {ddr3_wr_data_r[16]} {ddr3_wr_data_r[17]} {ddr3_wr_data_r[18]} {ddr3_wr_data_r[19]} {ddr3_wr_data_r[20]} {ddr3_wr_data_r[21]} {ddr3_wr_data_r[22]} {ddr3_wr_data_r[23]} {ddr3_wr_data_r[24]} {ddr3_wr_data_r[25]} {ddr3_wr_data_r[26]} {ddr3_wr_data_r[27]} {ddr3_wr_data_r[28]} {ddr3_wr_data_r[29]} {ddr3_wr_data_r[30]} {ddr3_wr_data_r[31]} {ddr3_wr_data_r[32]} {ddr3_wr_data_r[33]} {ddr3_wr_data_r[34]} {ddr3_wr_data_r[35]} {ddr3_wr_data_r[36]} {ddr3_wr_data_r[37]} {ddr3_wr_data_r[38]} {ddr3_wr_data_r[39]} {ddr3_wr_data_r[40]} {ddr3_wr_data_r[41]} {ddr3_wr_data_r[42]} {ddr3_wr_data_r[43]} {ddr3_wr_data_r[44]} {ddr3_wr_data_r[45]} {ddr3_wr_data_r[46]} {ddr3_wr_data_r[47]} {ddr3_wr_data_r[48]} {ddr3_wr_data_r[49]} {ddr3_wr_data_r[50]} {ddr3_wr_data_r[51]} {ddr3_wr_data_r[52]} {ddr3_wr_data_r[53]} {ddr3_wr_data_r[54]} {ddr3_wr_data_r[55]} {ddr3_wr_data_r[56]} {ddr3_wr_data_r[57]} {ddr3_wr_data_r[58]} {ddr3_wr_data_r[59]} {ddr3_wr_data_r[60]} {ddr3_wr_data_r[61]} {ddr3_wr_data_r[62]} {ddr3_wr_data_r[63]} {ddr3_wr_data_r[64]} {ddr3_wr_data_r[65]} {ddr3_wr_data_r[66]} {ddr3_wr_data_r[67]} {ddr3_wr_data_r[68]} {ddr3_wr_data_r[69]} {ddr3_wr_data_r[70]} {ddr3_wr_data_r[71]} {ddr3_wr_data_r[72]} {ddr3_wr_data_r[73]} {ddr3_wr_data_r[74]} {ddr3_wr_data_r[75]} {ddr3_wr_data_r[76]} {ddr3_wr_data_r[77]} {ddr3_wr_data_r[78]} {ddr3_wr_data_r[79]} {ddr3_wr_data_r[80]} {ddr3_wr_data_r[81]} {ddr3_wr_data_r[82]} {ddr3_wr_data_r[83]} {ddr3_wr_data_r[84]} {ddr3_wr_data_r[85]} {ddr3_wr_data_r[86]} {ddr3_wr_data_r[87]} {ddr3_wr_data_r[88]} {ddr3_wr_data_r[89]} {ddr3_wr_data_r[90]} {ddr3_wr_data_r[91]} {ddr3_wr_data_r[92]} {ddr3_wr_data_r[93]} {ddr3_wr_data_r[94]} {ddr3_wr_data_r[95]} {ddr3_wr_data_r[96]} {ddr3_wr_data_r[97]} {ddr3_wr_data_r[98]} {ddr3_wr_data_r[99]} {ddr3_wr_data_r[100]} {ddr3_wr_data_r[101]} {ddr3_wr_data_r[102]} {ddr3_wr_data_r[103]} {ddr3_wr_data_r[104]} {ddr3_wr_data_r[105]} {ddr3_wr_data_r[106]} {ddr3_wr_data_r[107]} {ddr3_wr_data_r[108]} {ddr3_wr_data_r[109]} {ddr3_wr_data_r[110]} {ddr3_wr_data_r[111]} {ddr3_wr_data_r[112]} {ddr3_wr_data_r[113]} {ddr3_wr_data_r[114]} {ddr3_wr_data_r[115]} {ddr3_wr_data_r[116]} {ddr3_wr_data_r[117]} {ddr3_wr_data_r[118]} {ddr3_wr_data_r[119]} {ddr3_wr_data_r[120]} {ddr3_wr_data_r[121]} {ddr3_wr_data_r[122]} {ddr3_wr_data_r[123]} {ddr3_wr_data_r[124]} {ddr3_wr_data_r[125]} {ddr3_wr_data_r[126]} {ddr3_wr_data_r[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 16 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {app_rd_data5[0]} {app_rd_data5[1]} {app_rd_data5[2]} {app_rd_data5[3]} {app_rd_data5[4]} {app_rd_data5[5]} {app_rd_data5[6]} {app_rd_data5[7]} {app_rd_data5[8]} {app_rd_data5[9]} {app_rd_data5[10]} {app_rd_data5[11]} {app_rd_data5[12]} {app_rd_data5[13]} {app_rd_data5[14]} {app_rd_data5[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 16 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {app_rd_data4[0]} {app_rd_data4[1]} {app_rd_data4[2]} {app_rd_data4[3]} {app_rd_data4[4]} {app_rd_data4[5]} {app_rd_data4[6]} {app_rd_data4[7]} {app_rd_data4[8]} {app_rd_data4[9]} {app_rd_data4[10]} {app_rd_data4[11]} {app_rd_data4[12]} {app_rd_data4[13]} {app_rd_data4[14]} {app_rd_data4[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 16 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {app_rd_data2[0]} {app_rd_data2[1]} {app_rd_data2[2]} {app_rd_data2[3]} {app_rd_data2[4]} {app_rd_data2[5]} {app_rd_data2[6]} {app_rd_data2[7]} {app_rd_data2[8]} {app_rd_data2[9]} {app_rd_data2[10]} {app_rd_data2[11]} {app_rd_data2[12]} {app_rd_data2[13]} {app_rd_data2[14]} {app_rd_data2[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 128 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {app_wdf_data[0]} {app_wdf_data[1]} {app_wdf_data[2]} {app_wdf_data[3]} {app_wdf_data[4]} {app_wdf_data[5]} {app_wdf_data[6]} {app_wdf_data[7]} {app_wdf_data[8]} {app_wdf_data[9]} {app_wdf_data[10]} {app_wdf_data[11]} {app_wdf_data[12]} {app_wdf_data[13]} {app_wdf_data[14]} {app_wdf_data[15]} {app_wdf_data[16]} {app_wdf_data[17]} {app_wdf_data[18]} {app_wdf_data[19]} {app_wdf_data[20]} {app_wdf_data[21]} {app_wdf_data[22]} {app_wdf_data[23]} {app_wdf_data[24]} {app_wdf_data[25]} {app_wdf_data[26]} {app_wdf_data[27]} {app_wdf_data[28]} {app_wdf_data[29]} {app_wdf_data[30]} {app_wdf_data[31]} {app_wdf_data[32]} {app_wdf_data[33]} {app_wdf_data[34]} {app_wdf_data[35]} {app_wdf_data[36]} {app_wdf_data[37]} {app_wdf_data[38]} {app_wdf_data[39]} {app_wdf_data[40]} {app_wdf_data[41]} {app_wdf_data[42]} {app_wdf_data[43]} {app_wdf_data[44]} {app_wdf_data[45]} {app_wdf_data[46]} {app_wdf_data[47]} {app_wdf_data[48]} {app_wdf_data[49]} {app_wdf_data[50]} {app_wdf_data[51]} {app_wdf_data[52]} {app_wdf_data[53]} {app_wdf_data[54]} {app_wdf_data[55]} {app_wdf_data[56]} {app_wdf_data[57]} {app_wdf_data[58]} {app_wdf_data[59]} {app_wdf_data[60]} {app_wdf_data[61]} {app_wdf_data[62]} {app_wdf_data[63]} {app_wdf_data[64]} {app_wdf_data[65]} {app_wdf_data[66]} {app_wdf_data[67]} {app_wdf_data[68]} {app_wdf_data[69]} {app_wdf_data[70]} {app_wdf_data[71]} {app_wdf_data[72]} {app_wdf_data[73]} {app_wdf_data[74]} {app_wdf_data[75]} {app_wdf_data[76]} {app_wdf_data[77]} {app_wdf_data[78]} {app_wdf_data[79]} {app_wdf_data[80]} {app_wdf_data[81]} {app_wdf_data[82]} {app_wdf_data[83]} {app_wdf_data[84]} {app_wdf_data[85]} {app_wdf_data[86]} {app_wdf_data[87]} {app_wdf_data[88]} {app_wdf_data[89]} {app_wdf_data[90]} {app_wdf_data[91]} {app_wdf_data[92]} {app_wdf_data[93]} {app_wdf_data[94]} {app_wdf_data[95]} {app_wdf_data[96]} {app_wdf_data[97]} {app_wdf_data[98]} {app_wdf_data[99]} {app_wdf_data[100]} {app_wdf_data[101]} {app_wdf_data[102]} {app_wdf_data[103]} {app_wdf_data[104]} {app_wdf_data[105]} {app_wdf_data[106]} {app_wdf_data[107]} {app_wdf_data[108]} {app_wdf_data[109]} {app_wdf_data[110]} {app_wdf_data[111]} {app_wdf_data[112]} {app_wdf_data[113]} {app_wdf_data[114]} {app_wdf_data[115]} {app_wdf_data[116]} {app_wdf_data[117]} {app_wdf_data[118]} {app_wdf_data[119]} {app_wdf_data[120]} {app_wdf_data[121]} {app_wdf_data[122]} {app_wdf_data[123]} {app_wdf_data[124]} {app_wdf_data[125]} {app_wdf_data[126]} {app_wdf_data[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 16 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {app_rd_data8[0]} {app_rd_data8[1]} {app_rd_data8[2]} {app_rd_data8[3]} {app_rd_data8[4]} {app_rd_data8[5]} {app_rd_data8[6]} {app_rd_data8[7]} {app_rd_data8[8]} {app_rd_data8[9]} {app_rd_data8[10]} {app_rd_data8[11]} {app_rd_data8[12]} {app_rd_data8[13]} {app_rd_data8[14]} {app_rd_data8[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 128 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {ddr3_wr_data[0]} {ddr3_wr_data[1]} {ddr3_wr_data[2]} {ddr3_wr_data[3]} {ddr3_wr_data[4]} {ddr3_wr_data[5]} {ddr3_wr_data[6]} {ddr3_wr_data[7]} {ddr3_wr_data[8]} {ddr3_wr_data[9]} {ddr3_wr_data[10]} {ddr3_wr_data[11]} {ddr3_wr_data[12]} {ddr3_wr_data[13]} {ddr3_wr_data[14]} {ddr3_wr_data[15]} {ddr3_wr_data[16]} {ddr3_wr_data[17]} {ddr3_wr_data[18]} {ddr3_wr_data[19]} {ddr3_wr_data[20]} {ddr3_wr_data[21]} {ddr3_wr_data[22]} {ddr3_wr_data[23]} {ddr3_wr_data[24]} {ddr3_wr_data[25]} {ddr3_wr_data[26]} {ddr3_wr_data[27]} {ddr3_wr_data[28]} {ddr3_wr_data[29]} {ddr3_wr_data[30]} {ddr3_wr_data[31]} {ddr3_wr_data[32]} {ddr3_wr_data[33]} {ddr3_wr_data[34]} {ddr3_wr_data[35]} {ddr3_wr_data[36]} {ddr3_wr_data[37]} {ddr3_wr_data[38]} {ddr3_wr_data[39]} {ddr3_wr_data[40]} {ddr3_wr_data[41]} {ddr3_wr_data[42]} {ddr3_wr_data[43]} {ddr3_wr_data[44]} {ddr3_wr_data[45]} {ddr3_wr_data[46]} {ddr3_wr_data[47]} {ddr3_wr_data[48]} {ddr3_wr_data[49]} {ddr3_wr_data[50]} {ddr3_wr_data[51]} {ddr3_wr_data[52]} {ddr3_wr_data[53]} {ddr3_wr_data[54]} {ddr3_wr_data[55]} {ddr3_wr_data[56]} {ddr3_wr_data[57]} {ddr3_wr_data[58]} {ddr3_wr_data[59]} {ddr3_wr_data[60]} {ddr3_wr_data[61]} {ddr3_wr_data[62]} {ddr3_wr_data[63]} {ddr3_wr_data[64]} {ddr3_wr_data[65]} {ddr3_wr_data[66]} {ddr3_wr_data[67]} {ddr3_wr_data[68]} {ddr3_wr_data[69]} {ddr3_wr_data[70]} {ddr3_wr_data[71]} {ddr3_wr_data[72]} {ddr3_wr_data[73]} {ddr3_wr_data[74]} {ddr3_wr_data[75]} {ddr3_wr_data[76]} {ddr3_wr_data[77]} {ddr3_wr_data[78]} {ddr3_wr_data[79]} {ddr3_wr_data[80]} {ddr3_wr_data[81]} {ddr3_wr_data[82]} {ddr3_wr_data[83]} {ddr3_wr_data[84]} {ddr3_wr_data[85]} {ddr3_wr_data[86]} {ddr3_wr_data[87]} {ddr3_wr_data[88]} {ddr3_wr_data[89]} {ddr3_wr_data[90]} {ddr3_wr_data[91]} {ddr3_wr_data[92]} {ddr3_wr_data[93]} {ddr3_wr_data[94]} {ddr3_wr_data[95]} {ddr3_wr_data[96]} {ddr3_wr_data[97]} {ddr3_wr_data[98]} {ddr3_wr_data[99]} {ddr3_wr_data[100]} {ddr3_wr_data[101]} {ddr3_wr_data[102]} {ddr3_wr_data[103]} {ddr3_wr_data[104]} {ddr3_wr_data[105]} {ddr3_wr_data[106]} {ddr3_wr_data[107]} {ddr3_wr_data[108]} {ddr3_wr_data[109]} {ddr3_wr_data[110]} {ddr3_wr_data[111]} {ddr3_wr_data[112]} {ddr3_wr_data[113]} {ddr3_wr_data[114]} {ddr3_wr_data[115]} {ddr3_wr_data[116]} {ddr3_wr_data[117]} {ddr3_wr_data[118]} {ddr3_wr_data[119]} {ddr3_wr_data[120]} {ddr3_wr_data[121]} {ddr3_wr_data[122]} {ddr3_wr_data[123]} {ddr3_wr_data[124]} {ddr3_wr_data[125]} {ddr3_wr_data[126]} {ddr3_wr_data[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 16 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {app_rd_data7[0]} {app_rd_data7[1]} {app_rd_data7[2]} {app_rd_data7[3]} {app_rd_data7[4]} {app_rd_data7[5]} {app_rd_data7[6]} {app_rd_data7[7]} {app_rd_data7[8]} {app_rd_data7[9]} {app_rd_data7[10]} {app_rd_data7[11]} {app_rd_data7[12]} {app_rd_data7[13]} {app_rd_data7[14]} {app_rd_data7[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 16 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {time_cnt[0]} {time_cnt[1]} {time_cnt[2]} {time_cnt[3]} {time_cnt[4]} {time_cnt[5]} {time_cnt[6]} {time_cnt[7]} {time_cnt[8]} {time_cnt[9]} {time_cnt[10]} {time_cnt[11]} {time_cnt[12]} {time_cnt[13]} {time_cnt[14]} {time_cnt[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 16 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {app_rd_data6[0]} {app_rd_data6[1]} {app_rd_data6[2]} {app_rd_data6[3]} {app_rd_data6[4]} {app_rd_data6[5]} {app_rd_data6[6]} {app_rd_data6[7]} {app_rd_data6[8]} {app_rd_data6[9]} {app_rd_data6[10]} {app_rd_data6[11]} {app_rd_data6[12]} {app_rd_data6[13]} {app_rd_data6[14]} {app_rd_data6[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 8 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {bit_count[0]} {bit_count[1]} {bit_count[2]} {bit_count[3]} {bit_count[4]} {bit_count[5]} {bit_count[6]} {bit_count[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 16 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {ii[0]} {ii[1]} {ii[2]} {ii[3]} {ii[4]} {ii[5]} {ii[6]} {ii[7]} {ii[8]} {ii[9]} {ii[10]} {ii[11]} {ii[12]} {ii[13]} {ii[14]} {ii[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 16 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {app_rd_data3[0]} {app_rd_data3[1]} {app_rd_data3[2]} {app_rd_data3[3]} {app_rd_data3[4]} {app_rd_data3[5]} {app_rd_data3[6]} {app_rd_data3[7]} {app_rd_data3[8]} {app_rd_data3[9]} {app_rd_data3[10]} {app_rd_data3[11]} {app_rd_data3[12]} {app_rd_data3[13]} {app_rd_data3[14]} {app_rd_data3[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 4 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {state[0]} {state[1]} {state[2]} {state[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 16 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {app_rd_data1[0]} {app_rd_data1[1]} {app_rd_data1[2]} {app_rd_data1[3]} {app_rd_data1[4]} {app_rd_data1[5]} {app_rd_data1[6]} {app_rd_data1[7]} {app_rd_data1[8]} {app_rd_data1[9]} {app_rd_data1[10]} {app_rd_data1[11]} {app_rd_data1[12]} {app_rd_data1[13]} {app_rd_data1[14]} {app_rd_data1[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property port_width 16 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {time_cnt_n[0]} {time_cnt_n[1]} {time_cnt_n[2]} {time_cnt_n[3]} {time_cnt_n[4]} {time_cnt_n[5]} {time_cnt_n[6]} {time_cnt_n[7]} {time_cnt_n[8]} {time_cnt_n[9]} {time_cnt_n[10]} {time_cnt_n[11]} {time_cnt_n[12]} {time_cnt_n[13]} {time_cnt_n[14]} {time_cnt_n[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
set_property port_width 8 [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {adc_data[0]} {adc_data[1]} {adc_data[2]} {adc_data[3]} {adc_data[4]} {adc_data[5]} {adc_data[6]} {adc_data[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
set_property port_width 4 [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {state1[0]} {state1[1]} {state1[2]} {state1[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
set_property port_width 128 [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {app_rd_data[0]} {app_rd_data[1]} {app_rd_data[2]} {app_rd_data[3]} {app_rd_data[4]} {app_rd_data[5]} {app_rd_data[6]} {app_rd_data[7]} {app_rd_data[8]} {app_rd_data[9]} {app_rd_data[10]} {app_rd_data[11]} {app_rd_data[12]} {app_rd_data[13]} {app_rd_data[14]} {app_rd_data[15]} {app_rd_data[16]} {app_rd_data[17]} {app_rd_data[18]} {app_rd_data[19]} {app_rd_data[20]} {app_rd_data[21]} {app_rd_data[22]} {app_rd_data[23]} {app_rd_data[24]} {app_rd_data[25]} {app_rd_data[26]} {app_rd_data[27]} {app_rd_data[28]} {app_rd_data[29]} {app_rd_data[30]} {app_rd_data[31]} {app_rd_data[32]} {app_rd_data[33]} {app_rd_data[34]} {app_rd_data[35]} {app_rd_data[36]} {app_rd_data[37]} {app_rd_data[38]} {app_rd_data[39]} {app_rd_data[40]} {app_rd_data[41]} {app_rd_data[42]} {app_rd_data[43]} {app_rd_data[44]} {app_rd_data[45]} {app_rd_data[46]} {app_rd_data[47]} {app_rd_data[48]} {app_rd_data[49]} {app_rd_data[50]} {app_rd_data[51]} {app_rd_data[52]} {app_rd_data[53]} {app_rd_data[54]} {app_rd_data[55]} {app_rd_data[56]} {app_rd_data[57]} {app_rd_data[58]} {app_rd_data[59]} {app_rd_data[60]} {app_rd_data[61]} {app_rd_data[62]} {app_rd_data[63]} {app_rd_data[64]} {app_rd_data[65]} {app_rd_data[66]} {app_rd_data[67]} {app_rd_data[68]} {app_rd_data[69]} {app_rd_data[70]} {app_rd_data[71]} {app_rd_data[72]} {app_rd_data[73]} {app_rd_data[74]} {app_rd_data[75]} {app_rd_data[76]} {app_rd_data[77]} {app_rd_data[78]} {app_rd_data[79]} {app_rd_data[80]} {app_rd_data[81]} {app_rd_data[82]} {app_rd_data[83]} {app_rd_data[84]} {app_rd_data[85]} {app_rd_data[86]} {app_rd_data[87]} {app_rd_data[88]} {app_rd_data[89]} {app_rd_data[90]} {app_rd_data[91]} {app_rd_data[92]} {app_rd_data[93]} {app_rd_data[94]} {app_rd_data[95]} {app_rd_data[96]} {app_rd_data[97]} {app_rd_data[98]} {app_rd_data[99]} {app_rd_data[100]} {app_rd_data[101]} {app_rd_data[102]} {app_rd_data[103]} {app_rd_data[104]} {app_rd_data[105]} {app_rd_data[106]} {app_rd_data[107]} {app_rd_data[108]} {app_rd_data[109]} {app_rd_data[110]} {app_rd_data[111]} {app_rd_data[112]} {app_rd_data[113]} {app_rd_data[114]} {app_rd_data[115]} {app_rd_data[116]} {app_rd_data[117]} {app_rd_data[118]} {app_rd_data[119]} {app_rd_data[120]} {app_rd_data[121]} {app_rd_data[122]} {app_rd_data[123]} {app_rd_data[124]} {app_rd_data[125]} {app_rd_data[126]} {app_rd_data[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
set_property port_width 29 [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {app_addr[0]} {app_addr[1]} {app_addr[2]} {app_addr[3]} {app_addr[4]} {app_addr[5]} {app_addr[6]} {app_addr[7]} {app_addr[8]} {app_addr[9]} {app_addr[10]} {app_addr[11]} {app_addr[12]} {app_addr[13]} {app_addr[14]} {app_addr[15]} {app_addr[16]} {app_addr[17]} {app_addr[18]} {app_addr[19]} {app_addr[20]} {app_addr[21]} {app_addr[22]} {app_addr[23]} {app_addr[24]} {app_addr[25]} {app_addr[26]} {app_addr[27]} {app_addr[28]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
set_property port_width 10 [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {dac_data[0]} {dac_data[1]} {dac_data[2]} {dac_data[3]} {dac_data[4]} {dac_data[5]} {dac_data[6]} {dac_data[7]} {dac_data[8]} {dac_data[9]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
set_property port_width 29 [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {app_addr_begin[0]} {app_addr_begin[1]} {app_addr_begin[2]} {app_addr_begin[3]} {app_addr_begin[4]} {app_addr_begin[5]} {app_addr_begin[6]} {app_addr_begin[7]} {app_addr_begin[8]} {app_addr_begin[9]} {app_addr_begin[10]} {app_addr_begin[11]} {app_addr_begin[12]} {app_addr_begin[13]} {app_addr_begin[14]} {app_addr_begin[15]} {app_addr_begin[16]} {app_addr_begin[17]} {app_addr_begin[18]} {app_addr_begin[19]} {app_addr_begin[20]} {app_addr_begin[21]} {app_addr_begin[22]} {app_addr_begin[23]} {app_addr_begin[24]} {app_addr_begin[25]} {app_addr_begin[26]} {app_addr_begin[27]} {app_addr_begin[28]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list app_rd_data_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list app_rdy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list app_wdf_rdy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list clk]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list ddr3_allwr_flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list ddr3_flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list ddr3_oneperiod_flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list ddr3_onewr_flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list ddr3read_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list ddr3write_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list Extract_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list FeatureExtraction_flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list FeatureExtraction_flag_reg]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list FeatureExtraction_flag_reg_r]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list init_calib_complete_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list OnePeriod_flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list Period_flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list ProsessIn]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list ProsessIn1]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list Read_Fifo_empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list Read_Fifo_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list Read_Fifo_in_en1]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list Read_Fifo_rden]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list Read_Fifo_rst]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list Read_Fifo_wren]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list Read_Over_flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list S_FeatureExtraction_flag_neg]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list S_FeatureExtraction_flag_reg1]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list S_FeatureExtraction_flag_reg2]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list SendToArm_begin]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list SendToArm_Over]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list Write_Fifo_empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list Write_Fifo_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list WriteSign]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_ref_i]
