ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f10x_spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c"
  18              		.section	.text.spi_i2s_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	spi_i2s_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	spi_i2s_deinit:
  26              	.LFB56:
   1:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
   2:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \file    gd32f10x_spi.c
   3:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief   SPI driver
   4:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
   5:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \version 2014-12-26, V1.0.0, firmware for GD32F10x
   6:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \version 2017-06-20, V2.0.0, firmware for GD32F10x
   7:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \version 2018-07-31, V2.1.0, firmware for GD32F10x
   8:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \version 2020-09-30, V2.2.0, firmware for GD32F10x
   9:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
  10:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
  11:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*
  12:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
  14:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** are permitted provided that the following conditions are met:
  16:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
  17:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****        list of conditions and the following disclaimer.
  19:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****        this list of conditions and the following disclaimer in the documentation
  21:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****        and/or other materials provided with the distribution.
  22:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****        may be used to endorse or promote products derived from this software without
  24:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****        specific prior written permission.
  25:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
  26:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 2


  33:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** OF SUCH DAMAGE.
  36:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
  37:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
  38:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** #include "gd32f10x_spi.h"
  39:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
  40:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /* SPI/I2S parameter initialization mask */
  41:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** #define SPI_INIT_MASK                   ((uint32_t)0x00003040U)  /*!< SPI parameter initialization 
  42:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** #define I2S_INIT_MASK                   ((uint32_t)0x0000F047U)  /*!< I2S parameter initialization 
  43:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
  44:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /* I2S clock source selection, multiplication and division mask */
  45:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** #define I2S1_CLOCK_SEL                  ((uint32_t)0x00020000U)  /* I2S1 clock source selection */
  46:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** #define I2S2_CLOCK_SEL                  ((uint32_t)0x00040000U)  /* I2S2 clock source selection */
  47:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** #define I2S_CLOCK_MUL_MASK              ((uint32_t)0x0000F000U)  /* I2S clock multiplication mask *
  48:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** #define I2S_CLOCK_DIV_MASK              ((uint32_t)0x000000F0U)  /* I2S clock division mask */
  49:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
  50:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /* reset value and offset */
  51:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** #define SPI_I2SPSC_RESET                ((uint32_t)0x00000002U)  /*!< I2S clock prescaler register 
  52:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** #define RCU_CFG1_PREDV1_OFFSET          4U                       /* PREDV1 offset in RCU_CFG1 */
  53:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** #define RCU_CFG1_PLL2MF_OFFSET          12U                      /* PLL2MF offset in RCU_CFG1 */
  54:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
  55:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
  56:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      reset SPI and I2S
  57:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
  58:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
  59:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
  60:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
  61:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_i2s_deinit(uint32_t spi_periph)
  62:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
  27              		.loc 1 62 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 82B0     		sub	sp, sp, #8
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 7860     		str	r0, [r7, #4]
  63:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     switch(spi_periph) {
  43              		.loc 1 63 5
  44 0008 7B68     		ldr	r3, [r7, #4]
  45 000a 184A     		ldr	r2, .L8
  46 000c 9342     		cmp	r3, r2
  47 000e 0CD0     		beq	.L2
  48 0010 7B68     		ldr	r3, [r7, #4]
  49 0012 164A     		ldr	r2, .L8
  50 0014 9342     		cmp	r3, r2
  51 0016 23D8     		bhi	.L7
  52 0018 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 3


  53 001a 154A     		ldr	r2, .L8+4
  54 001c 9342     		cmp	r3, r2
  55 001e 0DD0     		beq	.L4
  56 0020 7B68     		ldr	r3, [r7, #4]
  57 0022 144A     		ldr	r2, .L8+8
  58 0024 9342     		cmp	r3, r2
  59 0026 12D0     		beq	.L5
  64:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     case SPI0:
  65:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         /* reset SPI0 */
  66:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         rcu_periph_reset_enable(RCU_SPI0RST);
  67:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         rcu_periph_reset_disable(RCU_SPI0RST);
  68:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         break;
  69:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     case SPI1:
  70:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         /* reset SPI1 and I2S1 */
  71:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         rcu_periph_reset_enable(RCU_SPI1RST);
  72:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
  73:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         break;
  74:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     case SPI2:
  75:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         /* reset SPI2 and I2S2 */
  76:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         rcu_periph_reset_enable(RCU_SPI2RST);
  77:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
  78:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         break;
  79:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     default :
  80:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         break;
  60              		.loc 1 80 9
  61 0028 1AE0     		b	.L7
  62              	.L2:
  66:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         rcu_periph_reset_disable(RCU_SPI0RST);
  63              		.loc 1 66 9
  64 002a 4FF44370 		mov	r0, #780
  65 002e FFF7FEFF 		bl	rcu_periph_reset_enable
  67:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         break;
  66              		.loc 1 67 9
  67 0032 4FF44370 		mov	r0, #780
  68 0036 FFF7FEFF 		bl	rcu_periph_reset_disable
  68:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     case SPI1:
  69              		.loc 1 68 9
  70 003a 12E0     		b	.L6
  71              	.L4:
  71:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
  72              		.loc 1 71 9
  73 003c 40F20E40 		movw	r0, #1038
  74 0040 FFF7FEFF 		bl	rcu_periph_reset_enable
  72:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         break;
  75              		.loc 1 72 9
  76 0044 40F20E40 		movw	r0, #1038
  77 0048 FFF7FEFF 		bl	rcu_periph_reset_disable
  73:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     case SPI2:
  78              		.loc 1 73 9
  79 004c 09E0     		b	.L6
  80              	.L5:
  76:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
  81              		.loc 1 76 9
  82 004e 40F20F40 		movw	r0, #1039
  83 0052 FFF7FEFF 		bl	rcu_periph_reset_enable
  77:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         break;
  84              		.loc 1 77 9
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 4


  85 0056 40F20F40 		movw	r0, #1039
  86 005a FFF7FEFF 		bl	rcu_periph_reset_disable
  78:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     default :
  87              		.loc 1 78 9
  88 005e 00E0     		b	.L6
  89              	.L7:
  90              		.loc 1 80 9
  91 0060 00BF     		nop
  92              	.L6:
  81:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
  82:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
  93              		.loc 1 82 1
  94 0062 00BF     		nop
  95 0064 0837     		adds	r7, r7, #8
  96              	.LCFI3:
  97              		.cfi_def_cfa_offset 8
  98 0066 BD46     		mov	sp, r7
  99              	.LCFI4:
 100              		.cfi_def_cfa_register 13
 101              		@ sp needed
 102 0068 80BD     		pop	{r7, pc}
 103              	.L9:
 104 006a 00BF     		.align	2
 105              	.L8:
 106 006c 00300140 		.word	1073819648
 107 0070 00380040 		.word	1073756160
 108 0074 003C0040 		.word	1073757184
 109              		.cfi_endproc
 110              	.LFE56:
 112              		.section	.text.spi_struct_para_init,"ax",%progbits
 113              		.align	1
 114              		.global	spi_struct_para_init
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 119              	spi_struct_para_init:
 120              	.LFB57:
  83:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
  84:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
  85:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      initialize the parameters of SPI structure with the default values
  86:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  none
  87:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] spi_parameter_struct: the initialized structure spi_parameter_struct pointer
  88:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
  89:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
  90:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_struct_para_init(spi_parameter_struct *spi_struct)
  91:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 121              		.loc 1 91 1
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 8
 124              		@ frame_needed = 1, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 126 0000 80B4     		push	{r7}
 127              	.LCFI5:
 128              		.cfi_def_cfa_offset 4
 129              		.cfi_offset 7, -4
 130 0002 83B0     		sub	sp, sp, #12
 131              	.LCFI6:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 5


 132              		.cfi_def_cfa_offset 16
 133 0004 00AF     		add	r7, sp, #0
 134              	.LCFI7:
 135              		.cfi_def_cfa_register 7
 136 0006 7860     		str	r0, [r7, #4]
  92:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* configure the SPI structure with the default values */
  93:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     spi_struct->device_mode          = SPI_SLAVE;
 137              		.loc 1 93 38
 138 0008 7B68     		ldr	r3, [r7, #4]
 139 000a 0022     		movs	r2, #0
 140 000c 1A60     		str	r2, [r3]
  94:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     spi_struct->trans_mode           = SPI_TRANSMODE_FULLDUPLEX;
 141              		.loc 1 94 38
 142 000e 7B68     		ldr	r3, [r7, #4]
 143 0010 0022     		movs	r2, #0
 144 0012 5A60     		str	r2, [r3, #4]
  95:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     spi_struct->frame_size           = SPI_FRAMESIZE_8BIT;
 145              		.loc 1 95 38
 146 0014 7B68     		ldr	r3, [r7, #4]
 147 0016 0022     		movs	r2, #0
 148 0018 9A60     		str	r2, [r3, #8]
  96:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     spi_struct->nss                  = SPI_NSS_HARD;
 149              		.loc 1 96 38
 150 001a 7B68     		ldr	r3, [r7, #4]
 151 001c 0022     		movs	r2, #0
 152 001e DA60     		str	r2, [r3, #12]
  97:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     spi_struct->endian               = SPI_ENDIAN_MSB;
 153              		.loc 1 97 38
 154 0020 7B68     		ldr	r3, [r7, #4]
 155 0022 0022     		movs	r2, #0
 156 0024 1A61     		str	r2, [r3, #16]
  98:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     spi_struct->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE;
 157              		.loc 1 98 38
 158 0026 7B68     		ldr	r3, [r7, #4]
 159 0028 0022     		movs	r2, #0
 160 002a 5A61     		str	r2, [r3, #20]
  99:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     spi_struct->prescale             = SPI_PSC_2;
 161              		.loc 1 99 38
 162 002c 7B68     		ldr	r3, [r7, #4]
 163 002e 0022     		movs	r2, #0
 164 0030 9A61     		str	r2, [r3, #24]
 100:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 165              		.loc 1 100 1
 166 0032 00BF     		nop
 167 0034 0C37     		adds	r7, r7, #12
 168              	.LCFI8:
 169              		.cfi_def_cfa_offset 4
 170 0036 BD46     		mov	sp, r7
 171              	.LCFI9:
 172              		.cfi_def_cfa_register 13
 173              		@ sp needed
 174 0038 80BC     		pop	{r7}
 175              	.LCFI10:
 176              		.cfi_restore 7
 177              		.cfi_def_cfa_offset 0
 178 003a 7047     		bx	lr
 179              		.cfi_endproc
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 6


 180              	.LFE57:
 182              		.section	.text.spi_init,"ax",%progbits
 183              		.align	1
 184              		.global	spi_init
 185              		.syntax unified
 186              		.thumb
 187              		.thumb_func
 189              	spi_init:
 190              	.LFB58:
 101:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 102:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 103:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      initialize SPI parameters
 104:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 105:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_struct: SPI parameter initialization stuct members of the structure
 106:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                             and the member values are shown as below:
 107:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                   device_mode: SPI_MASTER, SPI_SLAVE
 108:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                   trans_mode: SPI_TRANSMODE_FULLDUPLEX, SPI_TRANSMODE_RECEIVEONLY,
 109:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                               SPI_TRANSMODE_BDRECEIVE, SPI_TRANSMODE_BDTRANSMIT
 110:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                   frame_size: SPI_FRAMESIZE_16BIT, SPI_FRAMESIZE_8BIT
 111:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                   nss: SPI_NSS_SOFT, SPI_NSS_HARD
 112:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                   endian: SPI_ENDIAN_MSB, SPI_ENDIAN_LSB
 113:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                   clock_polarity_phase: SPI_CK_PL_LOW_PH_1EDGE, SPI_CK_PL_HIGH_PH_1EDGE
 114:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                                         SPI_CK_PL_LOW_PH_2EDGE, SPI_CK_PL_HIGH_PH_2EDGE
 115:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                   prescale: SPI_PSC_n (n=2,4,8,16,32,64,128,256)
 116:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 117:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 118:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 119:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_init(uint32_t spi_periph, spi_parameter_struct *spi_struct)
 120:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 191              		.loc 1 120 1
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 16
 194              		@ frame_needed = 1, uses_anonymous_args = 0
 195              		@ link register save eliminated.
 196 0000 80B4     		push	{r7}
 197              	.LCFI11:
 198              		.cfi_def_cfa_offset 4
 199              		.cfi_offset 7, -4
 200 0002 85B0     		sub	sp, sp, #20
 201              	.LCFI12:
 202              		.cfi_def_cfa_offset 24
 203 0004 00AF     		add	r7, sp, #0
 204              	.LCFI13:
 205              		.cfi_def_cfa_register 7
 206 0006 7860     		str	r0, [r7, #4]
 207 0008 3960     		str	r1, [r7]
 121:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     uint32_t reg = 0U;
 208              		.loc 1 121 14
 209 000a 0023     		movs	r3, #0
 210 000c FB60     		str	r3, [r7, #12]
 122:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     reg = SPI_CTL0(spi_periph);
 211              		.loc 1 122 11
 212 000e 7B68     		ldr	r3, [r7, #4]
 213              		.loc 1 122 9
 214 0010 1B68     		ldr	r3, [r3]
 215 0012 FB60     		str	r3, [r7, #12]
 123:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     reg &= SPI_INIT_MASK;
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 7


 216              		.loc 1 123 9
 217 0014 FB68     		ldr	r3, [r7, #12]
 218 0016 03F44153 		and	r3, r3, #12352
 219 001a FB60     		str	r3, [r7, #12]
 124:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 125:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* select SPI as master or slave */
 126:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     reg |= spi_struct->device_mode;
 220              		.loc 1 126 22
 221 001c 3B68     		ldr	r3, [r7]
 222 001e 1B68     		ldr	r3, [r3]
 223              		.loc 1 126 9
 224 0020 FA68     		ldr	r2, [r7, #12]
 225 0022 1343     		orrs	r3, r3, r2
 226 0024 FB60     		str	r3, [r7, #12]
 127:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* select SPI transfer mode */
 128:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     reg |= spi_struct->trans_mode;
 227              		.loc 1 128 22
 228 0026 3B68     		ldr	r3, [r7]
 229 0028 5B68     		ldr	r3, [r3, #4]
 230              		.loc 1 128 9
 231 002a FA68     		ldr	r2, [r7, #12]
 232 002c 1343     		orrs	r3, r3, r2
 233 002e FB60     		str	r3, [r7, #12]
 129:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* select SPI frame size */
 130:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     reg |= spi_struct->frame_size;
 234              		.loc 1 130 22
 235 0030 3B68     		ldr	r3, [r7]
 236 0032 9B68     		ldr	r3, [r3, #8]
 237              		.loc 1 130 9
 238 0034 FA68     		ldr	r2, [r7, #12]
 239 0036 1343     		orrs	r3, r3, r2
 240 0038 FB60     		str	r3, [r7, #12]
 131:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* select SPI NSS use hardware or software */
 132:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     reg |= spi_struct->nss;
 241              		.loc 1 132 22
 242 003a 3B68     		ldr	r3, [r7]
 243 003c DB68     		ldr	r3, [r3, #12]
 244              		.loc 1 132 9
 245 003e FA68     		ldr	r2, [r7, #12]
 246 0040 1343     		orrs	r3, r3, r2
 247 0042 FB60     		str	r3, [r7, #12]
 133:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* select SPI LSB or MSB */
 134:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     reg |= spi_struct->endian;
 248              		.loc 1 134 22
 249 0044 3B68     		ldr	r3, [r7]
 250 0046 1B69     		ldr	r3, [r3, #16]
 251              		.loc 1 134 9
 252 0048 FA68     		ldr	r2, [r7, #12]
 253 004a 1343     		orrs	r3, r3, r2
 254 004c FB60     		str	r3, [r7, #12]
 135:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* select SPI polarity and phase */
 136:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     reg |= spi_struct->clock_polarity_phase;
 255              		.loc 1 136 22
 256 004e 3B68     		ldr	r3, [r7]
 257 0050 5B69     		ldr	r3, [r3, #20]
 258              		.loc 1 136 9
 259 0052 FA68     		ldr	r2, [r7, #12]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 8


 260 0054 1343     		orrs	r3, r3, r2
 261 0056 FB60     		str	r3, [r7, #12]
 137:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* select SPI prescale to adjust transmit speed */
 138:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     reg |= spi_struct->prescale;
 262              		.loc 1 138 22
 263 0058 3B68     		ldr	r3, [r7]
 264 005a 9B69     		ldr	r3, [r3, #24]
 265              		.loc 1 138 9
 266 005c FA68     		ldr	r2, [r7, #12]
 267 005e 1343     		orrs	r3, r3, r2
 268 0060 FB60     		str	r3, [r7, #12]
 139:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 140:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* write to SPI_CTL0 register */
 141:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_CTL0(spi_periph) = (uint32_t)reg;
 269              		.loc 1 141 5
 270 0062 7B68     		ldr	r3, [r7, #4]
 271              		.loc 1 141 26
 272 0064 FA68     		ldr	r2, [r7, #12]
 273 0066 1A60     		str	r2, [r3]
 142:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 143:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* select SPI mode */
 144:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~SPI_I2SCTL_I2SSEL);
 274              		.loc 1 144 5
 275 0068 7B68     		ldr	r3, [r7, #4]
 276 006a 1C33     		adds	r3, r3, #28
 277 006c 1B68     		ldr	r3, [r3]
 278 006e 7A68     		ldr	r2, [r7, #4]
 279 0070 1C32     		adds	r2, r2, #28
 280              		.loc 1 144 28
 281 0072 23F40063 		bic	r3, r3, #2048
 282 0076 1360     		str	r3, [r2]
 145:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 283              		.loc 1 145 1
 284 0078 00BF     		nop
 285 007a 1437     		adds	r7, r7, #20
 286              	.LCFI14:
 287              		.cfi_def_cfa_offset 4
 288 007c BD46     		mov	sp, r7
 289              	.LCFI15:
 290              		.cfi_def_cfa_register 13
 291              		@ sp needed
 292 007e 80BC     		pop	{r7}
 293              	.LCFI16:
 294              		.cfi_restore 7
 295              		.cfi_def_cfa_offset 0
 296 0080 7047     		bx	lr
 297              		.cfi_endproc
 298              	.LFE58:
 300              		.section	.text.spi_enable,"ax",%progbits
 301              		.align	1
 302              		.global	spi_enable
 303              		.syntax unified
 304              		.thumb
 305              		.thumb_func
 307              	spi_enable:
 308              	.LFB59:
 146:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 9


 147:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 148:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      enable SPI
 149:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 150:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 151:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 152:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 153:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_enable(uint32_t spi_periph)
 154:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 309              		.loc 1 154 1
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 8
 312              		@ frame_needed = 1, uses_anonymous_args = 0
 313              		@ link register save eliminated.
 314 0000 80B4     		push	{r7}
 315              	.LCFI17:
 316              		.cfi_def_cfa_offset 4
 317              		.cfi_offset 7, -4
 318 0002 83B0     		sub	sp, sp, #12
 319              	.LCFI18:
 320              		.cfi_def_cfa_offset 16
 321 0004 00AF     		add	r7, sp, #0
 322              	.LCFI19:
 323              		.cfi_def_cfa_register 7
 324 0006 7860     		str	r0, [r7, #4]
 155:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_SPIEN;
 325              		.loc 1 155 5
 326 0008 7B68     		ldr	r3, [r7, #4]
 327 000a 1A68     		ldr	r2, [r3]
 328 000c 7B68     		ldr	r3, [r7, #4]
 329              		.loc 1 155 26
 330 000e 42F04002 		orr	r2, r2, #64
 331 0012 1A60     		str	r2, [r3]
 156:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 332              		.loc 1 156 1
 333 0014 00BF     		nop
 334 0016 0C37     		adds	r7, r7, #12
 335              	.LCFI20:
 336              		.cfi_def_cfa_offset 4
 337 0018 BD46     		mov	sp, r7
 338              	.LCFI21:
 339              		.cfi_def_cfa_register 13
 340              		@ sp needed
 341 001a 80BC     		pop	{r7}
 342              	.LCFI22:
 343              		.cfi_restore 7
 344              		.cfi_def_cfa_offset 0
 345 001c 7047     		bx	lr
 346              		.cfi_endproc
 347              	.LFE59:
 349              		.section	.text.spi_disable,"ax",%progbits
 350              		.align	1
 351              		.global	spi_disable
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 356              	spi_disable:
 357              	.LFB60:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 10


 157:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 158:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 159:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      disable SPI
 160:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 161:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 162:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 163:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 164:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_disable(uint32_t spi_periph)
 165:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 358              		.loc 1 165 1
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 8
 361              		@ frame_needed = 1, uses_anonymous_args = 0
 362              		@ link register save eliminated.
 363 0000 80B4     		push	{r7}
 364              	.LCFI23:
 365              		.cfi_def_cfa_offset 4
 366              		.cfi_offset 7, -4
 367 0002 83B0     		sub	sp, sp, #12
 368              	.LCFI24:
 369              		.cfi_def_cfa_offset 16
 370 0004 00AF     		add	r7, sp, #0
 371              	.LCFI25:
 372              		.cfi_def_cfa_register 7
 373 0006 7860     		str	r0, [r7, #4]
 166:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_SPIEN);
 374              		.loc 1 166 5
 375 0008 7B68     		ldr	r3, [r7, #4]
 376 000a 1A68     		ldr	r2, [r3]
 377 000c 7B68     		ldr	r3, [r7, #4]
 378              		.loc 1 166 26
 379 000e 22F04002 		bic	r2, r2, #64
 380 0012 1A60     		str	r2, [r3]
 167:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 381              		.loc 1 167 1
 382 0014 00BF     		nop
 383 0016 0C37     		adds	r7, r7, #12
 384              	.LCFI26:
 385              		.cfi_def_cfa_offset 4
 386 0018 BD46     		mov	sp, r7
 387              	.LCFI27:
 388              		.cfi_def_cfa_register 13
 389              		@ sp needed
 390 001a 80BC     		pop	{r7}
 391              	.LCFI28:
 392              		.cfi_restore 7
 393              		.cfi_def_cfa_offset 0
 394 001c 7047     		bx	lr
 395              		.cfi_endproc
 396              	.LFE60:
 398              		.section	.text.i2s_init,"ax",%progbits
 399              		.align	1
 400              		.global	i2s_init
 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 405              	i2s_init:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 11


 406              	.LFB61:
 168:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 169:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 170:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      initialize I2S parameter
 171:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 172:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  mode: I2S operation mode
 173:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 only one parameter can be selected which is shown as below:
 174:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_MODE_SLAVETX: I2S slave transmit mode
 175:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_MODE_SLAVERX: I2S slave receive mode
 176:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_MODE_MASTERTX: I2S master transmit mode
 177:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_MODE_MASTERRX: I2S master receive mode
 178:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  standard: I2S standard
 179:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 only one parameter can be selected which is shown as below:
 180:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_STD_PHILLIPS: I2S phillips standard
 181:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_STD_MSB: I2S MSB standard
 182:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_STD_LSB: I2S LSB standard
 183:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_STD_PCMSHORT: I2S PCM short standard
 184:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_STD_PCMLONG: I2S PCM long standard
 185:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  ckpl: I2S idle state clock polarity
 186:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 only one parameter can be selected which is shown as below:
 187:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_CKPL_LOW: I2S clock polarity low level
 188:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_CKPL_HIGH: I2S clock polarity high level
 189:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 190:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 191:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 192:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void i2s_init(uint32_t spi_periph, uint32_t mode, uint32_t standard, uint32_t ckpl)
 193:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 407              		.loc 1 193 1
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 24
 410              		@ frame_needed = 1, uses_anonymous_args = 0
 411              		@ link register save eliminated.
 412 0000 80B4     		push	{r7}
 413              	.LCFI29:
 414              		.cfi_def_cfa_offset 4
 415              		.cfi_offset 7, -4
 416 0002 87B0     		sub	sp, sp, #28
 417              	.LCFI30:
 418              		.cfi_def_cfa_offset 32
 419 0004 00AF     		add	r7, sp, #0
 420              	.LCFI31:
 421              		.cfi_def_cfa_register 7
 422 0006 F860     		str	r0, [r7, #12]
 423 0008 B960     		str	r1, [r7, #8]
 424 000a 7A60     		str	r2, [r7, #4]
 425 000c 3B60     		str	r3, [r7]
 194:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     uint32_t reg = 0U;
 426              		.loc 1 194 14
 427 000e 0023     		movs	r3, #0
 428 0010 7B61     		str	r3, [r7, #20]
 195:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     reg = SPI_I2SCTL(spi_periph);
 429              		.loc 1 195 11
 430 0012 FB68     		ldr	r3, [r7, #12]
 431 0014 1C33     		adds	r3, r3, #28
 432              		.loc 1 195 9
 433 0016 1B68     		ldr	r3, [r3]
 434 0018 7B61     		str	r3, [r7, #20]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 12


 196:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     reg &= I2S_INIT_MASK;
 435              		.loc 1 196 9
 436 001a 7A69     		ldr	r2, [r7, #20]
 437 001c 4FF24703 		movw	r3, #61511
 438 0020 1340     		ands	r3, r3, r2
 439 0022 7B61     		str	r3, [r7, #20]
 197:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 198:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* enable I2S mode */
 199:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     reg |= (uint32_t)SPI_I2SCTL_I2SSEL;
 440              		.loc 1 199 9
 441 0024 7B69     		ldr	r3, [r7, #20]
 442 0026 43F40063 		orr	r3, r3, #2048
 443 002a 7B61     		str	r3, [r7, #20]
 200:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* select I2S mode */
 201:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     reg |= (uint32_t)mode;
 444              		.loc 1 201 9
 445 002c 7A69     		ldr	r2, [r7, #20]
 446 002e BB68     		ldr	r3, [r7, #8]
 447 0030 1343     		orrs	r3, r3, r2
 448 0032 7B61     		str	r3, [r7, #20]
 202:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* select I2S standard */
 203:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     reg |= (uint32_t)standard;
 449              		.loc 1 203 9
 450 0034 7A69     		ldr	r2, [r7, #20]
 451 0036 7B68     		ldr	r3, [r7, #4]
 452 0038 1343     		orrs	r3, r3, r2
 453 003a 7B61     		str	r3, [r7, #20]
 204:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* select I2S polarity */
 205:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     reg |= (uint32_t)ckpl;
 454              		.loc 1 205 9
 455 003c 7A69     		ldr	r2, [r7, #20]
 456 003e 3B68     		ldr	r3, [r7]
 457 0040 1343     		orrs	r3, r3, r2
 458 0042 7B61     		str	r3, [r7, #20]
 206:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 207:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* write to SPI_I2SCTL register */
 208:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_I2SCTL(spi_periph) = (uint32_t)reg;
 459              		.loc 1 208 5
 460 0044 FB68     		ldr	r3, [r7, #12]
 461 0046 1C33     		adds	r3, r3, #28
 462 0048 1A46     		mov	r2, r3
 463              		.loc 1 208 28
 464 004a 7B69     		ldr	r3, [r7, #20]
 465 004c 1360     		str	r3, [r2]
 209:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 466              		.loc 1 209 1
 467 004e 00BF     		nop
 468 0050 1C37     		adds	r7, r7, #28
 469              	.LCFI32:
 470              		.cfi_def_cfa_offset 4
 471 0052 BD46     		mov	sp, r7
 472              	.LCFI33:
 473              		.cfi_def_cfa_register 13
 474              		@ sp needed
 475 0054 80BC     		pop	{r7}
 476              	.LCFI34:
 477              		.cfi_restore 7
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 13


 478              		.cfi_def_cfa_offset 0
 479 0056 7047     		bx	lr
 480              		.cfi_endproc
 481              	.LFE61:
 483              		.section	.text.i2s_psc_config,"ax",%progbits
 484              		.align	1
 485              		.global	i2s_psc_config
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 490              	i2s_psc_config:
 491              	.LFB62:
 210:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 211:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 212:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      configure I2S prescaler
 213:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 214:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  audiosample: I2S audio sample rate
 215:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 only one parameter can be selected which is shown as below:
 216:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_8K: audio sample rate is 8KHz
 217:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_11K: audio sample rate is 11KHz
 218:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_16K: audio sample rate is 16KHz
 219:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_22K: audio sample rate is 22KHz
 220:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_32K: audio sample rate is 32KHz
 221:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_44K: audio sample rate is 44KHz
 222:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_48K: audio sample rate is 48KHz
 223:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_96K: audio sample rate is 96KHz
 224:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_AUDIOSAMPLE_192K: audio sample rate is 192KHz
 225:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  frameformat: I2S data length and channel length
 226:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 only one parameter can be selected which is shown as below:
 227:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH16B: I2S data length is 16 bit and channel length is 16 b
 228:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH32B: I2S data length is 16 bit and channel length is 32 b
 229:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_FRAMEFORMAT_DT24B_CH32B: I2S data length is 24 bit and channel length is 32 b
 230:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_FRAMEFORMAT_DT32B_CH32B: I2S data length is 32 bit and channel length is 32 b
 231:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  mckout: I2S master clock output
 232:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 only one parameter can be selected which is shown as below:
 233:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_MCKOUT_ENABLE: enable I2S master clock output
 234:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_MCKOUT_DISABLE: disable 2S master clock output
 235:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 236:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 237:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 238:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void i2s_psc_config(uint32_t spi_periph, uint32_t audiosample, uint32_t frameformat, uint32_t mckou
 239:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 492              		.loc 1 239 1
 493              		.cfi_startproc
 494              		@ args = 0, pretend = 0, frame = 32
 495              		@ frame_needed = 1, uses_anonymous_args = 0
 496 0000 80B5     		push	{r7, lr}
 497              	.LCFI35:
 498              		.cfi_def_cfa_offset 8
 499              		.cfi_offset 7, -8
 500              		.cfi_offset 14, -4
 501 0002 88B0     		sub	sp, sp, #32
 502              	.LCFI36:
 503              		.cfi_def_cfa_offset 40
 504 0004 00AF     		add	r7, sp, #0
 505              	.LCFI37:
 506              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 14


 507 0006 F860     		str	r0, [r7, #12]
 508 0008 B960     		str	r1, [r7, #8]
 509 000a 7A60     		str	r2, [r7, #4]
 510 000c 3B60     		str	r3, [r7]
 240:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     uint32_t i2sdiv = 2U, i2sof = 0U;
 511              		.loc 1 240 14
 512 000e 0223     		movs	r3, #2
 513 0010 FB61     		str	r3, [r7, #28]
 514              		.loc 1 240 27
 515 0012 0023     		movs	r3, #0
 516 0014 BB61     		str	r3, [r7, #24]
 241:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     uint32_t clks = 0U;
 517              		.loc 1 241 14
 518 0016 0023     		movs	r3, #0
 519 0018 7B61     		str	r3, [r7, #20]
 242:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     uint32_t i2sclock = 0U;
 520              		.loc 1 242 14
 521 001a 0023     		movs	r3, #0
 522 001c 3B61     		str	r3, [r7, #16]
 243:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 244:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* deinitialize SPI_I2SPSC register */
 245:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_I2SPSC(spi_periph) = SPI_I2SPSC_RESET;
 523              		.loc 1 245 5
 524 001e FB68     		ldr	r3, [r7, #12]
 525 0020 2033     		adds	r3, r3, #32
 526 0022 1A46     		mov	r2, r3
 527              		.loc 1 245 28
 528 0024 0223     		movs	r3, #2
 529 0026 1360     		str	r3, [r2]
 246:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 247:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** #ifdef GD32F10X_CL
 248:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* get the I2S clock source */
 249:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     if(SPI1 == ((uint32_t)spi_periph)) {
 250:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         /* I2S1 clock source selection */
 251:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         clks = I2S1_CLOCK_SEL;
 252:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     } else {
 253:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         /* I2S2 clock source selection */
 254:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         clks = I2S2_CLOCK_SEL;
 255:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 256:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 257:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     if(0U != (RCU_CFG1 & clks)) {
 258:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         /* get RCU PLL2 clock multiplication factor */
 259:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         clks = (uint32_t)((RCU_CFG1 & I2S_CLOCK_MUL_MASK) >> RCU_CFG1_PLL2MF_OFFSET);
 260:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 261:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         if((clks > 5U) && (clks < 15U)) {
 262:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****             /* multiplier is between 8 and 14 */
 263:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****             clks += 2U;
 264:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         } else {
 265:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****             if(15U == clks) {
 266:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 /* multiplier is 20 */
 267:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 clks = 20U;
 268:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****             }
 269:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         }
 270:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 271:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         /* get the PREDV1 value */
 272:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         i2sclock = (uint32_t)(((RCU_CFG1 & I2S_CLOCK_DIV_MASK) >>  RCU_CFG1_PREDV1_OFFSET) + 1U);
 273:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         /* calculate I2S clock based on PLL2 and PREDV1 */
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 15


 274:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         i2sclock = (uint32_t)((HXTAL_VALUE / i2sclock) * clks * 2U);
 275:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     } else {
 276:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         /* get system clock */
 277:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         i2sclock = rcu_clock_freq_get(CK_SYS);
 278:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 279:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** #else
 280:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* get system clock */
 281:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     i2sclock = rcu_clock_freq_get(CK_SYS);
 530              		.loc 1 281 16
 531 0028 0020     		movs	r0, #0
 532 002a FFF7FEFF 		bl	rcu_clock_freq_get
 533 002e 3861     		str	r0, [r7, #16]
 282:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** #endif /* GD32F10X_CL */
 283:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 284:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* configure the prescaler depending on the mclk output state, the frame format and audio sampl
 285:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     if(I2S_MCKOUT_ENABLE == mckout) {
 534              		.loc 1 285 7
 535 0030 3B68     		ldr	r3, [r7]
 536 0032 B3F5007F 		cmp	r3, #512
 537 0036 0BD1     		bne	.L16
 286:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         clks = (uint32_t)(((i2sclock / 256U) * 10U) / audiosample);
 538              		.loc 1 286 38
 539 0038 3B69     		ldr	r3, [r7, #16]
 540 003a 1A0A     		lsrs	r2, r3, #8
 541              		.loc 1 286 46
 542 003c 1346     		mov	r3, r2
 543 003e 9B00     		lsls	r3, r3, #2
 544 0040 1344     		add	r3, r3, r2
 545 0042 5B00     		lsls	r3, r3, #1
 546 0044 1A46     		mov	r2, r3
 547              		.loc 1 286 14
 548 0046 BB68     		ldr	r3, [r7, #8]
 549 0048 B2FBF3F3 		udiv	r3, r2, r3
 550 004c 7B61     		str	r3, [r7, #20]
 551 004e 19E0     		b	.L17
 552              	.L16:
 287:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     } else {
 288:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         if(I2S_FRAMEFORMAT_DT16B_CH16B == frameformat) {
 553              		.loc 1 288 11
 554 0050 7B68     		ldr	r3, [r7, #4]
 555 0052 002B     		cmp	r3, #0
 556 0054 0BD1     		bne	.L18
 289:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****             clks = (uint32_t)(((i2sclock / 32U) * 10U) / audiosample);
 557              		.loc 1 289 42
 558 0056 3B69     		ldr	r3, [r7, #16]
 559 0058 5A09     		lsrs	r2, r3, #5
 560              		.loc 1 289 49
 561 005a 1346     		mov	r3, r2
 562 005c 9B00     		lsls	r3, r3, #2
 563 005e 1344     		add	r3, r3, r2
 564 0060 5B00     		lsls	r3, r3, #1
 565 0062 1A46     		mov	r2, r3
 566              		.loc 1 289 18
 567 0064 BB68     		ldr	r3, [r7, #8]
 568 0066 B2FBF3F3 		udiv	r3, r2, r3
 569 006a 7B61     		str	r3, [r7, #20]
 570 006c 0AE0     		b	.L17
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 16


 571              	.L18:
 290:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         } else {
 291:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****             clks = (uint32_t)(((i2sclock / 64U) * 10U) / audiosample);
 572              		.loc 1 291 42
 573 006e 3B69     		ldr	r3, [r7, #16]
 574 0070 9A09     		lsrs	r2, r3, #6
 575              		.loc 1 291 49
 576 0072 1346     		mov	r3, r2
 577 0074 9B00     		lsls	r3, r3, #2
 578 0076 1344     		add	r3, r3, r2
 579 0078 5B00     		lsls	r3, r3, #1
 580 007a 1A46     		mov	r2, r3
 581              		.loc 1 291 18
 582 007c BB68     		ldr	r3, [r7, #8]
 583 007e B2FBF3F3 		udiv	r3, r2, r3
 584 0082 7B61     		str	r3, [r7, #20]
 585              	.L17:
 292:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         }
 293:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 294:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 295:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* remove the floating point */
 296:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     clks = (clks + 5U) / 10U;
 586              		.loc 1 296 18
 587 0084 7B69     		ldr	r3, [r7, #20]
 588 0086 0533     		adds	r3, r3, #5
 589              		.loc 1 296 10
 590 0088 1C4A     		ldr	r2, .L21
 591 008a A2FB0323 		umull	r2, r3, r2, r3
 592 008e DB08     		lsrs	r3, r3, #3
 593 0090 7B61     		str	r3, [r7, #20]
 297:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     i2sof  = (clks & 0x00000001U);
 594              		.loc 1 297 12
 595 0092 7B69     		ldr	r3, [r7, #20]
 596 0094 03F00103 		and	r3, r3, #1
 597 0098 BB61     		str	r3, [r7, #24]
 298:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     i2sdiv = ((clks - i2sof) / 2U);
 598              		.loc 1 298 21
 599 009a 7A69     		ldr	r2, [r7, #20]
 600 009c BB69     		ldr	r3, [r7, #24]
 601 009e D31A     		subs	r3, r2, r3
 602              		.loc 1 298 12
 603 00a0 5B08     		lsrs	r3, r3, #1
 604 00a2 FB61     		str	r3, [r7, #28]
 299:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     i2sof  = (i2sof << 8U);
 605              		.loc 1 299 12
 606 00a4 BB69     		ldr	r3, [r7, #24]
 607 00a6 1B02     		lsls	r3, r3, #8
 608 00a8 BB61     		str	r3, [r7, #24]
 300:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 301:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* set the default values */
 302:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     if((i2sdiv < 2U) || (i2sdiv > 255U)) {
 609              		.loc 1 302 7
 610 00aa FB69     		ldr	r3, [r7, #28]
 611 00ac 012B     		cmp	r3, #1
 612 00ae 02D9     		bls	.L19
 613              		.loc 1 302 22 discriminator 1
 614 00b0 FB69     		ldr	r3, [r7, #28]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 17


 615 00b2 FF2B     		cmp	r3, #255
 616 00b4 03D9     		bls	.L20
 617              	.L19:
 303:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         i2sdiv = 2U;
 618              		.loc 1 303 16
 619 00b6 0223     		movs	r3, #2
 620 00b8 FB61     		str	r3, [r7, #28]
 304:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         i2sof = 0U;
 621              		.loc 1 304 15
 622 00ba 0023     		movs	r3, #0
 623 00bc BB61     		str	r3, [r7, #24]
 624              	.L20:
 305:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 306:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 307:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* configure SPI_I2SPSC */
 308:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_I2SPSC(spi_periph) = (uint32_t)(i2sdiv | i2sof | mckout);
 625              		.loc 1 308 48
 626 00be FA69     		ldr	r2, [r7, #28]
 627 00c0 BB69     		ldr	r3, [r7, #24]
 628 00c2 1A43     		orrs	r2, r2, r3
 629              		.loc 1 308 5
 630 00c4 FB68     		ldr	r3, [r7, #12]
 631 00c6 2033     		adds	r3, r3, #32
 632 00c8 1946     		mov	r1, r3
 633              		.loc 1 308 56
 634 00ca 3B68     		ldr	r3, [r7]
 635 00cc 1343     		orrs	r3, r3, r2
 636              		.loc 1 308 28
 637 00ce 0B60     		str	r3, [r1]
 309:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 310:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* clear SPI_I2SCTL_DTLEN and SPI_I2SCTL_CHLEN bits */
 311:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~(SPI_I2SCTL_DTLEN | SPI_I2SCTL_CHLEN));
 638              		.loc 1 311 5
 639 00d0 FB68     		ldr	r3, [r7, #12]
 640 00d2 1C33     		adds	r3, r3, #28
 641 00d4 1B68     		ldr	r3, [r3]
 642 00d6 FA68     		ldr	r2, [r7, #12]
 643 00d8 1C32     		adds	r2, r2, #28
 644              		.loc 1 311 28
 645 00da 23F00703 		bic	r3, r3, #7
 646 00de 1360     		str	r3, [r2]
 312:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* configure data frame format */
 313:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_I2SCTL(spi_periph) |= (uint32_t)frameformat;
 647              		.loc 1 313 5
 648 00e0 FB68     		ldr	r3, [r7, #12]
 649 00e2 1C33     		adds	r3, r3, #28
 650 00e4 1A68     		ldr	r2, [r3]
 651 00e6 FB68     		ldr	r3, [r7, #12]
 652 00e8 1C33     		adds	r3, r3, #28
 653 00ea 1946     		mov	r1, r3
 654              		.loc 1 313 28
 655 00ec 7B68     		ldr	r3, [r7, #4]
 656 00ee 1343     		orrs	r3, r3, r2
 657 00f0 0B60     		str	r3, [r1]
 314:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 658              		.loc 1 314 1
 659 00f2 00BF     		nop
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 18


 660 00f4 2037     		adds	r7, r7, #32
 661              	.LCFI38:
 662              		.cfi_def_cfa_offset 8
 663 00f6 BD46     		mov	sp, r7
 664              	.LCFI39:
 665              		.cfi_def_cfa_register 13
 666              		@ sp needed
 667 00f8 80BD     		pop	{r7, pc}
 668              	.L22:
 669 00fa 00BF     		.align	2
 670              	.L21:
 671 00fc CDCCCCCC 		.word	-858993459
 672              		.cfi_endproc
 673              	.LFE62:
 675              		.section	.text.i2s_enable,"ax",%progbits
 676              		.align	1
 677              		.global	i2s_enable
 678              		.syntax unified
 679              		.thumb
 680              		.thumb_func
 682              	i2s_enable:
 683              	.LFB63:
 315:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 316:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 317:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      enable I2S
 318:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 319:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 320:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 321:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 322:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void i2s_enable(uint32_t spi_periph)
 323:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 684              		.loc 1 323 1
 685              		.cfi_startproc
 686              		@ args = 0, pretend = 0, frame = 8
 687              		@ frame_needed = 1, uses_anonymous_args = 0
 688              		@ link register save eliminated.
 689 0000 80B4     		push	{r7}
 690              	.LCFI40:
 691              		.cfi_def_cfa_offset 4
 692              		.cfi_offset 7, -4
 693 0002 83B0     		sub	sp, sp, #12
 694              	.LCFI41:
 695              		.cfi_def_cfa_offset 16
 696 0004 00AF     		add	r7, sp, #0
 697              	.LCFI42:
 698              		.cfi_def_cfa_register 7
 699 0006 7860     		str	r0, [r7, #4]
 324:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_I2SCTL(spi_periph) |= (uint32_t)SPI_I2SCTL_I2SEN;
 700              		.loc 1 324 5
 701 0008 7B68     		ldr	r3, [r7, #4]
 702 000a 1C33     		adds	r3, r3, #28
 703 000c 1B68     		ldr	r3, [r3]
 704 000e 7A68     		ldr	r2, [r7, #4]
 705 0010 1C32     		adds	r2, r2, #28
 706              		.loc 1 324 28
 707 0012 43F48063 		orr	r3, r3, #1024
 708 0016 1360     		str	r3, [r2]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 19


 325:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 709              		.loc 1 325 1
 710 0018 00BF     		nop
 711 001a 0C37     		adds	r7, r7, #12
 712              	.LCFI43:
 713              		.cfi_def_cfa_offset 4
 714 001c BD46     		mov	sp, r7
 715              	.LCFI44:
 716              		.cfi_def_cfa_register 13
 717              		@ sp needed
 718 001e 80BC     		pop	{r7}
 719              	.LCFI45:
 720              		.cfi_restore 7
 721              		.cfi_def_cfa_offset 0
 722 0020 7047     		bx	lr
 723              		.cfi_endproc
 724              	.LFE63:
 726              		.section	.text.i2s_disable,"ax",%progbits
 727              		.align	1
 728              		.global	i2s_disable
 729              		.syntax unified
 730              		.thumb
 731              		.thumb_func
 733              	i2s_disable:
 734              	.LFB64:
 326:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 327:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 328:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      disable I2S
 329:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 330:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 331:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 332:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 333:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void i2s_disable(uint32_t spi_periph)
 334:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 735              		.loc 1 334 1
 736              		.cfi_startproc
 737              		@ args = 0, pretend = 0, frame = 8
 738              		@ frame_needed = 1, uses_anonymous_args = 0
 739              		@ link register save eliminated.
 740 0000 80B4     		push	{r7}
 741              	.LCFI46:
 742              		.cfi_def_cfa_offset 4
 743              		.cfi_offset 7, -4
 744 0002 83B0     		sub	sp, sp, #12
 745              	.LCFI47:
 746              		.cfi_def_cfa_offset 16
 747 0004 00AF     		add	r7, sp, #0
 748              	.LCFI48:
 749              		.cfi_def_cfa_register 7
 750 0006 7860     		str	r0, [r7, #4]
 335:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~SPI_I2SCTL_I2SEN);
 751              		.loc 1 335 5
 752 0008 7B68     		ldr	r3, [r7, #4]
 753 000a 1C33     		adds	r3, r3, #28
 754 000c 1B68     		ldr	r3, [r3]
 755 000e 7A68     		ldr	r2, [r7, #4]
 756 0010 1C32     		adds	r2, r2, #28
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 20


 757              		.loc 1 335 28
 758 0012 23F48063 		bic	r3, r3, #1024
 759 0016 1360     		str	r3, [r2]
 336:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 760              		.loc 1 336 1
 761 0018 00BF     		nop
 762 001a 0C37     		adds	r7, r7, #12
 763              	.LCFI49:
 764              		.cfi_def_cfa_offset 4
 765 001c BD46     		mov	sp, r7
 766              	.LCFI50:
 767              		.cfi_def_cfa_register 13
 768              		@ sp needed
 769 001e 80BC     		pop	{r7}
 770              	.LCFI51:
 771              		.cfi_restore 7
 772              		.cfi_def_cfa_offset 0
 773 0020 7047     		bx	lr
 774              		.cfi_endproc
 775              	.LFE64:
 777              		.section	.text.spi_nss_output_enable,"ax",%progbits
 778              		.align	1
 779              		.global	spi_nss_output_enable
 780              		.syntax unified
 781              		.thumb
 782              		.thumb_func
 784              	spi_nss_output_enable:
 785              	.LFB65:
 337:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 338:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 339:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      enable SPI NSS output
 340:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 341:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 342:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 343:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 344:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_nss_output_enable(uint32_t spi_periph)
 345:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 786              		.loc 1 345 1
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 8
 789              		@ frame_needed = 1, uses_anonymous_args = 0
 790              		@ link register save eliminated.
 791 0000 80B4     		push	{r7}
 792              	.LCFI52:
 793              		.cfi_def_cfa_offset 4
 794              		.cfi_offset 7, -4
 795 0002 83B0     		sub	sp, sp, #12
 796              	.LCFI53:
 797              		.cfi_def_cfa_offset 16
 798 0004 00AF     		add	r7, sp, #0
 799              	.LCFI54:
 800              		.cfi_def_cfa_register 7
 801 0006 7860     		str	r0, [r7, #4]
 346:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_NSSDRV;
 802              		.loc 1 346 5
 803 0008 7B68     		ldr	r3, [r7, #4]
 804 000a 0433     		adds	r3, r3, #4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 21


 805 000c 1B68     		ldr	r3, [r3]
 806 000e 7A68     		ldr	r2, [r7, #4]
 807 0010 0432     		adds	r2, r2, #4
 808              		.loc 1 346 26
 809 0012 43F00403 		orr	r3, r3, #4
 810 0016 1360     		str	r3, [r2]
 347:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 811              		.loc 1 347 1
 812 0018 00BF     		nop
 813 001a 0C37     		adds	r7, r7, #12
 814              	.LCFI55:
 815              		.cfi_def_cfa_offset 4
 816 001c BD46     		mov	sp, r7
 817              	.LCFI56:
 818              		.cfi_def_cfa_register 13
 819              		@ sp needed
 820 001e 80BC     		pop	{r7}
 821              	.LCFI57:
 822              		.cfi_restore 7
 823              		.cfi_def_cfa_offset 0
 824 0020 7047     		bx	lr
 825              		.cfi_endproc
 826              	.LFE65:
 828              		.section	.text.spi_nss_output_disable,"ax",%progbits
 829              		.align	1
 830              		.global	spi_nss_output_disable
 831              		.syntax unified
 832              		.thumb
 833              		.thumb_func
 835              	spi_nss_output_disable:
 836              	.LFB66:
 348:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 349:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 350:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      disable SPI NSS output
 351:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 352:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 353:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 354:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 355:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_nss_output_disable(uint32_t spi_periph)
 356:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 837              		.loc 1 356 1
 838              		.cfi_startproc
 839              		@ args = 0, pretend = 0, frame = 8
 840              		@ frame_needed = 1, uses_anonymous_args = 0
 841              		@ link register save eliminated.
 842 0000 80B4     		push	{r7}
 843              	.LCFI58:
 844              		.cfi_def_cfa_offset 4
 845              		.cfi_offset 7, -4
 846 0002 83B0     		sub	sp, sp, #12
 847              	.LCFI59:
 848              		.cfi_def_cfa_offset 16
 849 0004 00AF     		add	r7, sp, #0
 850              	.LCFI60:
 851              		.cfi_def_cfa_register 7
 852 0006 7860     		str	r0, [r7, #4]
 357:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_NSSDRV);
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 22


 853              		.loc 1 357 5
 854 0008 7B68     		ldr	r3, [r7, #4]
 855 000a 0433     		adds	r3, r3, #4
 856 000c 1B68     		ldr	r3, [r3]
 857 000e 7A68     		ldr	r2, [r7, #4]
 858 0010 0432     		adds	r2, r2, #4
 859              		.loc 1 357 26
 860 0012 23F00403 		bic	r3, r3, #4
 861 0016 1360     		str	r3, [r2]
 358:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 862              		.loc 1 358 1
 863 0018 00BF     		nop
 864 001a 0C37     		adds	r7, r7, #12
 865              	.LCFI61:
 866              		.cfi_def_cfa_offset 4
 867 001c BD46     		mov	sp, r7
 868              	.LCFI62:
 869              		.cfi_def_cfa_register 13
 870              		@ sp needed
 871 001e 80BC     		pop	{r7}
 872              	.LCFI63:
 873              		.cfi_restore 7
 874              		.cfi_def_cfa_offset 0
 875 0020 7047     		bx	lr
 876              		.cfi_endproc
 877              	.LFE66:
 879              		.section	.text.spi_nss_internal_high,"ax",%progbits
 880              		.align	1
 881              		.global	spi_nss_internal_high
 882              		.syntax unified
 883              		.thumb
 884              		.thumb_func
 886              	spi_nss_internal_high:
 887              	.LFB67:
 359:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 360:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 361:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      SPI NSS pin high level in software mode
 362:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 363:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 364:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 365:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 366:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_nss_internal_high(uint32_t spi_periph)
 367:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 888              		.loc 1 367 1
 889              		.cfi_startproc
 890              		@ args = 0, pretend = 0, frame = 8
 891              		@ frame_needed = 1, uses_anonymous_args = 0
 892              		@ link register save eliminated.
 893 0000 80B4     		push	{r7}
 894              	.LCFI64:
 895              		.cfi_def_cfa_offset 4
 896              		.cfi_offset 7, -4
 897 0002 83B0     		sub	sp, sp, #12
 898              	.LCFI65:
 899              		.cfi_def_cfa_offset 16
 900 0004 00AF     		add	r7, sp, #0
 901              	.LCFI66:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 23


 902              		.cfi_def_cfa_register 7
 903 0006 7860     		str	r0, [r7, #4]
 368:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_SWNSS;
 904              		.loc 1 368 5
 905 0008 7B68     		ldr	r3, [r7, #4]
 906 000a 1A68     		ldr	r2, [r3]
 907 000c 7B68     		ldr	r3, [r7, #4]
 908              		.loc 1 368 26
 909 000e 42F48072 		orr	r2, r2, #256
 910 0012 1A60     		str	r2, [r3]
 369:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 911              		.loc 1 369 1
 912 0014 00BF     		nop
 913 0016 0C37     		adds	r7, r7, #12
 914              	.LCFI67:
 915              		.cfi_def_cfa_offset 4
 916 0018 BD46     		mov	sp, r7
 917              	.LCFI68:
 918              		.cfi_def_cfa_register 13
 919              		@ sp needed
 920 001a 80BC     		pop	{r7}
 921              	.LCFI69:
 922              		.cfi_restore 7
 923              		.cfi_def_cfa_offset 0
 924 001c 7047     		bx	lr
 925              		.cfi_endproc
 926              	.LFE67:
 928              		.section	.text.spi_nss_internal_low,"ax",%progbits
 929              		.align	1
 930              		.global	spi_nss_internal_low
 931              		.syntax unified
 932              		.thumb
 933              		.thumb_func
 935              	spi_nss_internal_low:
 936              	.LFB68:
 370:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 371:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 372:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      SPI NSS pin low level in software mode
 373:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 374:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 375:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 376:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 377:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_nss_internal_low(uint32_t spi_periph)
 378:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 937              		.loc 1 378 1
 938              		.cfi_startproc
 939              		@ args = 0, pretend = 0, frame = 8
 940              		@ frame_needed = 1, uses_anonymous_args = 0
 941              		@ link register save eliminated.
 942 0000 80B4     		push	{r7}
 943              	.LCFI70:
 944              		.cfi_def_cfa_offset 4
 945              		.cfi_offset 7, -4
 946 0002 83B0     		sub	sp, sp, #12
 947              	.LCFI71:
 948              		.cfi_def_cfa_offset 16
 949 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 24


 950              	.LCFI72:
 951              		.cfi_def_cfa_register 7
 952 0006 7860     		str	r0, [r7, #4]
 379:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_SWNSS);
 953              		.loc 1 379 5
 954 0008 7B68     		ldr	r3, [r7, #4]
 955 000a 1A68     		ldr	r2, [r3]
 956 000c 7B68     		ldr	r3, [r7, #4]
 957              		.loc 1 379 26
 958 000e 22F48072 		bic	r2, r2, #256
 959 0012 1A60     		str	r2, [r3]
 380:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 960              		.loc 1 380 1
 961 0014 00BF     		nop
 962 0016 0C37     		adds	r7, r7, #12
 963              	.LCFI73:
 964              		.cfi_def_cfa_offset 4
 965 0018 BD46     		mov	sp, r7
 966              	.LCFI74:
 967              		.cfi_def_cfa_register 13
 968              		@ sp needed
 969 001a 80BC     		pop	{r7}
 970              	.LCFI75:
 971              		.cfi_restore 7
 972              		.cfi_def_cfa_offset 0
 973 001c 7047     		bx	lr
 974              		.cfi_endproc
 975              	.LFE68:
 977              		.section	.text.spi_dma_enable,"ax",%progbits
 978              		.align	1
 979              		.global	spi_dma_enable
 980              		.syntax unified
 981              		.thumb
 982              		.thumb_func
 984              	spi_dma_enable:
 985              	.LFB69:
 381:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 382:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 383:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      enable SPI DMA send or receive
 384:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 385:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  dma: SPI DMA mode
 386:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 only one parameter can be selected which is shown as below:
 387:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_DMA_TRANSMIT: SPI transmit data using DMA
 388:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_DMA_RECEIVE: SPI receive data using DMA
 389:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 390:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 391:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 392:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_dma_enable(uint32_t spi_periph, uint8_t dma)
 393:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 986              		.loc 1 393 1
 987              		.cfi_startproc
 988              		@ args = 0, pretend = 0, frame = 8
 989              		@ frame_needed = 1, uses_anonymous_args = 0
 990              		@ link register save eliminated.
 991 0000 80B4     		push	{r7}
 992              	.LCFI76:
 993              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 25


 994              		.cfi_offset 7, -4
 995 0002 83B0     		sub	sp, sp, #12
 996              	.LCFI77:
 997              		.cfi_def_cfa_offset 16
 998 0004 00AF     		add	r7, sp, #0
 999              	.LCFI78:
 1000              		.cfi_def_cfa_register 7
 1001 0006 7860     		str	r0, [r7, #4]
 1002 0008 0B46     		mov	r3, r1
 1003 000a FB70     		strb	r3, [r7, #3]
 394:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     if(SPI_DMA_TRANSMIT == dma) {
 1004              		.loc 1 394 7
 1005 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1006 000e 002B     		cmp	r3, #0
 1007 0010 08D1     		bne	.L30
 395:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_DMATEN;
 1008              		.loc 1 395 9
 1009 0012 7B68     		ldr	r3, [r7, #4]
 1010 0014 0433     		adds	r3, r3, #4
 1011 0016 1B68     		ldr	r3, [r3]
 1012 0018 7A68     		ldr	r2, [r7, #4]
 1013 001a 0432     		adds	r2, r2, #4
 1014              		.loc 1 395 30
 1015 001c 43F00203 		orr	r3, r3, #2
 1016 0020 1360     		str	r3, [r2]
 396:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     } else {
 397:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_DMAREN;
 398:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 399:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 1017              		.loc 1 399 1
 1018 0022 07E0     		b	.L32
 1019              	.L30:
 397:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 1020              		.loc 1 397 9
 1021 0024 7B68     		ldr	r3, [r7, #4]
 1022 0026 0433     		adds	r3, r3, #4
 1023 0028 1B68     		ldr	r3, [r3]
 1024 002a 7A68     		ldr	r2, [r7, #4]
 1025 002c 0432     		adds	r2, r2, #4
 397:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 1026              		.loc 1 397 30
 1027 002e 43F00103 		orr	r3, r3, #1
 1028 0032 1360     		str	r3, [r2]
 1029              	.L32:
 1030              		.loc 1 399 1
 1031 0034 00BF     		nop
 1032 0036 0C37     		adds	r7, r7, #12
 1033              	.LCFI79:
 1034              		.cfi_def_cfa_offset 4
 1035 0038 BD46     		mov	sp, r7
 1036              	.LCFI80:
 1037              		.cfi_def_cfa_register 13
 1038              		@ sp needed
 1039 003a 80BC     		pop	{r7}
 1040              	.LCFI81:
 1041              		.cfi_restore 7
 1042              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 26


 1043 003c 7047     		bx	lr
 1044              		.cfi_endproc
 1045              	.LFE69:
 1047              		.section	.text.spi_dma_disable,"ax",%progbits
 1048              		.align	1
 1049              		.global	spi_dma_disable
 1050              		.syntax unified
 1051              		.thumb
 1052              		.thumb_func
 1054              	spi_dma_disable:
 1055              	.LFB70:
 400:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 401:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 402:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      disable SPI DMA send or receive
 403:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 404:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  dma: SPI DMA mode
 405:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 only one parameter can be selected which is shown as below:
 406:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_DMA_TRANSMIT: SPI transmit data using DMA
 407:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_DMA_RECEIVE: SPI receive data using DMA
 408:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 409:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 410:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 411:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_dma_disable(uint32_t spi_periph, uint8_t dma)
 412:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 1056              		.loc 1 412 1
 1057              		.cfi_startproc
 1058              		@ args = 0, pretend = 0, frame = 8
 1059              		@ frame_needed = 1, uses_anonymous_args = 0
 1060              		@ link register save eliminated.
 1061 0000 80B4     		push	{r7}
 1062              	.LCFI82:
 1063              		.cfi_def_cfa_offset 4
 1064              		.cfi_offset 7, -4
 1065 0002 83B0     		sub	sp, sp, #12
 1066              	.LCFI83:
 1067              		.cfi_def_cfa_offset 16
 1068 0004 00AF     		add	r7, sp, #0
 1069              	.LCFI84:
 1070              		.cfi_def_cfa_register 7
 1071 0006 7860     		str	r0, [r7, #4]
 1072 0008 0B46     		mov	r3, r1
 1073 000a FB70     		strb	r3, [r7, #3]
 413:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     if(SPI_DMA_TRANSMIT == dma) {
 1074              		.loc 1 413 7
 1075 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1076 000e 002B     		cmp	r3, #0
 1077 0010 08D1     		bne	.L34
 414:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_DMATEN);
 1078              		.loc 1 414 9
 1079 0012 7B68     		ldr	r3, [r7, #4]
 1080 0014 0433     		adds	r3, r3, #4
 1081 0016 1B68     		ldr	r3, [r3]
 1082 0018 7A68     		ldr	r2, [r7, #4]
 1083 001a 0432     		adds	r2, r2, #4
 1084              		.loc 1 414 30
 1085 001c 23F00203 		bic	r3, r3, #2
 1086 0020 1360     		str	r3, [r2]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 27


 415:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     } else {
 416:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_DMAREN);
 417:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 418:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 1087              		.loc 1 418 1
 1088 0022 07E0     		b	.L36
 1089              	.L34:
 416:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 1090              		.loc 1 416 9
 1091 0024 7B68     		ldr	r3, [r7, #4]
 1092 0026 0433     		adds	r3, r3, #4
 1093 0028 1B68     		ldr	r3, [r3]
 1094 002a 7A68     		ldr	r2, [r7, #4]
 1095 002c 0432     		adds	r2, r2, #4
 416:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 1096              		.loc 1 416 30
 1097 002e 23F00103 		bic	r3, r3, #1
 1098 0032 1360     		str	r3, [r2]
 1099              	.L36:
 1100              		.loc 1 418 1
 1101 0034 00BF     		nop
 1102 0036 0C37     		adds	r7, r7, #12
 1103              	.LCFI85:
 1104              		.cfi_def_cfa_offset 4
 1105 0038 BD46     		mov	sp, r7
 1106              	.LCFI86:
 1107              		.cfi_def_cfa_register 13
 1108              		@ sp needed
 1109 003a 80BC     		pop	{r7}
 1110              	.LCFI87:
 1111              		.cfi_restore 7
 1112              		.cfi_def_cfa_offset 0
 1113 003c 7047     		bx	lr
 1114              		.cfi_endproc
 1115              	.LFE70:
 1117              		.section	.text.spi_i2s_data_frame_format_config,"ax",%progbits
 1118              		.align	1
 1119              		.global	spi_i2s_data_frame_format_config
 1120              		.syntax unified
 1121              		.thumb
 1122              		.thumb_func
 1124              	spi_i2s_data_frame_format_config:
 1125              	.LFB71:
 419:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 420:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 421:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      configure SPI data frame format
 422:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 423:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  frame_format: SPI frame size
 424:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 only one parameter can be selected which is shown as below:
 425:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_FRAMESIZE_16BIT: SPI frame size is 16 bits
 426:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_FRAMESIZE_8BIT: SPI frame size is 8 bits
 427:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 428:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 429:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 430:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_i2s_data_frame_format_config(uint32_t spi_periph, uint16_t frame_format)
 431:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 1126              		.loc 1 431 1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 28


 1127              		.cfi_startproc
 1128              		@ args = 0, pretend = 0, frame = 8
 1129              		@ frame_needed = 1, uses_anonymous_args = 0
 1130              		@ link register save eliminated.
 1131 0000 80B4     		push	{r7}
 1132              	.LCFI88:
 1133              		.cfi_def_cfa_offset 4
 1134              		.cfi_offset 7, -4
 1135 0002 83B0     		sub	sp, sp, #12
 1136              	.LCFI89:
 1137              		.cfi_def_cfa_offset 16
 1138 0004 00AF     		add	r7, sp, #0
 1139              	.LCFI90:
 1140              		.cfi_def_cfa_register 7
 1141 0006 7860     		str	r0, [r7, #4]
 1142 0008 0B46     		mov	r3, r1
 1143 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 432:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* clear SPI_CTL0_FF16 bit */
 433:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_FF16);
 1144              		.loc 1 433 5
 1145 000c 7B68     		ldr	r3, [r7, #4]
 1146 000e 1A68     		ldr	r2, [r3]
 1147 0010 7B68     		ldr	r3, [r7, #4]
 1148              		.loc 1 433 26
 1149 0012 22F40062 		bic	r2, r2, #2048
 1150 0016 1A60     		str	r2, [r3]
 434:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* configure SPI_CTL0_FF16 bit */
 435:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)frame_format;
 1151              		.loc 1 435 5
 1152 0018 7B68     		ldr	r3, [r7, #4]
 1153 001a 1968     		ldr	r1, [r3]
 1154              		.loc 1 435 29
 1155 001c 7A88     		ldrh	r2, [r7, #2]
 1156              		.loc 1 435 5
 1157 001e 7B68     		ldr	r3, [r7, #4]
 1158              		.loc 1 435 26
 1159 0020 0A43     		orrs	r2, r2, r1
 1160 0022 1A60     		str	r2, [r3]
 436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 1161              		.loc 1 436 1
 1162 0024 00BF     		nop
 1163 0026 0C37     		adds	r7, r7, #12
 1164              	.LCFI91:
 1165              		.cfi_def_cfa_offset 4
 1166 0028 BD46     		mov	sp, r7
 1167              	.LCFI92:
 1168              		.cfi_def_cfa_register 13
 1169              		@ sp needed
 1170 002a 80BC     		pop	{r7}
 1171              	.LCFI93:
 1172              		.cfi_restore 7
 1173              		.cfi_def_cfa_offset 0
 1174 002c 7047     		bx	lr
 1175              		.cfi_endproc
 1176              	.LFE71:
 1178              		.section	.text.spi_bidirectional_transfer_config,"ax",%progbits
 1179              		.align	1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 29


 1180              		.global	spi_bidirectional_transfer_config
 1181              		.syntax unified
 1182              		.thumb
 1183              		.thumb_func
 1185              	spi_bidirectional_transfer_config:
 1186              	.LFB72:
 437:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 438:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 439:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      configure SPI bidirectional transfer direction
 440:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 441:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  transfer_direction: SPI transfer direction
 442:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 only one parameter can be selected which is shown as below:
 443:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_BIDIRECTIONAL_TRANSMIT: SPI work in transmit-only mode
 444:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_BIDIRECTIONAL_RECEIVE: SPI work in receive-only mode
 445:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 446:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 447:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 448:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_bidirectional_transfer_config(uint32_t spi_periph, uint32_t transfer_direction)
 449:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 1187              		.loc 1 449 1
 1188              		.cfi_startproc
 1189              		@ args = 0, pretend = 0, frame = 8
 1190              		@ frame_needed = 1, uses_anonymous_args = 0
 1191              		@ link register save eliminated.
 1192 0000 80B4     		push	{r7}
 1193              	.LCFI94:
 1194              		.cfi_def_cfa_offset 4
 1195              		.cfi_offset 7, -4
 1196 0002 83B0     		sub	sp, sp, #12
 1197              	.LCFI95:
 1198              		.cfi_def_cfa_offset 16
 1199 0004 00AF     		add	r7, sp, #0
 1200              	.LCFI96:
 1201              		.cfi_def_cfa_register 7
 1202 0006 7860     		str	r0, [r7, #4]
 1203 0008 3960     		str	r1, [r7]
 450:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     if(SPI_BIDIRECTIONAL_TRANSMIT == transfer_direction) {
 1204              		.loc 1 450 7
 1205 000a 3B68     		ldr	r3, [r7]
 1206 000c B3F5804F 		cmp	r3, #16384
 1207 0010 06D1     		bne	.L39
 451:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         /* set the transmit only mode */
 452:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         SPI_CTL0(spi_periph) |= (uint32_t)SPI_BIDIRECTIONAL_TRANSMIT;
 1208              		.loc 1 452 9
 1209 0012 7B68     		ldr	r3, [r7, #4]
 1210 0014 1A68     		ldr	r2, [r3]
 1211 0016 7B68     		ldr	r3, [r7, #4]
 1212              		.loc 1 452 30
 1213 0018 42F48042 		orr	r2, r2, #16384
 1214 001c 1A60     		str	r2, [r3]
 453:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     } else {
 454:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         /* set the receive only mode */
 455:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         SPI_CTL0(spi_periph) &= SPI_BIDIRECTIONAL_RECEIVE;
 456:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 457:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 1215              		.loc 1 457 1
 1216 001e 05E0     		b	.L41
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 30


 1217              	.L39:
 455:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 1218              		.loc 1 455 9
 1219 0020 7B68     		ldr	r3, [r7, #4]
 1220 0022 1A68     		ldr	r2, [r3]
 1221 0024 7B68     		ldr	r3, [r7, #4]
 455:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 1222              		.loc 1 455 30
 1223 0026 22F48042 		bic	r2, r2, #16384
 1224 002a 1A60     		str	r2, [r3]
 1225              	.L41:
 1226              		.loc 1 457 1
 1227 002c 00BF     		nop
 1228 002e 0C37     		adds	r7, r7, #12
 1229              	.LCFI97:
 1230              		.cfi_def_cfa_offset 4
 1231 0030 BD46     		mov	sp, r7
 1232              	.LCFI98:
 1233              		.cfi_def_cfa_register 13
 1234              		@ sp needed
 1235 0032 80BC     		pop	{r7}
 1236              	.LCFI99:
 1237              		.cfi_restore 7
 1238              		.cfi_def_cfa_offset 0
 1239 0034 7047     		bx	lr
 1240              		.cfi_endproc
 1241              	.LFE72:
 1243              		.section	.text.spi_i2s_data_transmit,"ax",%progbits
 1244              		.align	1
 1245              		.global	spi_i2s_data_transmit
 1246              		.syntax unified
 1247              		.thumb
 1248              		.thumb_func
 1250              	spi_i2s_data_transmit:
 1251              	.LFB73:
 458:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 459:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 460:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      SPI transmit data
 461:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 462:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  data: 16-bit data
 463:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 464:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 465:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 466:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_i2s_data_transmit(uint32_t spi_periph, uint16_t data)
 467:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 1252              		.loc 1 467 1
 1253              		.cfi_startproc
 1254              		@ args = 0, pretend = 0, frame = 8
 1255              		@ frame_needed = 1, uses_anonymous_args = 0
 1256              		@ link register save eliminated.
 1257 0000 80B4     		push	{r7}
 1258              	.LCFI100:
 1259              		.cfi_def_cfa_offset 4
 1260              		.cfi_offset 7, -4
 1261 0002 83B0     		sub	sp, sp, #12
 1262              	.LCFI101:
 1263              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 31


 1264 0004 00AF     		add	r7, sp, #0
 1265              	.LCFI102:
 1266              		.cfi_def_cfa_register 7
 1267 0006 7860     		str	r0, [r7, #4]
 1268 0008 0B46     		mov	r3, r1
 1269 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 468:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_DATA(spi_periph) = (uint32_t)data;
 1270              		.loc 1 468 5
 1271 000c 7B68     		ldr	r3, [r7, #4]
 1272 000e 0C33     		adds	r3, r3, #12
 1273 0010 1A46     		mov	r2, r3
 1274              		.loc 1 468 28
 1275 0012 7B88     		ldrh	r3, [r7, #2]
 1276              		.loc 1 468 26
 1277 0014 1360     		str	r3, [r2]
 469:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 1278              		.loc 1 469 1
 1279 0016 00BF     		nop
 1280 0018 0C37     		adds	r7, r7, #12
 1281              	.LCFI103:
 1282              		.cfi_def_cfa_offset 4
 1283 001a BD46     		mov	sp, r7
 1284              	.LCFI104:
 1285              		.cfi_def_cfa_register 13
 1286              		@ sp needed
 1287 001c 80BC     		pop	{r7}
 1288              	.LCFI105:
 1289              		.cfi_restore 7
 1290              		.cfi_def_cfa_offset 0
 1291 001e 7047     		bx	lr
 1292              		.cfi_endproc
 1293              	.LFE73:
 1295              		.section	.text.spi_i2s_data_receive,"ax",%progbits
 1296              		.align	1
 1297              		.global	spi_i2s_data_receive
 1298              		.syntax unified
 1299              		.thumb
 1300              		.thumb_func
 1302              	spi_i2s_data_receive:
 1303              	.LFB74:
 470:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 471:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 472:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      SPI receive data
 473:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 474:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 475:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     16-bit data
 476:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 477:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** uint16_t spi_i2s_data_receive(uint32_t spi_periph)
 478:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 1304              		.loc 1 478 1
 1305              		.cfi_startproc
 1306              		@ args = 0, pretend = 0, frame = 8
 1307              		@ frame_needed = 1, uses_anonymous_args = 0
 1308              		@ link register save eliminated.
 1309 0000 80B4     		push	{r7}
 1310              	.LCFI106:
 1311              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 32


 1312              		.cfi_offset 7, -4
 1313 0002 83B0     		sub	sp, sp, #12
 1314              	.LCFI107:
 1315              		.cfi_def_cfa_offset 16
 1316 0004 00AF     		add	r7, sp, #0
 1317              	.LCFI108:
 1318              		.cfi_def_cfa_register 7
 1319 0006 7860     		str	r0, [r7, #4]
 479:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     return ((uint16_t)SPI_DATA(spi_periph));
 1320              		.loc 1 479 23
 1321 0008 7B68     		ldr	r3, [r7, #4]
 1322 000a 0C33     		adds	r3, r3, #12
 1323 000c 1B68     		ldr	r3, [r3]
 1324              		.loc 1 479 13
 1325 000e 9BB2     		uxth	r3, r3
 480:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 1326              		.loc 1 480 1
 1327 0010 1846     		mov	r0, r3
 1328 0012 0C37     		adds	r7, r7, #12
 1329              	.LCFI109:
 1330              		.cfi_def_cfa_offset 4
 1331 0014 BD46     		mov	sp, r7
 1332              	.LCFI110:
 1333              		.cfi_def_cfa_register 13
 1334              		@ sp needed
 1335 0016 80BC     		pop	{r7}
 1336              	.LCFI111:
 1337              		.cfi_restore 7
 1338              		.cfi_def_cfa_offset 0
 1339 0018 7047     		bx	lr
 1340              		.cfi_endproc
 1341              	.LFE74:
 1343              		.section	.text.spi_crc_polynomial_set,"ax",%progbits
 1344              		.align	1
 1345              		.global	spi_crc_polynomial_set
 1346              		.syntax unified
 1347              		.thumb
 1348              		.thumb_func
 1350              	spi_crc_polynomial_set:
 1351              	.LFB75:
 481:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 482:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 483:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      set SPI CRC polynomial
 484:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 485:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  crc_poly: CRC polynomial value
 486:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 487:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 488:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 489:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_crc_polynomial_set(uint32_t spi_periph, uint16_t crc_poly)
 490:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 1352              		.loc 1 490 1
 1353              		.cfi_startproc
 1354              		@ args = 0, pretend = 0, frame = 8
 1355              		@ frame_needed = 1, uses_anonymous_args = 0
 1356              		@ link register save eliminated.
 1357 0000 80B4     		push	{r7}
 1358              	.LCFI112:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 33


 1359              		.cfi_def_cfa_offset 4
 1360              		.cfi_offset 7, -4
 1361 0002 83B0     		sub	sp, sp, #12
 1362              	.LCFI113:
 1363              		.cfi_def_cfa_offset 16
 1364 0004 00AF     		add	r7, sp, #0
 1365              	.LCFI114:
 1366              		.cfi_def_cfa_register 7
 1367 0006 7860     		str	r0, [r7, #4]
 1368 0008 0B46     		mov	r3, r1
 1369 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 491:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* enable SPI CRC */
 492:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCEN;
 1370              		.loc 1 492 5
 1371 000c 7B68     		ldr	r3, [r7, #4]
 1372 000e 1A68     		ldr	r2, [r3]
 1373 0010 7B68     		ldr	r3, [r7, #4]
 1374              		.loc 1 492 26
 1375 0012 42F40052 		orr	r2, r2, #8192
 1376 0016 1A60     		str	r2, [r3]
 493:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* set SPI CRC polynomial */
 494:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_CRCPOLY(spi_periph) = (uint32_t)crc_poly;
 1377              		.loc 1 494 5
 1378 0018 7B68     		ldr	r3, [r7, #4]
 1379 001a 1033     		adds	r3, r3, #16
 1380 001c 1A46     		mov	r2, r3
 1381              		.loc 1 494 31
 1382 001e 7B88     		ldrh	r3, [r7, #2]
 1383              		.loc 1 494 29
 1384 0020 1360     		str	r3, [r2]
 495:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 1385              		.loc 1 495 1
 1386 0022 00BF     		nop
 1387 0024 0C37     		adds	r7, r7, #12
 1388              	.LCFI115:
 1389              		.cfi_def_cfa_offset 4
 1390 0026 BD46     		mov	sp, r7
 1391              	.LCFI116:
 1392              		.cfi_def_cfa_register 13
 1393              		@ sp needed
 1394 0028 80BC     		pop	{r7}
 1395              	.LCFI117:
 1396              		.cfi_restore 7
 1397              		.cfi_def_cfa_offset 0
 1398 002a 7047     		bx	lr
 1399              		.cfi_endproc
 1400              	.LFE75:
 1402              		.section	.text.spi_crc_polynomial_get,"ax",%progbits
 1403              		.align	1
 1404              		.global	spi_crc_polynomial_get
 1405              		.syntax unified
 1406              		.thumb
 1407              		.thumb_func
 1409              	spi_crc_polynomial_get:
 1410              	.LFB76:
 496:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 497:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 34


 498:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      get SPI CRC polynomial
 499:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 500:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 501:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     16-bit CRC polynomial
 502:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 503:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** uint16_t spi_crc_polynomial_get(uint32_t spi_periph)
 504:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 1411              		.loc 1 504 1
 1412              		.cfi_startproc
 1413              		@ args = 0, pretend = 0, frame = 8
 1414              		@ frame_needed = 1, uses_anonymous_args = 0
 1415              		@ link register save eliminated.
 1416 0000 80B4     		push	{r7}
 1417              	.LCFI118:
 1418              		.cfi_def_cfa_offset 4
 1419              		.cfi_offset 7, -4
 1420 0002 83B0     		sub	sp, sp, #12
 1421              	.LCFI119:
 1422              		.cfi_def_cfa_offset 16
 1423 0004 00AF     		add	r7, sp, #0
 1424              	.LCFI120:
 1425              		.cfi_def_cfa_register 7
 1426 0006 7860     		str	r0, [r7, #4]
 505:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     return ((uint16_t)SPI_CRCPOLY(spi_periph));
 1427              		.loc 1 505 23
 1428 0008 7B68     		ldr	r3, [r7, #4]
 1429 000a 1033     		adds	r3, r3, #16
 1430 000c 1B68     		ldr	r3, [r3]
 1431              		.loc 1 505 13
 1432 000e 9BB2     		uxth	r3, r3
 506:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 1433              		.loc 1 506 1
 1434 0010 1846     		mov	r0, r3
 1435 0012 0C37     		adds	r7, r7, #12
 1436              	.LCFI121:
 1437              		.cfi_def_cfa_offset 4
 1438 0014 BD46     		mov	sp, r7
 1439              	.LCFI122:
 1440              		.cfi_def_cfa_register 13
 1441              		@ sp needed
 1442 0016 80BC     		pop	{r7}
 1443              	.LCFI123:
 1444              		.cfi_restore 7
 1445              		.cfi_def_cfa_offset 0
 1446 0018 7047     		bx	lr
 1447              		.cfi_endproc
 1448              	.LFE76:
 1450              		.section	.text.spi_crc_on,"ax",%progbits
 1451              		.align	1
 1452              		.global	spi_crc_on
 1453              		.syntax unified
 1454              		.thumb
 1455              		.thumb_func
 1457              	spi_crc_on:
 1458              	.LFB77:
 507:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 508:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 35


 509:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      turn on SPI CRC function 
 510:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 511:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 512:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 513:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 514:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_crc_on(uint32_t spi_periph)
 515:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 1459              		.loc 1 515 1
 1460              		.cfi_startproc
 1461              		@ args = 0, pretend = 0, frame = 8
 1462              		@ frame_needed = 1, uses_anonymous_args = 0
 1463              		@ link register save eliminated.
 1464 0000 80B4     		push	{r7}
 1465              	.LCFI124:
 1466              		.cfi_def_cfa_offset 4
 1467              		.cfi_offset 7, -4
 1468 0002 83B0     		sub	sp, sp, #12
 1469              	.LCFI125:
 1470              		.cfi_def_cfa_offset 16
 1471 0004 00AF     		add	r7, sp, #0
 1472              	.LCFI126:
 1473              		.cfi_def_cfa_register 7
 1474 0006 7860     		str	r0, [r7, #4]
 516:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCEN;
 1475              		.loc 1 516 5
 1476 0008 7B68     		ldr	r3, [r7, #4]
 1477 000a 1A68     		ldr	r2, [r3]
 1478 000c 7B68     		ldr	r3, [r7, #4]
 1479              		.loc 1 516 26
 1480 000e 42F40052 		orr	r2, r2, #8192
 1481 0012 1A60     		str	r2, [r3]
 517:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 1482              		.loc 1 517 1
 1483 0014 00BF     		nop
 1484 0016 0C37     		adds	r7, r7, #12
 1485              	.LCFI127:
 1486              		.cfi_def_cfa_offset 4
 1487 0018 BD46     		mov	sp, r7
 1488              	.LCFI128:
 1489              		.cfi_def_cfa_register 13
 1490              		@ sp needed
 1491 001a 80BC     		pop	{r7}
 1492              	.LCFI129:
 1493              		.cfi_restore 7
 1494              		.cfi_def_cfa_offset 0
 1495 001c 7047     		bx	lr
 1496              		.cfi_endproc
 1497              	.LFE77:
 1499              		.section	.text.spi_crc_off,"ax",%progbits
 1500              		.align	1
 1501              		.global	spi_crc_off
 1502              		.syntax unified
 1503              		.thumb
 1504              		.thumb_func
 1506              	spi_crc_off:
 1507              	.LFB78:
 518:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 36


 519:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 520:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      turn off SPI CRC function
 521:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 522:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 523:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 524:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 525:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_crc_off(uint32_t spi_periph)
 526:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 1508              		.loc 1 526 1
 1509              		.cfi_startproc
 1510              		@ args = 0, pretend = 0, frame = 8
 1511              		@ frame_needed = 1, uses_anonymous_args = 0
 1512              		@ link register save eliminated.
 1513 0000 80B4     		push	{r7}
 1514              	.LCFI130:
 1515              		.cfi_def_cfa_offset 4
 1516              		.cfi_offset 7, -4
 1517 0002 83B0     		sub	sp, sp, #12
 1518              	.LCFI131:
 1519              		.cfi_def_cfa_offset 16
 1520 0004 00AF     		add	r7, sp, #0
 1521              	.LCFI132:
 1522              		.cfi_def_cfa_register 7
 1523 0006 7860     		str	r0, [r7, #4]
 527:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_CRCEN);
 1524              		.loc 1 527 5
 1525 0008 7B68     		ldr	r3, [r7, #4]
 1526 000a 1A68     		ldr	r2, [r3]
 1527 000c 7B68     		ldr	r3, [r7, #4]
 1528              		.loc 1 527 26
 1529 000e 22F40052 		bic	r2, r2, #8192
 1530 0012 1A60     		str	r2, [r3]
 528:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 1531              		.loc 1 528 1
 1532 0014 00BF     		nop
 1533 0016 0C37     		adds	r7, r7, #12
 1534              	.LCFI133:
 1535              		.cfi_def_cfa_offset 4
 1536 0018 BD46     		mov	sp, r7
 1537              	.LCFI134:
 1538              		.cfi_def_cfa_register 13
 1539              		@ sp needed
 1540 001a 80BC     		pop	{r7}
 1541              	.LCFI135:
 1542              		.cfi_restore 7
 1543              		.cfi_def_cfa_offset 0
 1544 001c 7047     		bx	lr
 1545              		.cfi_endproc
 1546              	.LFE78:
 1548              		.section	.text.spi_crc_next,"ax",%progbits
 1549              		.align	1
 1550              		.global	spi_crc_next
 1551              		.syntax unified
 1552              		.thumb
 1553              		.thumb_func
 1555              	spi_crc_next:
 1556              	.LFB79:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 37


 529:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 530:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 531:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      SPI next data is CRC value
 532:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 533:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 534:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 535:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 536:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_crc_next(uint32_t spi_periph)
 537:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 1557              		.loc 1 537 1
 1558              		.cfi_startproc
 1559              		@ args = 0, pretend = 0, frame = 8
 1560              		@ frame_needed = 1, uses_anonymous_args = 0
 1561              		@ link register save eliminated.
 1562 0000 80B4     		push	{r7}
 1563              	.LCFI136:
 1564              		.cfi_def_cfa_offset 4
 1565              		.cfi_offset 7, -4
 1566 0002 83B0     		sub	sp, sp, #12
 1567              	.LCFI137:
 1568              		.cfi_def_cfa_offset 16
 1569 0004 00AF     		add	r7, sp, #0
 1570              	.LCFI138:
 1571              		.cfi_def_cfa_register 7
 1572 0006 7860     		str	r0, [r7, #4]
 538:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCNT;
 1573              		.loc 1 538 5
 1574 0008 7B68     		ldr	r3, [r7, #4]
 1575 000a 1A68     		ldr	r2, [r3]
 1576 000c 7B68     		ldr	r3, [r7, #4]
 1577              		.loc 1 538 26
 1578 000e 42F48052 		orr	r2, r2, #4096
 1579 0012 1A60     		str	r2, [r3]
 539:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 1580              		.loc 1 539 1
 1581 0014 00BF     		nop
 1582 0016 0C37     		adds	r7, r7, #12
 1583              	.LCFI139:
 1584              		.cfi_def_cfa_offset 4
 1585 0018 BD46     		mov	sp, r7
 1586              	.LCFI140:
 1587              		.cfi_def_cfa_register 13
 1588              		@ sp needed
 1589 001a 80BC     		pop	{r7}
 1590              	.LCFI141:
 1591              		.cfi_restore 7
 1592              		.cfi_def_cfa_offset 0
 1593 001c 7047     		bx	lr
 1594              		.cfi_endproc
 1595              	.LFE79:
 1597              		.section	.text.spi_crc_get,"ax",%progbits
 1598              		.align	1
 1599              		.global	spi_crc_get
 1600              		.syntax unified
 1601              		.thumb
 1602              		.thumb_func
 1604              	spi_crc_get:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 38


 1605              	.LFB80:
 540:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 541:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 542:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      get SPI CRC send value or receive value
 543:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 544:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  crc: SPI crc value
 545:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 only one parameter can be selected which is shown as below:
 546:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_CRC_TX: get transmit crc value
 547:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_CRC_RX: get receive crc value
 548:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 549:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     16-bit CRC value
 550:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 551:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** uint16_t spi_crc_get(uint32_t spi_periph, uint8_t crc)
 552:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 1606              		.loc 1 552 1
 1607              		.cfi_startproc
 1608              		@ args = 0, pretend = 0, frame = 8
 1609              		@ frame_needed = 1, uses_anonymous_args = 0
 1610              		@ link register save eliminated.
 1611 0000 80B4     		push	{r7}
 1612              	.LCFI142:
 1613              		.cfi_def_cfa_offset 4
 1614              		.cfi_offset 7, -4
 1615 0002 83B0     		sub	sp, sp, #12
 1616              	.LCFI143:
 1617              		.cfi_def_cfa_offset 16
 1618 0004 00AF     		add	r7, sp, #0
 1619              	.LCFI144:
 1620              		.cfi_def_cfa_register 7
 1621 0006 7860     		str	r0, [r7, #4]
 1622 0008 0B46     		mov	r3, r1
 1623 000a FB70     		strb	r3, [r7, #3]
 553:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     if(SPI_CRC_TX == crc) {
 1624              		.loc 1 553 7
 1625 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1626 000e 002B     		cmp	r3, #0
 1627 0010 04D1     		bne	.L52
 554:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         return ((uint16_t)(SPI_TCRC(spi_periph)));
 1628              		.loc 1 554 28
 1629 0012 7B68     		ldr	r3, [r7, #4]
 1630 0014 1833     		adds	r3, r3, #24
 1631 0016 1B68     		ldr	r3, [r3]
 1632              		.loc 1 554 17
 1633 0018 9BB2     		uxth	r3, r3
 1634 001a 03E0     		b	.L53
 1635              	.L52:
 555:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     } else {
 556:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         return ((uint16_t)(SPI_RCRC(spi_periph)));
 1636              		.loc 1 556 28
 1637 001c 7B68     		ldr	r3, [r7, #4]
 1638 001e 1433     		adds	r3, r3, #20
 1639 0020 1B68     		ldr	r3, [r3]
 1640              		.loc 1 556 17
 1641 0022 9BB2     		uxth	r3, r3
 1642              	.L53:
 557:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 558:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 39


 1643              		.loc 1 558 1
 1644 0024 1846     		mov	r0, r3
 1645 0026 0C37     		adds	r7, r7, #12
 1646              	.LCFI145:
 1647              		.cfi_def_cfa_offset 4
 1648 0028 BD46     		mov	sp, r7
 1649              	.LCFI146:
 1650              		.cfi_def_cfa_register 13
 1651              		@ sp needed
 1652 002a 80BC     		pop	{r7}
 1653              	.LCFI147:
 1654              		.cfi_restore 7
 1655              		.cfi_def_cfa_offset 0
 1656 002c 7047     		bx	lr
 1657              		.cfi_endproc
 1658              	.LFE80:
 1660              		.section	.text.spi_crc_error_clear,"ax",%progbits
 1661              		.align	1
 1662              		.global	spi_crc_error_clear
 1663              		.syntax unified
 1664              		.thumb
 1665              		.thumb_func
 1667              	spi_crc_error_clear:
 1668              	.LFB81:
 559:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 560:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 561:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      clear SPI CRC error flag status
 562:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 563:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 564:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 565:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 566:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_crc_error_clear(uint32_t spi_periph)
 567:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 1669              		.loc 1 567 1
 1670              		.cfi_startproc
 1671              		@ args = 0, pretend = 0, frame = 8
 1672              		@ frame_needed = 1, uses_anonymous_args = 0
 1673              		@ link register save eliminated.
 1674 0000 80B4     		push	{r7}
 1675              	.LCFI148:
 1676              		.cfi_def_cfa_offset 4
 1677              		.cfi_offset 7, -4
 1678 0002 83B0     		sub	sp, sp, #12
 1679              	.LCFI149:
 1680              		.cfi_def_cfa_offset 16
 1681 0004 00AF     		add	r7, sp, #0
 1682              	.LCFI150:
 1683              		.cfi_def_cfa_register 7
 1684 0006 7860     		str	r0, [r7, #4]
 568:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_STAT(spi_periph) = (uint32_t)(~SPI_FLAG_CRCERR);
 1685              		.loc 1 568 5
 1686 0008 7B68     		ldr	r3, [r7, #4]
 1687 000a 0833     		adds	r3, r3, #8
 1688 000c 1A46     		mov	r2, r3
 1689              		.loc 1 568 26
 1690 000e 6FF01003 		mvn	r3, #16
 1691 0012 1360     		str	r3, [r2]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 40


 569:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 1692              		.loc 1 569 1
 1693 0014 00BF     		nop
 1694 0016 0C37     		adds	r7, r7, #12
 1695              	.LCFI151:
 1696              		.cfi_def_cfa_offset 4
 1697 0018 BD46     		mov	sp, r7
 1698              	.LCFI152:
 1699              		.cfi_def_cfa_register 13
 1700              		@ sp needed
 1701 001a 80BC     		pop	{r7}
 1702              	.LCFI153:
 1703              		.cfi_restore 7
 1704              		.cfi_def_cfa_offset 0
 1705 001c 7047     		bx	lr
 1706              		.cfi_endproc
 1707              	.LFE81:
 1709              		.section	.text.spi_i2s_flag_get,"ax",%progbits
 1710              		.align	1
 1711              		.global	spi_i2s_flag_get
 1712              		.syntax unified
 1713              		.thumb
 1714              		.thumb_func
 1716              	spi_i2s_flag_get:
 1717              	.LFB82:
 570:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 571:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 572:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      get SPI and I2S flag status
 573:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 574:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  flag: SPI/I2S flag status
 575:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 one or more parameters can be selected which are shown as below:
 576:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_FLAG_TBE: transmit buffer empty flag
 577:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_FLAG_RBNE: receive buffer not empty flag
 578:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_FLAG_TRANS: transmit on-going flag
 579:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_FLAG_RXORERR: receive overrun error flag
 580:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_FLAG_CONFERR: mode config error flag
 581:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_FLAG_CRCERR: CRC error flag
 582:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_FLAG_RXORERR: overrun error flag
 583:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_FLAG_TXURERR: underrun error flag
 584:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_FLAG_CH: channel side flag
 585:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 586:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     FlagStatus: SET or RESET
 587:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 588:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** FlagStatus spi_i2s_flag_get(uint32_t spi_periph, uint32_t flag)
 589:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 1718              		.loc 1 589 1
 1719              		.cfi_startproc
 1720              		@ args = 0, pretend = 0, frame = 8
 1721              		@ frame_needed = 1, uses_anonymous_args = 0
 1722              		@ link register save eliminated.
 1723 0000 80B4     		push	{r7}
 1724              	.LCFI154:
 1725              		.cfi_def_cfa_offset 4
 1726              		.cfi_offset 7, -4
 1727 0002 83B0     		sub	sp, sp, #12
 1728              	.LCFI155:
 1729              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 41


 1730 0004 00AF     		add	r7, sp, #0
 1731              	.LCFI156:
 1732              		.cfi_def_cfa_register 7
 1733 0006 7860     		str	r0, [r7, #4]
 1734 0008 3960     		str	r1, [r7]
 590:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     if(RESET != (SPI_STAT(spi_periph) & flag)) {
 1735              		.loc 1 590 18
 1736 000a 7B68     		ldr	r3, [r7, #4]
 1737 000c 0833     		adds	r3, r3, #8
 1738 000e 1A68     		ldr	r2, [r3]
 1739              		.loc 1 590 39
 1740 0010 3B68     		ldr	r3, [r7]
 1741 0012 1340     		ands	r3, r3, r2
 1742              		.loc 1 590 7
 1743 0014 002B     		cmp	r3, #0
 1744 0016 01D0     		beq	.L56
 591:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         return SET;
 1745              		.loc 1 591 16
 1746 0018 0123     		movs	r3, #1
 1747 001a 00E0     		b	.L57
 1748              	.L56:
 592:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     } else {
 593:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         return RESET;
 1749              		.loc 1 593 16
 1750 001c 0023     		movs	r3, #0
 1751              	.L57:
 594:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 595:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 1752              		.loc 1 595 1
 1753 001e 1846     		mov	r0, r3
 1754 0020 0C37     		adds	r7, r7, #12
 1755              	.LCFI157:
 1756              		.cfi_def_cfa_offset 4
 1757 0022 BD46     		mov	sp, r7
 1758              	.LCFI158:
 1759              		.cfi_def_cfa_register 13
 1760              		@ sp needed
 1761 0024 80BC     		pop	{r7}
 1762              	.LCFI159:
 1763              		.cfi_restore 7
 1764              		.cfi_def_cfa_offset 0
 1765 0026 7047     		bx	lr
 1766              		.cfi_endproc
 1767              	.LFE82:
 1769              		.section	.text.spi_i2s_interrupt_enable,"ax",%progbits
 1770              		.align	1
 1771              		.global	spi_i2s_interrupt_enable
 1772              		.syntax unified
 1773              		.thumb
 1774              		.thumb_func
 1776              	spi_i2s_interrupt_enable:
 1777              	.LFB83:
 596:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 597:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 598:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      enable SPI and I2S interrupt
 599:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 600:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  interrupt: SPI/I2S interrupt
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 42


 601:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 only one parameter can be selected which is shown as below:
 602:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_I2S_INT_TBE: transmit buffer empty interrupt
 603:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_I2S_INT_RBNE: receive buffer not empty interrupt
 604:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_I2S_INT_ERR: CRC error, configuration error, reception overrun error,
 605:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                                    transmission underrun error and format error interrupt
 606:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 607:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 608:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 609:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_i2s_interrupt_enable(uint32_t spi_periph, uint8_t interrupt)
 610:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 1778              		.loc 1 610 1
 1779              		.cfi_startproc
 1780              		@ args = 0, pretend = 0, frame = 8
 1781              		@ frame_needed = 1, uses_anonymous_args = 0
 1782              		@ link register save eliminated.
 1783 0000 80B4     		push	{r7}
 1784              	.LCFI160:
 1785              		.cfi_def_cfa_offset 4
 1786              		.cfi_offset 7, -4
 1787 0002 83B0     		sub	sp, sp, #12
 1788              	.LCFI161:
 1789              		.cfi_def_cfa_offset 16
 1790 0004 00AF     		add	r7, sp, #0
 1791              	.LCFI162:
 1792              		.cfi_def_cfa_register 7
 1793 0006 7860     		str	r0, [r7, #4]
 1794 0008 0B46     		mov	r3, r1
 1795 000a FB70     		strb	r3, [r7, #3]
 611:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)interrupt;
 1796              		.loc 1 611 5
 1797 000c 7B68     		ldr	r3, [r7, #4]
 1798 000e 0433     		adds	r3, r3, #4
 1799 0010 1A68     		ldr	r2, [r3]
 1800              		.loc 1 611 29
 1801 0012 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1802              		.loc 1 611 5
 1803 0014 7968     		ldr	r1, [r7, #4]
 1804 0016 0431     		adds	r1, r1, #4
 1805              		.loc 1 611 26
 1806 0018 1343     		orrs	r3, r3, r2
 1807 001a 0B60     		str	r3, [r1]
 612:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 1808              		.loc 1 612 1
 1809 001c 00BF     		nop
 1810 001e 0C37     		adds	r7, r7, #12
 1811              	.LCFI163:
 1812              		.cfi_def_cfa_offset 4
 1813 0020 BD46     		mov	sp, r7
 1814              	.LCFI164:
 1815              		.cfi_def_cfa_register 13
 1816              		@ sp needed
 1817 0022 80BC     		pop	{r7}
 1818              	.LCFI165:
 1819              		.cfi_restore 7
 1820              		.cfi_def_cfa_offset 0
 1821 0024 7047     		bx	lr
 1822              		.cfi_endproc
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 43


 1823              	.LFE83:
 1825              		.section	.text.spi_i2s_interrupt_disable,"ax",%progbits
 1826              		.align	1
 1827              		.global	spi_i2s_interrupt_disable
 1828              		.syntax unified
 1829              		.thumb
 1830              		.thumb_func
 1832              	spi_i2s_interrupt_disable:
 1833              	.LFB84:
 613:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 614:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 615:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      disable SPI and I2S interrupt
 616:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 617:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  interrupt: SPI/I2S interrupt
 618:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 only one parameter can be selected which is shown as below:
 619:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_I2S_INT_TBE: transmit buffer empty interrupt
 620:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_I2S_INT_RBNE: receive buffer not empty interrupt
 621:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_I2S_INT_ERR: CRC error, configuration error, reception overrun error,
 622:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                                    transmission underrun error and format error interrupt
 623:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 624:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     none
 625:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 626:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** void spi_i2s_interrupt_disable(uint32_t spi_periph, uint8_t interrupt)
 627:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 1834              		.loc 1 627 1
 1835              		.cfi_startproc
 1836              		@ args = 0, pretend = 0, frame = 8
 1837              		@ frame_needed = 1, uses_anonymous_args = 0
 1838              		@ link register save eliminated.
 1839 0000 80B4     		push	{r7}
 1840              	.LCFI166:
 1841              		.cfi_def_cfa_offset 4
 1842              		.cfi_offset 7, -4
 1843 0002 83B0     		sub	sp, sp, #12
 1844              	.LCFI167:
 1845              		.cfi_def_cfa_offset 16
 1846 0004 00AF     		add	r7, sp, #0
 1847              	.LCFI168:
 1848              		.cfi_def_cfa_register 7
 1849 0006 7860     		str	r0, [r7, #4]
 1850 0008 0B46     		mov	r3, r1
 1851 000a FB70     		strb	r3, [r7, #3]
 628:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     SPI_CTL1(spi_periph) &= ~(uint32_t)interrupt;
 1852              		.loc 1 628 5
 1853 000c 7B68     		ldr	r3, [r7, #4]
 1854 000e 0433     		adds	r3, r3, #4
 1855 0010 1A68     		ldr	r2, [r3]
 1856              		.loc 1 628 30
 1857 0012 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1858              		.loc 1 628 29
 1859 0014 DB43     		mvns	r3, r3
 1860              		.loc 1 628 5
 1861 0016 7968     		ldr	r1, [r7, #4]
 1862 0018 0431     		adds	r1, r1, #4
 1863              		.loc 1 628 26
 1864 001a 1340     		ands	r3, r3, r2
 1865 001c 0B60     		str	r3, [r1]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 44


 629:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 1866              		.loc 1 629 1
 1867 001e 00BF     		nop
 1868 0020 0C37     		adds	r7, r7, #12
 1869              	.LCFI169:
 1870              		.cfi_def_cfa_offset 4
 1871 0022 BD46     		mov	sp, r7
 1872              	.LCFI170:
 1873              		.cfi_def_cfa_register 13
 1874              		@ sp needed
 1875 0024 80BC     		pop	{r7}
 1876              	.LCFI171:
 1877              		.cfi_restore 7
 1878              		.cfi_def_cfa_offset 0
 1879 0026 7047     		bx	lr
 1880              		.cfi_endproc
 1881              	.LFE84:
 1883              		.section	.text.spi_i2s_interrupt_flag_get,"ax",%progbits
 1884              		.align	1
 1885              		.global	spi_i2s_interrupt_flag_get
 1886              		.syntax unified
 1887              		.thumb
 1888              		.thumb_func
 1890              	spi_i2s_interrupt_flag_get:
 1891              	.LFB85:
 630:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 631:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** /*!
 632:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \brief      get SPI and I2S interrupt flag status
 633:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2)
 634:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[in]  interrupt: SPI/I2S interrupt flag status
 635:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****                 only one parameter can be selected which is shown as below:
 636:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_I2S_INT_FLAG_TBE: transmit buffer empty interrupt flag
 637:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_I2S_INT_FLAG_RBNE: receive buffer not empty interrupt flag
 638:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_I2S_INT_FLAG_RXORERR: overrun interrupt flag
 639:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_INT_FLAG_CONFERR: config error interrupt flag
 640:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        SPI_INT_FLAG_CRCERR: CRC error interrupt flag
 641:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****       \arg        I2S_INT_FLAG_TXURERR: underrun error interrupt flag
 642:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \param[out] none
 643:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     \retval     FlagStatus: SET or RESET
 644:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** */
 645:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** FlagStatus spi_i2s_interrupt_flag_get(uint32_t spi_periph, uint8_t interrupt)
 646:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** {
 1892              		.loc 1 646 1
 1893              		.cfi_startproc
 1894              		@ args = 0, pretend = 0, frame = 16
 1895              		@ frame_needed = 1, uses_anonymous_args = 0
 1896              		@ link register save eliminated.
 1897 0000 80B4     		push	{r7}
 1898              	.LCFI172:
 1899              		.cfi_def_cfa_offset 4
 1900              		.cfi_offset 7, -4
 1901 0002 85B0     		sub	sp, sp, #20
 1902              	.LCFI173:
 1903              		.cfi_def_cfa_offset 24
 1904 0004 00AF     		add	r7, sp, #0
 1905              	.LCFI174:
 1906              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 45


 1907 0006 7860     		str	r0, [r7, #4]
 1908 0008 0B46     		mov	r3, r1
 1909 000a FB70     		strb	r3, [r7, #3]
 647:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     uint32_t reg1 = SPI_STAT(spi_periph);
 1910              		.loc 1 647 21
 1911 000c 7B68     		ldr	r3, [r7, #4]
 1912 000e 0833     		adds	r3, r3, #8
 1913              		.loc 1 647 14
 1914 0010 1B68     		ldr	r3, [r3]
 1915 0012 FB60     		str	r3, [r7, #12]
 648:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     uint32_t reg2 = SPI_CTL1(spi_periph);
 1916              		.loc 1 648 21
 1917 0014 7B68     		ldr	r3, [r7, #4]
 1918 0016 0433     		adds	r3, r3, #4
 1919              		.loc 1 648 14
 1920 0018 1B68     		ldr	r3, [r3]
 1921 001a BB60     		str	r3, [r7, #8]
 649:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** 
 650:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     switch(interrupt) {
 1922              		.loc 1 650 5
 1923 001c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1924 001e 052B     		cmp	r3, #5
 1925 0020 44D8     		bhi	.L72
 1926 0022 01A2     		adr	r2, .L63
 1927 0024 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1928              		.p2align 2
 1929              	.L63:
 1930 0028 41000000 		.word	.L68+1
 1931 002c 53000000 		.word	.L67+1
 1932 0030 65000000 		.word	.L66+1
 1933 0034 77000000 		.word	.L65+1
 1934 0038 89000000 		.word	.L64+1
 1935 003c 9B000000 		.word	.L62+1
 1936              		.p2align 1
 1937              	.L68:
 651:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 652:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     case SPI_I2S_INT_FLAG_TBE:
 653:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         reg1 = reg1 & SPI_STAT_TBE;
 1938              		.loc 1 653 14
 1939 0040 FB68     		ldr	r3, [r7, #12]
 1940 0042 03F00203 		and	r3, r3, #2
 1941 0046 FB60     		str	r3, [r7, #12]
 654:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         reg2 = reg2 & SPI_CTL1_TBEIE;
 1942              		.loc 1 654 14
 1943 0048 BB68     		ldr	r3, [r7, #8]
 1944 004a 03F08003 		and	r3, r3, #128
 1945 004e BB60     		str	r3, [r7, #8]
 655:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         break;
 1946              		.loc 1 655 9
 1947 0050 2DE0     		b	.L69
 1948              	.L67:
 656:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 657:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     case SPI_I2S_INT_FLAG_RBNE:
 658:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         reg1 = reg1 & SPI_STAT_RBNE;
 1949              		.loc 1 658 14
 1950 0052 FB68     		ldr	r3, [r7, #12]
 1951 0054 03F00103 		and	r3, r3, #1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 46


 1952 0058 FB60     		str	r3, [r7, #12]
 659:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 1953              		.loc 1 659 14
 1954 005a BB68     		ldr	r3, [r7, #8]
 1955 005c 03F04003 		and	r3, r3, #64
 1956 0060 BB60     		str	r3, [r7, #8]
 660:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         break;
 1957              		.loc 1 660 9
 1958 0062 24E0     		b	.L69
 1959              	.L66:
 661:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* SPI/I2S overrun interrupt */
 662:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     case SPI_I2S_INT_FLAG_RXORERR:
 663:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         reg1 = reg1 & SPI_STAT_RXORERR;
 1960              		.loc 1 663 14
 1961 0064 FB68     		ldr	r3, [r7, #12]
 1962 0066 03F04003 		and	r3, r3, #64
 1963 006a FB60     		str	r3, [r7, #12]
 664:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1964              		.loc 1 664 14
 1965 006c BB68     		ldr	r3, [r7, #8]
 1966 006e 03F02003 		and	r3, r3, #32
 1967 0072 BB60     		str	r3, [r7, #8]
 665:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         break;
 1968              		.loc 1 665 9
 1969 0074 1BE0     		b	.L69
 1970              	.L65:
 666:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* SPI config error interrupt */
 667:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     case SPI_INT_FLAG_CONFERR:
 668:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         reg1 = reg1 & SPI_STAT_CONFERR;
 1971              		.loc 1 668 14
 1972 0076 FB68     		ldr	r3, [r7, #12]
 1973 0078 03F02003 		and	r3, r3, #32
 1974 007c FB60     		str	r3, [r7, #12]
 669:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1975              		.loc 1 669 14
 1976 007e BB68     		ldr	r3, [r7, #8]
 1977 0080 03F02003 		and	r3, r3, #32
 1978 0084 BB60     		str	r3, [r7, #8]
 670:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         break;
 1979              		.loc 1 670 9
 1980 0086 12E0     		b	.L69
 1981              	.L64:
 671:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* SPI CRC error interrupt */
 672:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     case SPI_INT_FLAG_CRCERR:
 673:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         reg1 = reg1 & SPI_STAT_CRCERR;
 1982              		.loc 1 673 14
 1983 0088 FB68     		ldr	r3, [r7, #12]
 1984 008a 03F01003 		and	r3, r3, #16
 1985 008e FB60     		str	r3, [r7, #12]
 674:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1986              		.loc 1 674 14
 1987 0090 BB68     		ldr	r3, [r7, #8]
 1988 0092 03F02003 		and	r3, r3, #32
 1989 0096 BB60     		str	r3, [r7, #8]
 675:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         break;
 1990              		.loc 1 675 9
 1991 0098 09E0     		b	.L69
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 47


 1992              	.L62:
 676:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /* I2S underrun error interrupt */
 677:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     case I2S_INT_FLAG_TXURERR:
 678:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         reg1 = reg1 & SPI_STAT_TXURERR;
 1993              		.loc 1 678 14
 1994 009a FB68     		ldr	r3, [r7, #12]
 1995 009c 03F00803 		and	r3, r3, #8
 1996 00a0 FB60     		str	r3, [r7, #12]
 679:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1997              		.loc 1 679 14
 1998 00a2 BB68     		ldr	r3, [r7, #8]
 1999 00a4 03F02003 		and	r3, r3, #32
 2000 00a8 BB60     		str	r3, [r7, #8]
 680:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         break;
 2001              		.loc 1 680 9
 2002 00aa 00E0     		b	.L69
 2003              	.L72:
 681:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     default :
 682:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         break;
 2004              		.loc 1 682 9
 2005 00ac 00BF     		nop
 2006              	.L69:
 683:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 684:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     /*get SPI/I2S interrupt flag status */
 685:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     if((0U != reg1) && (0U != reg2)) {
 2007              		.loc 1 685 7
 2008 00ae FB68     		ldr	r3, [r7, #12]
 2009 00b0 002B     		cmp	r3, #0
 2010 00b2 04D0     		beq	.L70
 2011              		.loc 1 685 21 discriminator 1
 2012 00b4 BB68     		ldr	r3, [r7, #8]
 2013 00b6 002B     		cmp	r3, #0
 2014 00b8 01D0     		beq	.L70
 686:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         return SET;
 2015              		.loc 1 686 16
 2016 00ba 0123     		movs	r3, #1
 2017 00bc 00E0     		b	.L71
 2018              	.L70:
 687:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     } else {
 688:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****         return RESET;
 2019              		.loc 1 688 16
 2020 00be 0023     		movs	r3, #0
 2021              	.L71:
 689:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c ****     }
 690:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_spi.c **** }
 2022              		.loc 1 690 1
 2023 00c0 1846     		mov	r0, r3
 2024 00c2 1437     		adds	r7, r7, #20
 2025              	.LCFI175:
 2026              		.cfi_def_cfa_offset 4
 2027 00c4 BD46     		mov	sp, r7
 2028              	.LCFI176:
 2029              		.cfi_def_cfa_register 13
 2030              		@ sp needed
 2031 00c6 80BC     		pop	{r7}
 2032              	.LCFI177:
 2033              		.cfi_restore 7
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 48


 2034              		.cfi_def_cfa_offset 0
 2035 00c8 7047     		bx	lr
 2036              		.cfi_endproc
 2037              	.LFE85:
 2039              		.text
 2040              	.Letext0:
 2041              		.file 2 "C:/arm-toolchain/14.3/arm-none-eabi/include/machine/_default_types.h"
 2042              		.file 3 "C:/arm-toolchain/14.3/arm-none-eabi/include/sys/_stdint.h"
 2043              		.file 4 "./Firmware/CMSIS/GD/GD32F10x/Include/gd32f10x.h"
 2044              		.file 5 "./Firmware/GD32F10x_standard_peripheral/Include/gd32f10x_rcu.h"
 2045              		.file 6 "./Firmware/GD32F10x_standard_peripheral/Include/gd32f10x_spi.h"
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 49


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f10x_spi.c
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:19     .text.spi_i2s_deinit:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:25     .text.spi_i2s_deinit:00000000 spi_i2s_deinit
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:106    .text.spi_i2s_deinit:0000006c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:113    .text.spi_struct_para_init:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:119    .text.spi_struct_para_init:00000000 spi_struct_para_init
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:183    .text.spi_init:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:189    .text.spi_init:00000000 spi_init
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:301    .text.spi_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:307    .text.spi_enable:00000000 spi_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:350    .text.spi_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:356    .text.spi_disable:00000000 spi_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:399    .text.i2s_init:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:405    .text.i2s_init:00000000 i2s_init
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:484    .text.i2s_psc_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:490    .text.i2s_psc_config:00000000 i2s_psc_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:671    .text.i2s_psc_config:000000fc $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:676    .text.i2s_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:682    .text.i2s_enable:00000000 i2s_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:727    .text.i2s_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:733    .text.i2s_disable:00000000 i2s_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:778    .text.spi_nss_output_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:784    .text.spi_nss_output_enable:00000000 spi_nss_output_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:829    .text.spi_nss_output_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:835    .text.spi_nss_output_disable:00000000 spi_nss_output_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:880    .text.spi_nss_internal_high:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:886    .text.spi_nss_internal_high:00000000 spi_nss_internal_high
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:929    .text.spi_nss_internal_low:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:935    .text.spi_nss_internal_low:00000000 spi_nss_internal_low
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:978    .text.spi_dma_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:984    .text.spi_dma_enable:00000000 spi_dma_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1048   .text.spi_dma_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1054   .text.spi_dma_disable:00000000 spi_dma_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1118   .text.spi_i2s_data_frame_format_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1124   .text.spi_i2s_data_frame_format_config:00000000 spi_i2s_data_frame_format_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1179   .text.spi_bidirectional_transfer_config:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1185   .text.spi_bidirectional_transfer_config:00000000 spi_bidirectional_transfer_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1244   .text.spi_i2s_data_transmit:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1250   .text.spi_i2s_data_transmit:00000000 spi_i2s_data_transmit
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1296   .text.spi_i2s_data_receive:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1302   .text.spi_i2s_data_receive:00000000 spi_i2s_data_receive
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1344   .text.spi_crc_polynomial_set:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1350   .text.spi_crc_polynomial_set:00000000 spi_crc_polynomial_set
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1403   .text.spi_crc_polynomial_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1409   .text.spi_crc_polynomial_get:00000000 spi_crc_polynomial_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1451   .text.spi_crc_on:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1457   .text.spi_crc_on:00000000 spi_crc_on
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1500   .text.spi_crc_off:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1506   .text.spi_crc_off:00000000 spi_crc_off
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1549   .text.spi_crc_next:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1555   .text.spi_crc_next:00000000 spi_crc_next
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1598   .text.spi_crc_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1604   .text.spi_crc_get:00000000 spi_crc_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1661   .text.spi_crc_error_clear:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1667   .text.spi_crc_error_clear:00000000 spi_crc_error_clear
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1710   .text.spi_i2s_flag_get:00000000 $t
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s 			page 50


C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1716   .text.spi_i2s_flag_get:00000000 spi_i2s_flag_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1770   .text.spi_i2s_interrupt_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1776   .text.spi_i2s_interrupt_enable:00000000 spi_i2s_interrupt_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1826   .text.spi_i2s_interrupt_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1832   .text.spi_i2s_interrupt_disable:00000000 spi_i2s_interrupt_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1884   .text.spi_i2s_interrupt_flag_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1890   .text.spi_i2s_interrupt_flag_get:00000000 spi_i2s_interrupt_flag_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1930   .text.spi_i2s_interrupt_flag_get:00000028 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccdPlcsK.s:1936   .text.spi_i2s_interrupt_flag_get:00000040 $t

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_clock_freq_get
