{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495852382120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495852382126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 03:33:01 2017 " "Processing started: Sat May 27 03:33:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495852382126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852382126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CameraT9 -c CameraT9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CameraT9 -c CameraT9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852382126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1495852382816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1495852382816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imgrcedge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imgrcedge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imgrcedge-rtl " "Found design unit 1: imgrcedge-rtl" {  } { { "imgrcedge.vhd" "" { Text "D:/FPGAProjects/CameraT9/imgrcedge.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392895 ""} { "Info" "ISGN_ENTITY_NAME" "1 imgrcedge " "Found entity 1: imgrcedge" {  } { { "imgrcedge.vhd" "" { Text "D:/FPGAProjects/CameraT9/imgrcedge.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852392895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imgprekernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imgprekernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imgprekernel-rtl " "Found design unit 1: imgprekernel-rtl" {  } { { "imgprekernel.vhd" "" { Text "D:/FPGAProjects/CameraT9/imgprekernel.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392899 ""} { "Info" "ISGN_ENTITY_NAME" "1 imgprekernel " "Found entity 1: imgprekernel" {  } { { "imgprekernel.vhd" "" { Text "D:/FPGAProjects/CameraT9/imgprekernel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852392899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovcapture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ovcapture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ovcapture-rtl " "Found design unit 1: ovcapture-rtl" {  } { { "ovcapture.vhd" "" { Text "D:/FPGAProjects/CameraT9/ovcapture.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392903 ""} { "Info" "ISGN_ENTITY_NAME" "1 ovcapture " "Found entity 1: ovcapture" {  } { { "ovcapture.vhd" "" { Text "D:/FPGAProjects/CameraT9/ovcapture.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852392903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sccb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sccb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sccb-rtl " "Found design unit 1: sccb-rtl" {  } { { "sccb.vhd" "" { Text "D:/FPGAProjects/CameraT9/sccb.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392907 ""} { "Info" "ISGN_ENTITY_NAME" "1 sccb " "Found entity 1: sccb" {  } { { "sccb.vhd" "" { Text "D:/FPGAProjects/CameraT9/sccb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852392907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scbmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scbmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scbmodule-rtl " "Found design unit 1: scbmodule-rtl" {  } { { "scbmodule.vhd" "" { Text "D:/FPGAProjects/CameraT9/scbmodule.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392909 ""} { "Info" "ISGN_ENTITY_NAME" "1 scbmodule " "Found entity 1: scbmodule" {  } { { "scbmodule.vhd" "" { Text "D:/FPGAProjects/CameraT9/scbmodule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852392909 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "i2cmaster.vhd " "Can't analyze file -- file i2cmaster.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1495852392917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsthandler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rsthandler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rsthandler-rtl " "Found design unit 1: rsthandler-rtl" {  } { { "rsthandler.vhd" "" { Text "D:/FPGAProjects/CameraT9/rsthandler.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392920 ""} { "Info" "ISGN_ENTITY_NAME" "1 rsthandler " "Found entity 1: rsthandler" {  } { { "rsthandler.vhd" "" { Text "D:/FPGAProjects/CameraT9/rsthandler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852392920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scbctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scbctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scbctrl-rtl " "Found design unit 1: scbctrl-rtl" {  } { { "scbctrl.vhd" "" { Text "D:/FPGAProjects/CameraT9/scbctrl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392923 ""} { "Info" "ISGN_ENTITY_NAME" "1 scbctrl " "Found entity 1: scbctrl" {  } { { "scbctrl.vhd" "" { Text "D:/FPGAProjects/CameraT9/scbctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852392923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scb-rtl " "Found design unit 1: scb-rtl" {  } { { "scb.vhd" "" { Text "D:/FPGAProjects/CameraT9/scb.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392925 ""} { "Info" "ISGN_ENTITY_NAME" "1 scb " "Found entity 1: scb" {  } { { "scb.vhd" "" { Text "D:/FPGAProjects/CameraT9/scb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852392925 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pixcapture.vhd " "Can't analyze file -- file pixcapture.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1495852392933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarthandler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uarthandler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uarthandler-rtl " "Found design unit 1: uarthandler-rtl" {  } { { "uarthandler.vhd" "" { Text "D:/FPGAProjects/CameraT9/uarthandler.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392936 ""} { "Info" "ISGN_ENTITY_NAME" "1 uarthandler " "Found entity 1: uarthandler" {  } { { "uarthandler.vhd" "" { Text "D:/FPGAProjects/CameraT9/uarthandler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852392936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart2-rtl " "Found design unit 1: uart2-rtl" {  } { { "uart2.vhd" "" { Text "D:/FPGAProjects/CameraT9/uart2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392939 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart2 " "Found entity 1: uart2" {  } { { "uart2.vhd" "" { Text "D:/FPGAProjects/CameraT9/uart2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852392939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "top.vhd" "" { Text "D:/FPGAProjects/CameraT9/top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392942 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/FPGAProjects/CameraT9/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852392942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdramctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdramctrl-rtl " "Found design unit 1: sdramctrl-rtl" {  } { { "sdramctrl.vhd" "" { Text "D:/FPGAProjects/CameraT9/sdramctrl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392945 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdramctrl " "Found entity 1: sdramctrl" {  } { { "sdramctrl.vhd" "" { Text "D:/FPGAProjects/CameraT9/sdramctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852392945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifohandler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifohandler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifohandler-rtl " "Found design unit 1: fifohandler-rtl" {  } { { "fifohandler.vhd" "" { Text "D:/FPGAProjects/CameraT9/fifohandler.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392947 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifohandler " "Found entity 1: fifohandler" {  } { { "fifohandler.vhd" "" { Text "D:/FPGAProjects/CameraT9/fifohandler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852392947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixwriter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixwriter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixwriter-rtl " "Found design unit 1: pixwriter-rtl" {  } { { "pixwriter.vhd" "" { Text "D:/FPGAProjects/CameraT9/pixwriter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392950 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixwriter " "Found entity 1: pixwriter" {  } { { "pixwriter.vhd" "" { Text "D:/FPGAProjects/CameraT9/pixwriter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852392950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixfifo-SYN " "Found design unit 1: pixfifo-SYN" {  } { { "pixfifo.vhd" "" { Text "D:/FPGAProjects/CameraT9/pixfifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392953 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixfifo " "Found entity 1: pixfifo" {  } { { "pixfifo.vhd" "" { Text "D:/FPGAProjects/CameraT9/pixfifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852392953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/FPGAProjects/CameraT9/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392957 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/FPGAProjects/CameraT9/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852392957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852392957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1495852393170 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "camrdy top.vhd(225) " "Verilog HDL or VHDL warning at top.vhd(225): object \"camrdy\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/FPGAProjects/CameraT9/top.vhd" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495852393172 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rsthandler rsthandler:irh " "Elaborating entity \"rsthandler\" for hierarchy \"rsthandler:irh\"" {  } { { "top.vhd" "irh" { Text "D:/FPGAProjects/CameraT9/top.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:ipll " "Elaborating entity \"pll\" for hierarchy \"pll:ipll\"" {  } { { "top.vhd" "ipll" { Text "D:/FPGAProjects/CameraT9/top.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:ipll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:ipll\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "D:/FPGAProjects/CameraT9/pll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:ipll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:ipll\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "D:/FPGAProjects/CameraT9/pll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:ipll\|altpll:altpll_component " "Instantiated megafunction \"pll:ipll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393284 ""}  } { { "pll.vhd" "" { Text "D:/FPGAProjects/CameraT9/pll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495852393284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/FPGAProjects/CameraT9/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852393347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852393347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:ipll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdramctrl sdramctrl:isc " "Elaborating entity \"sdramctrl\" for hierarchy \"sdramctrl:isc\"" {  } { { "top.vhd" "isc" { Text "D:/FPGAProjects/CameraT9/top.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifohandler fifohandler:ifh " "Elaborating entity \"fifohandler\" for hierarchy \"fifohandler:ifh\"" {  } { { "top.vhd" "ifh" { Text "D:/FPGAProjects/CameraT9/top.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixfifo pixfifo:ipf " "Elaborating entity \"pixfifo\" for hierarchy \"pixfifo:ipf\"" {  } { { "top.vhd" "ipf" { Text "D:/FPGAProjects/CameraT9/top.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pixfifo:ipf\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"pixfifo:ipf\|scfifo:scfifo_component\"" {  } { { "pixfifo.vhd" "scfifo_component" { Text "D:/FPGAProjects/CameraT9/pixfifo.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixfifo:ipf\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"pixfifo:ipf\|scfifo:scfifo_component\"" {  } { { "pixfifo.vhd" "" { Text "D:/FPGAProjects/CameraT9/pixfifo.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixfifo:ipf\|scfifo:scfifo_component " "Instantiated megafunction \"pixfifo:ipf\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 35 " "Parameter \"lpm_width\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1495852393593 ""}  } { { "pixfifo.vhd" "" { Text "D:/FPGAProjects/CameraT9/pixfifo.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1495852393593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gq31 " "Found entity 1: scfifo_gq31" {  } { { "db/scfifo_gq31.tdf" "" { Text "D:/FPGAProjects/CameraT9/db/scfifo_gq31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852393645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852393645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gq31 pixfifo:ipf\|scfifo:scfifo_component\|scfifo_gq31:auto_generated " "Elaborating entity \"scfifo_gq31\" for hierarchy \"pixfifo:ipf\|scfifo:scfifo_component\|scfifo_gq31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_n041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_n041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_n041 " "Found entity 1: a_dpfifo_n041" {  } { { "db/a_dpfifo_n041.tdf" "" { Text "D:/FPGAProjects/CameraT9/db/a_dpfifo_n041.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852393672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852393672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_n041 pixfifo:ipf\|scfifo:scfifo_component\|scfifo_gq31:auto_generated\|a_dpfifo_n041:dpfifo " "Elaborating entity \"a_dpfifo_n041\" for hierarchy \"pixfifo:ipf\|scfifo:scfifo_component\|scfifo_gq31:auto_generated\|a_dpfifo_n041:dpfifo\"" {  } { { "db/scfifo_gq31.tdf" "dpfifo" { Text "D:/FPGAProjects/CameraT9/db/scfifo_gq31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_jaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_jaf " "Found entity 1: a_fefifo_jaf" {  } { { "db/a_fefifo_jaf.tdf" "" { Text "D:/FPGAProjects/CameraT9/db/a_fefifo_jaf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852393689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852393689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_jaf pixfifo:ipf\|scfifo:scfifo_component\|scfifo_gq31:auto_generated\|a_dpfifo_n041:dpfifo\|a_fefifo_jaf:fifo_state " "Elaborating entity \"a_fefifo_jaf\" for hierarchy \"pixfifo:ipf\|scfifo:scfifo_component\|scfifo_gq31:auto_generated\|a_dpfifo_n041:dpfifo\|a_fefifo_jaf:fifo_state\"" {  } { { "db/a_dpfifo_n041.tdf" "fifo_state" { Text "D:/FPGAProjects/CameraT9/db/a_dpfifo_n041.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_op7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_op7 " "Found entity 1: cntr_op7" {  } { { "db/cntr_op7.tdf" "" { Text "D:/FPGAProjects/CameraT9/db/cntr_op7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852393743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852393743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_op7 pixfifo:ipf\|scfifo:scfifo_component\|scfifo_gq31:auto_generated\|a_dpfifo_n041:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw " "Elaborating entity \"cntr_op7\" for hierarchy \"pixfifo:ipf\|scfifo:scfifo_component\|scfifo_gq31:auto_generated\|a_dpfifo_n041:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw\"" {  } { { "db/a_fefifo_jaf.tdf" "count_usedw" { Text "D:/FPGAProjects/CameraT9/db/a_fefifo_jaf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2tm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2tm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2tm1 " "Found entity 1: altsyncram_2tm1" {  } { { "db/altsyncram_2tm1.tdf" "" { Text "D:/FPGAProjects/CameraT9/db/altsyncram_2tm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852393805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852393805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2tm1 pixfifo:ipf\|scfifo:scfifo_component\|scfifo_gq31:auto_generated\|a_dpfifo_n041:dpfifo\|altsyncram_2tm1:FIFOram " "Elaborating entity \"altsyncram_2tm1\" for hierarchy \"pixfifo:ipf\|scfifo:scfifo_component\|scfifo_gq31:auto_generated\|a_dpfifo_n041:dpfifo\|altsyncram_2tm1:FIFOram\"" {  } { { "db/a_dpfifo_n041.tdf" "FIFOram" { Text "D:/FPGAProjects/CameraT9/db/a_dpfifo_n041.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpb " "Found entity 1: cntr_cpb" {  } { { "db/cntr_cpb.tdf" "" { Text "D:/FPGAProjects/CameraT9/db/cntr_cpb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852393861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852393861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cpb pixfifo:ipf\|scfifo:scfifo_component\|scfifo_gq31:auto_generated\|a_dpfifo_n041:dpfifo\|cntr_cpb:rd_ptr_count " "Elaborating entity \"cntr_cpb\" for hierarchy \"pixfifo:ipf\|scfifo:scfifo_component\|scfifo_gq31:auto_generated\|a_dpfifo_n041:dpfifo\|cntr_cpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_n041.tdf" "rd_ptr_count" { Text "D:/FPGAProjects/CameraT9/db/a_dpfifo_n041.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarthandler uarthandler:iuh " "Elaborating entity \"uarthandler\" for hierarchy \"uarthandler:iuh\"" {  } { { "top.vhd" "iuh" { Text "D:/FPGAProjects/CameraT9/top.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart2 uarthandler:iuh\|uart2:iu " "Elaborating entity \"uart2\" for hierarchy \"uarthandler:iuh\|uart2:iu\"" {  } { { "uarthandler.vhd" "iu" { Text "D:/FPGAProjects/CameraT9/uarthandler.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ovcapture ovcapture:ioc " "Elaborating entity \"ovcapture\" for hierarchy \"ovcapture:ioc\"" {  } { { "top.vhd" "ioc" { Text "D:/FPGAProjects/CameraT9/top.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393907 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixl ovcapture.vhd(22) " "Verilog HDL or VHDL warning at ovcapture.vhd(22): object \"pixl\" assigned a value but never read" {  } { { "ovcapture.vhd" "" { Text "D:/FPGAProjects/CameraT9/ovcapture.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495852393909 "|top|ovcapture:ioc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixh ovcapture.vhd(95) " "VHDL Process Statement warning at ovcapture.vhd(95): signal \"pixh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ovcapture.vhd" "" { Text "D:/FPGAProjects/CameraT9/ovcapture.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495852393909 "|top|ovcapture:ioc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ds2 ovcapture.vhd(95) " "VHDL Process Statement warning at ovcapture.vhd(95): signal \"ds2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ovcapture.vhd" "" { Text "D:/FPGAProjects/CameraT9/ovcapture.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495852393909 "|top|ovcapture:ioc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifofull ovcapture.vhd(96) " "VHDL Process Statement warning at ovcapture.vhd(96): signal \"fifofull\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ovcapture.vhd" "" { Text "D:/FPGAProjects/CameraT9/ovcapture.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495852393909 "|top|ovcapture:ioc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imgprekernel imgprekernel:ipk " "Elaborating entity \"imgprekernel\" for hierarchy \"imgprekernel:ipk\"" {  } { { "top.vhd" "ipk" { Text "D:/FPGAProjects/CameraT9/top.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imgrcedge imgrcedge:irc " "Elaborating entity \"imgrcedge\" for hierarchy \"imgrcedge:irc\"" {  } { { "top.vhd" "irc" { Text "D:/FPGAProjects/CameraT9/top.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scbmodule scbmodule:iscb " "Elaborating entity \"scbmodule\" for hierarchy \"scbmodule:iscb\"" {  } { { "top.vhd" "iscb" { Text "D:/FPGAProjects/CameraT9/top.vhd" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sccb scbmodule:iscb\|sccb:iss " "Elaborating entity \"sccb\" for hierarchy \"scbmodule:iscb\|sccb:iss\"" {  } { { "scbmodule.vhd" "iss" { Text "D:/FPGAProjects/CameraT9/scbmodule.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852393991 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iwr sccb.vhd(174) " "VHDL Process Statement warning at sccb.vhd(174): signal \"iwr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sccb.vhd" "" { Text "D:/FPGAProjects/CameraT9/sccb.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495852393993 "|top|scbmodule:iscb|sccb:iss"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iwr sccb.vhd(219) " "VHDL Process Statement warning at sccb.vhd(219): signal \"iwr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sccb.vhd" "" { Text "D:/FPGAProjects/CameraT9/sccb.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495852393993 "|top|scbmodule:iscb|sccb:iss"}
{ "Warning" "WSGN_SEARCH_FILE" "seg7.vhd 2 1 " "Using design file seg7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-rtl " "Found design unit 1: seg7-rtl" {  } { { "seg7.vhd" "" { Text "D:/FPGAProjects/CameraT9/seg7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852394012 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "D:/FPGAProjects/CameraT9/seg7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495852394012 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1495852394012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:iseg7 " "Elaborating entity \"seg7\" for hierarchy \"seg7:iseg7\"" {  } { { "top.vhd" "iseg7" { Text "D:/FPGAProjects/CameraT9/top.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852394013 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1495852396106 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "scbmodule:iscb\|sccb:iss\|iscl scbmodule:iscb\|sccb:iss\|scl " "Converted the fanout from the open-drain buffer \"scbmodule:iscb\|sccb:iss\|iscl\" to the node \"scbmodule:iscb\|sccb:iss\|scl\" into a wire" {  } { { "sccb.vhd" "" { Text "D:/FPGAProjects/CameraT9/sccb.vhd" 52 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1495852396182 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1495852396182 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s_cke VCC " "Pin \"s_cke\" is stuck at VCC" {  } { { "top.vhd" "" { Text "D:/FPGAProjects/CameraT9/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1495852396540 "|top|s_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_cs GND " "Pin \"s_cs\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGAProjects/CameraT9/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1495852396540 "|top|s_cs"} { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGAProjects/CameraT9/top.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1495852396540 "|top|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1495852396540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1495852396689 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495852400034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1495852400312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495852400312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1191 " "Implemented 1191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1495852400472 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1495852400472 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1495852400472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1085 " "Implemented 1085 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1495852400472 ""} { "Info" "ICUT_CUT_TM_RAMS" "35 " "Implemented 35 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1495852400472 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1495852400472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1495852400472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495852400502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 03:33:20 2017 " "Processing ended: Sat May 27 03:33:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495852400502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495852400502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495852400502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495852400502 ""}
