Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 19 07:31:31 2021
| Host         : DESKTOP-00TQ7BI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            2 |
|     10 |            3 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |             130 |           25 |
| No           | Yes                   | No                     |              62 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             312 |           63 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------+----------------------+------------------+----------------+
|       Clock Signal      |            Enable Signal            |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------------+-------------------------------------+----------------------+------------------+----------------+
|  clk_inst/inst/clk_out1 |                                     |                      |                2 |              4 |
|  clk_inst/inst/clk_out1 | calculate_inst/digit_cnt[3]_i_1_n_0 | rst_IBUF             |                2 |              8 |
|  clk_inst/inst/clk_out1 | keypad_inst/col[3]_i_1_n_0          | rst_IBUF             |                1 |              8 |
|  clk_inst/inst/clk_out1 | calculate_inst/E[0]                 | rst_IBUF             |                2 |             10 |
|  clk_inst/inst/clk_out1 | debounce_inst/btn_in_d              | rst_IBUF             |                2 |             10 |
|  clk_inst/inst/clk_out1 | keypad_inst/keypad_out[4]_i_1_n_0   | rst_IBUF             |                2 |             10 |
|  clk_div_inst/CLK       |                                     | rst_IBUF             |                4 |             24 |
|  clk_inst/inst/clk_out1 | debounce_inst/o[0]_i_1__0_n_0       | rst_IBUF             |                4 |             32 |
|  clk_inst/inst/clk_out1 | debounce_inst/x_reg[19]_0[0]        | rst_IBUF             |                4 |             40 |
|  clk_inst/inst/clk_out1 | calculate_inst/seg_cnt0             | rst_IBUF             |               15 |             48 |
|  clk_inst/inst/clk_out1 | debounce_inst/result_reg[23]        | rst_IBUF             |               12 |             48 |
|  clk_inst/inst/clk_out1 | debounce_inst/operator_reg[3][0]    | rst_IBUF             |                9 |             48 |
|  clk_inst/inst/clk_out1 | debounce_inst/E[0]                  | rst_IBUF             |               10 |             50 |
|  clk_inst/inst/clk_out1 |                                     | clk_div_inst/clk_out |                8 |             62 |
|  clk_inst/inst/clk_out1 |                                     | rst_IBUF             |               21 |            106 |
+-------------------------+-------------------------------------+----------------------+------------------+----------------+


