
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004381                       # Number of seconds simulated
sim_ticks                                  4380643971                       # Number of ticks simulated
final_tick                                 4380643971                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102338                       # Simulator instruction rate (inst/s)
host_op_rate                                   203634                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11267308                       # Simulator tick rate (ticks/s)
host_mem_usage                               33897716                       # Number of bytes of host memory used
host_seconds                                   388.79                       # Real time elapsed on the host
sim_insts                                    39788261                       # Number of instructions simulated
sim_ops                                      79171393                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst         143744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          64000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         143168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          64064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         143168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          64384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         144192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          64256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             830976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       143744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       143168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       143168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       144192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        574272                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst            2246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            2237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            1006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            2253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            1004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12984                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          32813440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          14609724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          32681953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          14624334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          32681953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          14697382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          32915709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          14668163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             189692658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     32813440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     32681953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     32681953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     32915709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        131093055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         32813440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         14609724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         32681953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         14624334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         32681953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         14697382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         32915709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         14668163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            189692658                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                5987796                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          5987796                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           634218                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             5191675                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 507497                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect            109821                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        5191675                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           1185576                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses         4006099                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted       473265                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    3327717                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                    2253176                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                        74422                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                        25425                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                    3303541                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                         8902                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   47                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     4380643971                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        13155088                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           4513854                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      23641666                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    5987796                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1693073                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      7790575                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                1274908                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        13                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                3682                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        36434                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  3294862                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               206468                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          12982153                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             3.621845                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.647067                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 5744344     44.25%     44.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  361271      2.78%     47.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  379787      2.93%     49.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  443821      3.42%     53.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  361032      2.78%     56.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  400260      3.08%     59.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  411731      3.17%     62.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  388033      2.99%     65.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4491874     34.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            12982153                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.455170                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.797150                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 3830297                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              2178463                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  5833688                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               502251                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                637454                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              43419378                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                637454                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 4218407                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1844984                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         23701                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  5896912                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               360695                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              40649157                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  497                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 85363                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   132                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                246459                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           43511713                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             97993158                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        57531406                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           573421                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             22057936                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                21453742                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts              5174                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          5817                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   608988                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             4257758                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2991882                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           145520                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          104643                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  35014795                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              92174                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 30262734                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued           236341                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       15300741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     20897843                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         62019                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     12982153                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.331103                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.622641                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            5758968     44.36%     44.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1033309      7.96%     52.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             921390      7.10%     59.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             932626      7.18%     66.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1056000      8.13%     74.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             976930      7.53%     82.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1085290      8.36%     90.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             772743      5.95%     96.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             444897      3.43%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       12982153                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 536688     85.12%     85.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     85.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     85.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   72      0.01%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     85.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 36345      5.76%     90.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10655      1.69%     92.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               41      0.01%     92.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           46730      7.41%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           398285      1.32%      1.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             23601516     77.99%     79.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               19647      0.06%     79.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                78096      0.26%     79.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              90119      0.30%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             3606886     11.92%     91.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2095880      6.93%     98.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          33976      0.11%     98.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        338329      1.12%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              30262734                       # Type of FU issued
system.cpu0.iq.rate                          2.300458                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     630531                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.020835                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          73378288                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         49855464                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     27497477                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             996198                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            553037                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       458838                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              29976049                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 518931                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          209096                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1969392                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         6822                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1346                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores      1207287                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         1246                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                637454                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1780377                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                25668                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           35106969                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            30976                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              4257758                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             2991882                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             33793                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  2050                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                19321                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1346                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        169118                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       705093                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              874211                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             28582438                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              3325160                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1680289                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     5576447                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 3252735                       # Number of branches executed
system.cpu0.iew.exec_stores                   2251287                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.172729                       # Inst execution rate
system.cpu0.iew.wb_sent                      28282597                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     27956315                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 19189980                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 29764415                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      2.125133                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.644729                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       15300900                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          30155                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           636986                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     10599292                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.868633                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.612656                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      5463745     51.55%     51.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1184959     11.18%     62.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       737656      6.96%     69.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       954711      9.01%     78.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       519975      4.91%     83.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       373640      3.53%     87.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       192559      1.82%     88.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       198050      1.87%     90.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       973997      9.19%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     10599292                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             9953765                       # Number of instructions committed
system.cpu0.commit.committedOps              19806184                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       4072951                       # Number of memory references committed
system.cpu0.commit.loads                      2288361                       # Number of loads committed
system.cpu0.commit.membars                      20040                       # Number of memory barriers committed
system.cpu0.commit.branches                   2499470                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                    442093                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 19620234                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              228431                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        80268      0.41%      0.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15471485     78.11%     78.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          17761      0.09%     78.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           76038      0.38%     78.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         87681      0.44%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2265715     11.44%     90.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1462084      7.38%     98.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        22646      0.11%     98.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       322506      1.63%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         19806184                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               973997                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    44732379                       # The number of ROB reads
system.cpu0.rob.rob_writes                   72652362                       # The number of ROB writes
system.cpu0.timesIdled                           3941                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         172935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    9953765                       # Number of Instructions Simulated
system.cpu0.committedOps                     19806184                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.321619                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.321619                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.756648                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.756648                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                38266408                       # number of integer regfile reads
system.cpu0.int_regfile_writes               22417077                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   516172                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  114215                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 14061149                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 8121819                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               12483998                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    46                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements              602                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          508.236506                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4826193                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1114                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          4332.309695                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           160173                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   508.236506                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.992649                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992649                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          481                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38630698                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38630698                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      3040929                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3040929                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1785251                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1785251                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      4826180                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4826180                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      4826180                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4826180                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         2044                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2044                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          474                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          474                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2518                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2518                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2518                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2518                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    120634578                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    120634578                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     30360609                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     30360609                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    150995187                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    150995187                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    150995187                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    150995187                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      3042973                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      3042973                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1785725                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1785725                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      4828698                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4828698                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      4828698                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4828698                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000672                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000672                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000265                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000265                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000521                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000521                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000521                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000521                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 59018.873777                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59018.873777                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 64051.917722                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64051.917722                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 59966.317315                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 59966.317315                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 59966.317315                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 59966.317315                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1067                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   213.400000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks          369                       # number of writebacks
system.cpu0.dcache.writebacks::total              369                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         1388                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1388                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1392                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1392                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1392                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1392                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          656                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          656                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          470                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          470                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1126                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1126                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     41462496                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     41462496                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     29884086                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     29884086                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     71346582                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     71346582                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     71346582                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     71346582                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000263                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000263                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000233                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000233                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 63205.024390                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63205.024390                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 63583.161702                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63583.161702                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 63362.861456                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 63362.861456                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 63362.861456                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 63362.861456                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           102686                       # number of replacements
system.cpu0.icache.tags.tagsinuse          509.738208                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3185001                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           103198                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            30.863011                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   509.738208                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.995582                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.995582                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26462080                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26462080                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      3185002                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3185002                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      3185002                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3185002                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      3185002                       # number of overall hits
system.cpu0.icache.overall_hits::total        3185002                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       109857                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       109857                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       109857                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        109857                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       109857                       # number of overall misses
system.cpu0.icache.overall_misses::total       109857                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    661547120                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    661547120                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    661547120                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    661547120                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    661547120                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    661547120                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      3294859                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3294859                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      3294859                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3294859                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      3294859                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3294859                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.033342                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.033342                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.033342                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.033342                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.033342                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.033342                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst  6021.893188                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6021.893188                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst  6021.893188                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6021.893188                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst  6021.893188                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6021.893188                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2056                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.792453                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       102686                       # number of writebacks
system.cpu0.icache.writebacks::total           102686                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         6649                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6649                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         6649                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6649                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         6649                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6649                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       103208                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       103208                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       103208                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       103208                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       103208                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       103208                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    555276498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    555276498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    555276498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    555276498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    555276498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    555276498                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.031324                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.031324                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.031324                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.031324                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.031324                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.031324                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst  5380.169154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  5380.169154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst  5380.169154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  5380.169154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst  5380.169154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  5380.169154                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements             550                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        2754.373128                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            203008                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            3429                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           59.203266                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks    79.906119                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst  1990.624863                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data   683.842146                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.019508                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.485992                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.166954                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.672454                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2879                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         2837                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.702881                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          829329                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         829329                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks          369                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total          369                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks       101553                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       101553                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data           11                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           11                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data            9                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total            9                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst       100893                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total       100893                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data           97                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total           97                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst       100893                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data          106                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         100999                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst       100893                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data          106                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        100999                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::cpu0.data            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::cpu0.data          450                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          450                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         2305                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         2305                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data          558                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          558                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         2305                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data         1008                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         3313                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         2305                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data         1008                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         3313                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data     29377926                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     29377926                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst    146596923                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total    146596923                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data     40430862                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     40430862                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst    146596923                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data     69808788                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    216405711                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst    146596923                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data     69808788                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    216405711                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks          369                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total          369                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks       101553                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       101553                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data          459                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total          459                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst       103198                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total       103198                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data          655                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total          655                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst       103198                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data         1114                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       104312                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst       103198                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data         1114                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       104312                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.083333                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.083333                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.980392                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.980392                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.022336                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.022336                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.851908                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.851908                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.022336                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.904847                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.031760                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.022336                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.904847                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.031760                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 65284.280000                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 65284.280000                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 63599.532755                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 63599.532755                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 72456.741935                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 72456.741935                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 63599.532755                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 69254.750000                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 65320.166315                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 63599.532755                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 69254.750000                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 65320.166315                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks           56                       # number of writebacks
system.cpu0.l2cache.writebacks::total              56                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks           37                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total           37                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data          450                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          450                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         2305                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         2305                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data          558                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          558                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         2305                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data         1008                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         3313                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         2305                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data         1008                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         3313                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data        13615                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        13615                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data     28103915                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     28103915                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst    140074547                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total    140074547                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data     38855633                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     38855633                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst    140074547                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data     66959548                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    207034095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst    140074547                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data     66959548                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    207034095                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.083333                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.980392                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.980392                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.022336                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.022336                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.851908                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.851908                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.022336                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.904847                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.031760                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.022336                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.904847                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.031760                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data        13615                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        13615                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 62453.144444                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 62453.144444                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 60769.868547                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 60769.868547                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 69633.750896                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69633.750896                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 60769.868547                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 66428.123016                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 62491.426200                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 60769.868547                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 66428.123016                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 62491.426200                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests       207622                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests       103311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests         1152                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          237                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          234                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp       103863                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty          425                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean       102686                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict          727                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq           12                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp           12                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq          459                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp          459                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq       103208                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq          655                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       309092                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side         2854                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           311946                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side     13176576                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side        94912                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total          13271488                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                        560                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                 4224                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples       104884                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.013472                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.115533                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0            103474     98.66%     98.66% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              1407      1.34%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 3      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total        104884                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy     137772756                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          3.1                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy    103105124                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          2.4                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy      1117546                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu1.branchPred.lookups                5984125                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          5984125                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           637714                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             5199270                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 512381                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            110357                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        5199270                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           1171812                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses         4027458                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted       477871                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                    3309696                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                    2244927                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                        74231                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                        24761                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                    3305201                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                         6864                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   47                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     4380643971                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        13155088                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           4509216                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      23662572                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    5984125                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1684193                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      7786253                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                1280496                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                2941                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        27328                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          215                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  3298555                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               209273                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          12966208                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.628993                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.647796                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 5726966     44.17%     44.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  357202      2.75%     46.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  381967      2.95%     49.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  443581      3.42%     53.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  361415      2.79%     56.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  397073      3.06%     59.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  412113      3.18%     62.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  388427      3.00%     65.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4497464     34.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            12966208                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.454891                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.798739                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 3813144                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              2181163                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  5827649                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               504004                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                640248                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              43431462                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                640248                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 4202801                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1859411                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles         23371                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  5890338                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               350039                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              40644637                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                  546                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 84441                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   193                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                236054                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           43523870                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             97979940                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        57542422                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups           570739                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             21868648                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                21655209                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts              5303                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          5948                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   601122                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             4256216                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2986055                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           149489                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          105059                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  34960015                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              92166                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 30150960                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           238040                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       15415788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     21109908                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         62251                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     12966208                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.325349                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.622814                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            5774927     44.54%     44.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1026273      7.91%     52.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             917861      7.08%     59.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             924084      7.13%     66.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1052350      8.12%     74.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             972983      7.50%     82.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1084163      8.36%     90.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             771116      5.95%     96.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             442451      3.41%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       12966208                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 536312     85.07%     85.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     85.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     85.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   71      0.01%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     85.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 37025      5.87%     90.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                10525      1.67%     92.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               43      0.01%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           46484      7.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass           395949      1.31%      1.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             23514752     77.99%     79.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               19475      0.06%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                77524      0.26%     79.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              89486      0.30%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             3594458     11.92%     91.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2088823      6.93%     98.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          33826      0.11%     98.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        336667      1.12%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              30150960                       # Type of FU issued
system.cpu1.iq.rate                          2.291962                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     630460                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020910                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          73145877                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         49917093                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     27377500                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads             990746                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes            551685                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       456108                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              29869263                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                 516208                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          205667                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1987579                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses         6620                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1264                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores      1216671                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads         1078                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                640248                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1794212                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                24558                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           35052181                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            31523                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              4256216                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             2986055                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             33866                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  2026                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                18237                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1264                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        169066                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       707633                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              876699                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             28461109                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              3307163                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1689846                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     5550252                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 3234105                       # Number of branches executed
system.cpu1.iew.exec_stores                   2243089                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.163506                       # Inst execution rate
system.cpu1.iew.wb_sent                      28158029                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     27833608                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 19102644                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 29615677                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      2.115806                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.645018                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       15415926                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          29915                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           639780                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     10566135                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.858426                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.605926                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      5467715     51.75%     51.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1175146     11.12%     62.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       731688      6.92%     69.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       953084      9.02%     78.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       519284      4.91%     83.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       371384      3.51%     87.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       191686      1.81%     89.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       194745      1.84%     90.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       961403      9.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     10566135                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             9868394                       # Number of instructions committed
system.cpu1.commit.committedOps              19636385                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       4038019                       # Number of memory references committed
system.cpu1.commit.loads                      2268636                       # Number of loads committed
system.cpu1.commit.membars                      19880                       # Number of memory barriers committed
system.cpu1.commit.branches                   2477972                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                    438471                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 19451924                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              226457                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        79598      0.41%      0.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15338781     78.11%     78.52% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          17611      0.09%     78.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           75373      0.38%     78.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         87003      0.44%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2246154     11.44%     90.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1449597      7.38%     98.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        22482      0.11%     98.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       319786      1.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19636385                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               961403                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    44657043                       # The number of ROB reads
system.cpu1.rob.rob_writes                   72560386                       # The number of ROB writes
system.cpu1.timesIdled                           4029                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         188880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    9868394                       # Number of Instructions Simulated
system.cpu1.committedOps                     19636385                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.333053                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.333053                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.750158                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.750158                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                38068588                       # number of integer regfile reads
system.cpu1.int_regfile_writes               22321198                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                   513157                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  113463                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 13973262                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 8084801                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               12426427                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    46                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements              606                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          508.187480                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4796693                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1118                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          4290.423077                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   508.187480                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.992554                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992554                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          481                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         38395182                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        38395182                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      3026655                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3026655                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1770024                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1770024                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data      4796679                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4796679                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      4796679                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4796679                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         2096                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2096                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          483                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          483                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data         2579                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2579                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         2579                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2579                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    133937262                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    133937262                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     28559745                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     28559745                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    162497007                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    162497007                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    162497007                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    162497007                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      3028751                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3028751                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1770507                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1770507                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4799258                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4799258                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4799258                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4799258                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.000692                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000692                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000273                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000273                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.000537                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000537                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.000537                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000537                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 63901.365458                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 63901.365458                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 59129.906832                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59129.906832                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 63007.757658                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63007.757658                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 63007.757658                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63007.757658                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          341                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.200000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks          365                       # number of writebacks
system.cpu1.dcache.writebacks::total              365                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         1442                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1442                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         1449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         1449                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1449                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          654                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          654                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          476                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          476                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         1130                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1130                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         1130                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1130                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     42675282                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     42675282                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     28001970                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     28001970                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     70677252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     70677252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     70677252                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     70677252                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000269                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000269                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000235                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000235                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000235                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000235                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 65252.724771                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65252.724771                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 58827.668067                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58827.668067                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 62546.240708                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62546.240708                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 62546.240708                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62546.240708                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           102451                       # number of replacements
system.cpu1.icache.tags.tagsinuse          509.733185                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3188853                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           102963                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            30.970863                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   509.733185                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.995573                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.995573                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26491382                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26491382                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      3188854                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3188854                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      3188854                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3188854                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      3188854                       # number of overall hits
system.cpu1.icache.overall_hits::total        3188854                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       109697                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       109697                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       109697                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        109697                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       109697                       # number of overall misses
system.cpu1.icache.overall_misses::total       109697                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    671067588                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    671067588                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    671067588                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    671067588                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    671067588                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    671067588                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      3298551                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3298551                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      3298551                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3298551                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      3298551                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3298551                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.033256                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.033256                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.033256                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.033256                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.033256                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.033256                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst  6117.465273                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  6117.465273                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst  6117.465273                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  6117.465273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst  6117.465273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  6117.465273                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2285                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.803571                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       102451                       # number of writebacks
system.cpu1.icache.writebacks::total           102451                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         6723                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6723                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         6723                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6723                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         6723                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6723                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       102974                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       102974                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       102974                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       102974                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       102974                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       102974                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    559277159                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    559277159                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    559277159                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    559277159                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    559277159                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    559277159                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.031218                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.031218                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.031218                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.031218                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.031218                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.031218                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst  5431.246324                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  5431.246324                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst  5431.246324                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  5431.246324                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst  5431.246324                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  5431.246324                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements             417                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        2816.135426                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            202416                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            3361                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           60.224933                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks    44.307156                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst  2003.691333                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data   768.136936                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.010817                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.489182                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.187533                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.687533                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2944                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2907                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          826625                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         826625                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks          365                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total          365                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks       101123                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       101123                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data           12                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           12                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data           15                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total           15                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst       100676                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total       100676                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data           91                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total           91                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst       100676                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data          106                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         100782                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst       100676                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data          106                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        100782                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data          450                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          450                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         2287                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         2287                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data          562                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          562                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         2287                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data         1012                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         3299                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         2287                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data         1012                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         3299                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data     27484155                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     27484155                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    151345503                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total    151345503                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data     41672952                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     41672952                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst    151345503                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data     69157107                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    220502610                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst    151345503                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data     69157107                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    220502610                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks          365                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total          365                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks       101123                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       101123                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data          465                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          465                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst       102963                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total       102963                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data          653                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total          653                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst       102963                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data         1118                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       104081                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst       102963                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data         1118                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       104081                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.967742                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.967742                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.022212                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.022212                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.860643                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.860643                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.022212                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.905188                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.031696                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.022212                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.905188                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.031696                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 61075.900000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 61075.900000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 66176.433319                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 66176.433319                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 74151.160142                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 74151.160142                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 66176.433319                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 68337.062253                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 66839.227038                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 66176.433319                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 68337.062253                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 66839.227038                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks           25                       # number of writebacks
system.cpu1.l2cache.writebacks::total              25                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks           39                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total           39                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data          450                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          450                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         2287                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         2287                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data          562                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          562                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         2287                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data         1012                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         3299                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         2287                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data         1012                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         3299                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data     26211654                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     26211654                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    144875404                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    144875404                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data     40082265                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     40082265                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    144875404                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data     66293919                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    211169323                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    144875404                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data     66293919                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    211169323                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.967742                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.967742                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.022212                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.022212                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.860643                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.860643                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.022212                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.905188                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.031696                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.022212                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.905188                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.031696                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 58248.120000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 58248.120000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 63347.356362                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63347.356362                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 71320.756228                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71320.756228                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 63347.356362                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 65507.825099                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 64010.100940                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 63347.356362                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 65507.825099                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 64010.100940                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests       207161                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests       103076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests         1350                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          164                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          164                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp       103627                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty          390                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean       102451                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict          633                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq           12                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp           12                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq          465                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp          465                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq       102974                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq          653                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       308388                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side         2866                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           311254                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     13146496                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side        94912                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total          13241408                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                        428                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                 2304                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples       104521                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.014657                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.120178                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0            102989     98.53%     98.53% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1              1532      1.47%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total        104521                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy     137460069                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          3.1                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy    102871026                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          2.3                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy      1121542                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu2.branchPred.lookups                5988717                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          5988717                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           631941                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             5179479                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 509046                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            110093                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        5179479                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           1186881                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses         3992598                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted       472776                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                    3330137                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                    2260933                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                        74881                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                        25534                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                    3305110                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                         8670                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   47                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     4380643971                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        13155088                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           4505596                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      23657794                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    5988717                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           1695927                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      7792966                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                1270282                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                         1                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles                3592                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles        35527                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  3296661                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               206123                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          12973004                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.627217                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.646816                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 5731086     44.18%     44.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  358063      2.76%     46.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  379683      2.93%     49.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  445267      3.43%     53.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  362868      2.80%     56.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  401526      3.10%     59.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  412111      3.18%     62.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  388292      2.99%     65.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 4494108     34.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            12973004                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.455240                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.798376                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 3823111                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              2172752                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  5840916                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               501084                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                635141                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              43454978                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                635141                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 4210716                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1843425                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles         22753                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  5903817                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               357152                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              40688190                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                  502                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 86125                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   273                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                241712                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           43555758                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             98099507                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        57603988                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups           577875                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             22160029                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                21395672                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts              5316                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          6002                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   608214                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             4263500                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2996345                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           149669                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          112869                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  35063570                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              92028                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 30310386                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           236565                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       15257458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     20872741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         61723                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     12973004                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.336420                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.622341                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            5736592     44.22%     44.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1033541      7.97%     52.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             925021      7.13%     59.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             934190      7.20%     66.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1061644      8.18%     74.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             975194      7.52%     82.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1089044      8.39%     90.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             774801      5.97%     96.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             442977      3.41%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       12973004                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 540460     85.14%     85.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     85.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     85.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   74      0.01%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     85.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 36742      5.79%     90.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                10492      1.65%     92.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead               45      0.01%     92.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite           46978      7.40%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass           396434      1.31%      1.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             23641345     78.00%     79.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               19739      0.07%     79.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                78333      0.26%     79.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd              90459      0.30%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.93% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             3609522     11.91%     91.84% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2099765      6.93%     98.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          34748      0.11%     98.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        340041      1.12%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              30310386                       # Type of FU issued
system.cpu2.iq.rate                          2.304081                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     634791                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020943                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          73463225                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         49856074                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     27552855                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads            1001905                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes            557787                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       460875                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              30026698                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                 522045                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          210912                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      1964547                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses         6442                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1313                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores      1203266                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads         1232                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           58                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                635141                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1777316                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                26633                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           35155598                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            29337                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              4263500                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             2996345                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             33829                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  2039                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                20236                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1313                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        167791                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       702915                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              870706                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             28638005                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              3327668                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1672379                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     5586666                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 3260362                       # Number of branches executed
system.cpu2.iew.exec_stores                   2258998                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.176953                       # Inst execution rate
system.cpu2.iew.wb_sent                      28339503                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     28013730                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 19227238                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 29832512                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      2.129498                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.644506                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       15257654                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          30305                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           634664                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     10596992                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.877714                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.615720                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      5442734     51.36%     51.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1183933     11.17%     62.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       737739      6.96%     69.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       963217      9.09%     78.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       521957      4.93%     83.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       376339      3.55%     87.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       195501      1.84%     88.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       198051      1.87%     90.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       977521      9.22%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     10596992                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            10000000                       # Number of instructions committed
system.cpu2.commit.committedOps              19898116                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       4092031                       # Number of memory references committed
system.cpu2.commit.loads                      2298952                       # Number of loads committed
system.cpu2.commit.membars                      20140                       # Number of memory barriers committed
system.cpu2.commit.branches                   2510982                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                    444247                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 19711314                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              229516                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass        80634      0.41%      0.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15543110     78.11%     78.52% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          17850      0.09%     78.61% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv           76399      0.38%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd         88092      0.44%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.44% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2276190     11.44%     90.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1468981      7.38%     98.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead        22762      0.11%     98.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       324098      1.63%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         19898116                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               977521                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    44775241                       # The number of ROB reads
system.cpu2.rob.rob_writes                   72743189                       # The number of ROB writes
system.cpu2.timesIdled                           3919                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         182084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                   10000000                       # Number of Instructions Simulated
system.cpu2.committedOps                     19898116                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.315509                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.315509                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.760162                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.760162                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                38359406                       # number of integer regfile reads
system.cpu2.int_regfile_writes               22459474                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                   518397                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  114928                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 14102426                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 8144481                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               12505059                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    46                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements              623                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          508.269242                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            4834753                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1135                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          4259.694273                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   508.269242                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.992713                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.992713                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          480                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         38699647                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        38699647                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      3041007                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3041007                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1793736                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1793736                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data      4834743                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4834743                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      4834743                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4834743                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         2091                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2091                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          480                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          480                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data         2571                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2571                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         2571                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2571                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    122324553                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    122324553                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     29912391                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     29912391                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    152236944                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    152236944                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    152236944                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    152236944                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      3043098                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3043098                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1794216                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1794216                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      4837314                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4837314                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      4837314                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4837314                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000687                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000687                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000268                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000268                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000531                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000531                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000531                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000531                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 58500.503587                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 58500.503587                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 62317.481250                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 62317.481250                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 59213.124854                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 59213.124854                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 59213.124854                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 59213.124854                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          816                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    81.600000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks          379                       # number of writebacks
system.cpu2.dcache.writebacks::total              379                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         1420                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1420                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         1428                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1428                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         1428                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1428                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          671                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          671                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          472                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          472                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         1143                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         1143                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         1143                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         1143                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     40877415                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     40877415                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     29340963                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     29340963                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     70218378                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     70218378                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     70218378                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     70218378                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000263                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000263                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000236                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000236                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000236                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000236                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 60920.141580                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 60920.141580                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 62163.057203                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 62163.057203                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 61433.401575                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 61433.401575                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 61433.401575                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 61433.401575                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements           102079                       # number of replacements
system.cpu2.icache.tags.tagsinuse          509.769692                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3187433                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           102591                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            31.069324                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   509.769692                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.995644                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.995644                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         26475855                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        26475855                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      3187434                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3187434                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      3187434                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3187434                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      3187434                       # number of overall hits
system.cpu2.icache.overall_hits::total        3187434                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       109223                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       109223                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       109223                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        109223                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       109223                       # number of overall misses
system.cpu2.icache.overall_misses::total       109223                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    660292704                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    660292704                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    660292704                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    660292704                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    660292704                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    660292704                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      3296657                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3296657                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      3296657                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3296657                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      3296657                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3296657                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.033131                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.033131                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.033131                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.033131                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.033131                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.033131                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst  6045.363193                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  6045.363193                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst  6045.363193                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  6045.363193                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst  6045.363193                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  6045.363193                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2456                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    42.344828                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks       102079                       # number of writebacks
system.cpu2.icache.writebacks::total           102079                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         6624                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6624                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         6624                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6624                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         6624                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6624                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       102599                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       102599                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       102599                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       102599                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       102599                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       102599                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    554093678                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    554093678                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    554093678                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    554093678                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    554093678                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    554093678                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.031122                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.031122                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.031122                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.031122                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.031122                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.031122                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst  5400.575815                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  5400.575815                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst  5400.575815                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  5400.575815                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst  5400.575815                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  5400.575815                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements             485                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        2801.520346                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            201779                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            3383                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           59.644990                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks    61.048318                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst  1986.084921                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data   754.387107                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.014904                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.484884                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.184177                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.683965                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2898                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2861                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.707520                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          824143                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         824143                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks          379                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total          379                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks       100836                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       100836                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data            8                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data           14                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           14                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst       100304                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total       100304                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data          106                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total          106                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst       100304                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data          120                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         100424                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst       100304                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data          120                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        100424                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data          451                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          451                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         2287                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         2287                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data          564                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          564                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         2287                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data         1015                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         3302                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         2287                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data         1015                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         3302                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data     28869768                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     28869768                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst    147732453                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total    147732453                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data     39782511                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     39782511                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst    147732453                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data     68652279                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    216384732                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst    147732453                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data     68652279                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    216384732                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks          379                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total          379                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks       100836                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       100836                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data          465                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total          465                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst       102591                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total       102591                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data          670                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total          670                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst       102591                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data         1135                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       103726                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst       102591                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data         1135                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       103726                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.969892                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.969892                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.022292                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.022292                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.841791                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.841791                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.022292                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.894273                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.031834                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.022292                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.894273                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.031834                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 64012.789357                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 64012.789357                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 64596.612593                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 64596.612593                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 70536.367021                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 70536.367021                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 64596.612593                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 67637.713300                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 65531.414900                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 64596.612593                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 67637.713300                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 65531.414900                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks           33                       # number of writebacks
system.cpu2.l2cache.writebacks::total              33                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks           28                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total           28                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data          451                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          451                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         2287                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         2287                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data          564                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          564                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         2287                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data         1015                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         3302                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         2287                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data         1015                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         3302                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data     27594055                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     27594055                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst    141243381                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total    141243381                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data     38184885                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     38184885                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst    141243381                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data     65778940                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    207022321                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst    141243381                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data     65778940                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    207022321                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.969892                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.969892                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.022292                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.022292                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.841791                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.841791                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.022292                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.894273                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.031834                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.022292                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.894273                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.031834                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 61184.157428                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 61184.157428                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 61759.239615                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 61759.239615                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 67703.696809                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67703.696809                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 61759.239615                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 64806.837438                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 62696.039067                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 61759.239615                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 64806.837438                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 62696.039067                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests       206444                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests       102718                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests         1259                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          183                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          182                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp       103269                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty          412                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean       102079                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict          696                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq          465                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp          465                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq       102599                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq          670                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       307269                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side         2909                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total           310178                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side     13098880                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side        96896                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total          13195776                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                        493                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic                 2624                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples       104227                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.013998                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.117566                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0            102769     98.60%     98.60% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1              1457      1.40%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total        104227                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy     136982880                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          3.1                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy    102496733                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          2.3                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy      1137525                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu3.branchPred.lookups                5987452                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          5987452                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           633535                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             5190890                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 509435                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect            110734                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups        5190890                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits           1179119                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses         4011771                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted       474615                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                    3322931                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                    2257165                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                        75185                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                        25025                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                    3299776                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                         8763                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   47                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     4380643971                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        13155088                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           4511825                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      23635466                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    5987452                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           1688554                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      7785852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                1273374                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                        11                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles                3631                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles        35785                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          341                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  3291231                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               206637                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          12974139                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.624139                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.647438                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 5739216     44.24%     44.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  356472      2.75%     46.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  381207      2.94%     49.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  444585      3.43%     53.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  363286      2.80%     56.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  398183      3.07%     59.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  409431      3.16%     62.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  387277      2.98%     65.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 4494482     34.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            12974139                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.455143                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.796679                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 3826829                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              2176013                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  5833295                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               501315                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                636687                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              43417078                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                636687                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 4214151                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1848721                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles         23264                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  5896080                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               355236                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              40653299                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                  538                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 85014                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   194                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                240759                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           43513211                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             98016678                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        57552588                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups           574284                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             22084763                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                21428435                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts              5148                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          5844                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   606905                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             4255721                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2996058                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           146337                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          111101                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  35021447                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              93130                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 30257423                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           234387                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       15283851                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     20925237                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         62915                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     12974139                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.332133                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.622645                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            5751568     44.33%     44.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1033936      7.97%     52.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             922840      7.11%     59.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             931024      7.18%     66.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1053691      8.12%     74.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             976033      7.52%     82.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1087547      8.38%     90.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             775476      5.98%     96.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             442024      3.41%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       12974139                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 537556     85.15%     85.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     85.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     85.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   74      0.01%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     85.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 36260      5.74%     90.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                10486      1.66%     92.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead               39      0.01%     92.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite           46860      7.42%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass           398243      1.32%      1.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             23598799     77.99%     79.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               19786      0.07%     79.37% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                78002      0.26%     79.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd              90145      0.30%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             3601095     11.90%     91.83% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2098576      6.94%     98.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          33942      0.11%     98.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        338835      1.12%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              30257423                       # Type of FU issued
system.cpu3.iq.rate                          2.300055                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     631275                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.020863                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          73357615                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         49846565                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     27499970                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads             997031                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes            552679                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses       459522                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              29970796                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                 519659                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          209637                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      1964579                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses         6552                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1255                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores      1208979                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads         1183                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                636687                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1779407                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                26288                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           35114577                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            29838                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              4255721                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             2996058                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts             34082                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  2074                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                19976                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1255                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        168146                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       704344                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              872490                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             28582754                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              3320241                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1674668                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     5575584                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 3252871                       # Number of branches executed
system.cpu3.iew.exec_stores                   2255343                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.172753                       # Inst execution rate
system.cpu3.iew.wb_sent                      28284305                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     27959492                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 19188425                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 29764465                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      2.125375                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.644676                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts       15284007                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          30215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           636212                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     10592831                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.872088                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.613755                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      5454196     51.49%     51.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      1182847     11.17%     62.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       735664      6.94%     69.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       958397      9.05%     78.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       519724      4.91%     83.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       375456      3.54%     87.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       194038      1.83%     88.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       199134      1.88%     90.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       973375      9.19%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     10592831                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             9966102                       # Number of instructions committed
system.cpu3.commit.committedOps              19830708                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       4078215                       # Number of memory references committed
system.cpu3.commit.loads                      2291139                       # Number of loads committed
system.cpu3.commit.membars                      20080                       # Number of memory barriers committed
system.cpu3.commit.branches                   2502462                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                    442793                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 19644505                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              228736                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        80365      0.41%      0.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15490405     78.11%     78.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          17784      0.09%     78.61% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv           76133      0.38%     78.99% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd         87806      0.44%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.43% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2268457     11.44%     90.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1464042      7.38%     98.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead        22682      0.11%     98.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       323034      1.63%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19830708                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               973375                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    44734171                       # The number of ROB reads
system.cpu3.rob.rob_writes                   72666241                       # The number of ROB writes
system.cpu3.timesIdled                           4016                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         180949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    9966102                       # Number of Instructions Simulated
system.cpu3.committedOps                     19830708                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.319983                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.319983                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.757585                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.757585                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                38267297                       # number of integer regfile reads
system.cpu3.int_regfile_writes               22413334                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                   517081                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                  114391                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 14059325                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 8120052                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               12482064                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    46                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements              609                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          508.227001                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            4822552                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1121                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          4302.008921                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           135198                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   508.227001                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.992631                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.992631                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         38602113                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        38602113                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      3034804                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3034804                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1787736                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1787736                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data      4822540                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4822540                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      4822540                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4822540                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         2109                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2109                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data          475                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          475                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data         2584                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2584                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         2584                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2584                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    144958563                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    144958563                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     30320649                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     30320649                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    175279212                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    175279212                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    175279212                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    175279212                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      3036913                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3036913                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1788211                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1788211                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      4825124                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4825124                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      4825124                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4825124                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.000694                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000694                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.000266                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000266                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.000536                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000536                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.000536                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000536                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 68733.315789                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 68733.315789                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 63832.945263                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 63832.945263                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 67832.512384                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 67832.512384                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 67832.512384                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 67832.512384                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1685                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   129.615385                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks          372                       # number of writebacks
system.cpu3.dcache.writebacks::total              372                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         1446                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1446                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            8                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         1454                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1454                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         1454                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1454                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          663                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          663                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data          467                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          467                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         1130                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1130                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         1130                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1130                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     45379242                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     45379242                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     29565738                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     29565738                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     74944980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     74944980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     74944980                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     74944980                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.000261                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000261                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.000234                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000234                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.000234                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000234                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 68445.312217                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 68445.312217                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 63309.931478                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 63309.931478                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 66322.991150                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 66322.991150                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 66322.991150                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 66322.991150                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements           103231                       # number of replacements
system.cpu3.icache.tags.tagsinuse          509.738649                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3180787                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           103743                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            30.660257                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   509.738649                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.995583                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.995583                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         26433584                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        26433584                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst      3180788                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3180788                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      3180788                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3180788                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      3180788                       # number of overall hits
system.cpu3.icache.overall_hits::total        3180788                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       110441                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       110441                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       110441                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        110441                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       110441                       # number of overall misses
system.cpu3.icache.overall_misses::total       110441                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    670483506                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    670483506                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    670483506                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    670483506                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    670483506                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    670483506                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      3291229                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3291229                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      3291229                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3291229                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      3291229                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3291229                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.033556                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.033556                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.033556                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.033556                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.033556                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.033556                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst  6070.965547                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  6070.965547                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst  6070.965547                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  6070.965547                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst  6070.965547                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  6070.965547                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4321                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    67.515625                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks       103231                       # number of writebacks
system.cpu3.icache.writebacks::total           103231                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         6689                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         6689                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         6689                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         6689                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         6689                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         6689                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       103752                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       103752                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       103752                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       103752                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       103752                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       103752                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    561292807                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    561292807                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    561292807                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    561292807                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    561292807                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    561292807                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.031524                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.031524                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.031524                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.031524                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.031524                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.031524                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst  5409.946864                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  5409.946864                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst  5409.946864                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  5409.946864                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst  5409.946864                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  5409.946864                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements             477                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        2812.172804                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            203815                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            3377                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           60.353864                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks    52.571176                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst  2018.057654                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data   741.543974                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.012835                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.492690                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.181041                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.686566                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2900                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         2865                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.708008                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          832293                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         832293                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks          372                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total          372                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks       101750                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       101750                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data            7                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data           12                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total           12                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst       101440                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total       101440                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data          101                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total          101                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst       101440                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data          113                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         101553                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst       101440                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data          113                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        101553                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::cpu3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::cpu3.data          447                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          447                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         2303                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         2303                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data          561                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          561                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         2303                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data         1008                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         3311                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         2303                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data         1008                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         3311                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data     29048589                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     29048589                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst    150159357                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total    150159357                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data     44334621                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     44334621                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst    150159357                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data     73383210                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    223542567                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst    150159357                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data     73383210                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    223542567                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks          372                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total          372                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks       101750                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       101750                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data          459                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total          459                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst       103743                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total       103743                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data          662                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total          662                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst       103743                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data         1121                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       104864                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst       103743                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data         1121                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       104864                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::cpu3.data     0.222222                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.222222                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.973856                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.973856                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.022199                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.022199                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.847432                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.847432                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.022199                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.899197                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.031574                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.022199                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.899197                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.031574                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 64985.657718                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 64985.657718                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 65201.631350                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 65201.631350                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 79027.844920                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 79027.844920                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 65201.631350                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 72800.803571                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 67515.121413                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 65201.631350                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 72800.803571                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 67515.121413                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks           49                       # number of writebacks
system.cpu3.l2cache.writebacks::total              49                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks           35                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total           35                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::cpu3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data          447                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          447                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         2303                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         2303                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data          561                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          561                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         2303                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data         1008                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         3311                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         2303                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data         1008                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         3311                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::cpu3.data        27526                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        27526                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data     27783359                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     27783359                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst    143645936                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total    143645936                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data     42744545                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     42744545                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst    143645936                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data     70527904                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    214173840                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst    143645936                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data     70527904                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    214173840                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::cpu3.data     0.222222                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.973856                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.973856                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.022199                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.022199                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.847432                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.847432                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.022199                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.899197                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.031574                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.022199                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.899197                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.031574                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu3.data        13763                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        13763                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 62155.165548                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 62155.165548                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 62373.398176                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62373.398176                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 76193.484848                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 76193.484848                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 62373.398176                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 69968.158730                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 64685.545153                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 62373.398176                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 69968.158730                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 64685.545153                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests       208722                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests       103859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests         1497                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops          170                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops          169                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp       104414                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty          421                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean       103231                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict          665                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq            9                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp            9                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq          459                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp          459                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq       103752                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq          662                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       310726                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side         2869                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total           313595                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side     13246336                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side        95552                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total          13341888                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                        486                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic                 3712                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples       105359                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.016012                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.125597                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0            103673     98.40%     98.40% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1              1685      1.60%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total        105359                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy     138504024                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          3.2                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy    103649244                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          2.4                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy      1122876                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                 12386.796297                       # Cycle average of tags in use
system.l3.tags.total_refs                        1558                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     12984                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.119994                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst      2183.102621                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data       911.508489                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst      2178.338543                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data       913.872428                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst      2177.133504                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data       916.520096                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst      2191.156366                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data       915.164249                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.016656                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.006954                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.016619                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.006972                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.016610                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.006992                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.016717                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.006982                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.094504                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         12984                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        12851                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.099060                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    245656                       # Number of tag accesses
system.l3.tags.data_accesses                   245656                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks          163                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total              163                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu3.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu0.inst            59                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data             8                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst            50                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data            11                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst            50                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data             9                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst            50                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data             4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               241                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                   59                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                    8                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                   50                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                   11                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                   50                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                    9                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                   50                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                    4                       # number of demand (read+write) hits
system.l3.demand_hits::total                      241                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                  59                       # number of overall hits
system.l3.overall_hits::cpu0.data                   8                       # number of overall hits
system.l3.overall_hits::cpu1.inst                  50                       # number of overall hits
system.l3.overall_hits::cpu1.data                  11                       # number of overall hits
system.l3.overall_hits::cpu2.inst                  50                       # number of overall hits
system.l3.overall_hits::cpu2.data                   9                       # number of overall hits
system.l3.overall_hits::cpu3.inst                  50                       # number of overall hits
system.l3.overall_hits::cpu3.data                   4                       # number of overall hits
system.l3.overall_hits::total                     241                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data             450                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data             450                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data             451                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data             447                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                1798                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         2246                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data          550                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         2237                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data          551                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         2237                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data          555                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         2253                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data          557                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           11186                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               2246                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data               1000                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               2237                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data               1001                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               2237                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data               1006                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               2253                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data               1004                       # number of demand (read+write) misses
system.l3.demand_misses::total                  12984                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              2246                       # number of overall misses
system.l3.overall_misses::cpu0.data              1000                       # number of overall misses
system.l3.overall_misses::cpu1.inst              2237                       # number of overall misses
system.l3.overall_misses::cpu1.data              1001                       # number of overall misses
system.l3.overall_misses::cpu2.inst              2237                       # number of overall misses
system.l3.overall_misses::cpu2.data              1006                       # number of overall misses
system.l3.overall_misses::cpu3.inst              2253                       # number of overall misses
system.l3.overall_misses::cpu3.data              1004                       # number of overall misses
system.l3.overall_misses::total                 12984                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data     26191719                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data     24310479                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data     25688584                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data     25884813                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     102075595                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst    129775028                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     36383025                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst    134716990                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data     37580699                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst    131121972                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data     35695296                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst    133428648                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data     40297154                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    678998812                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst    129775028                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data     62574744                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst    134716990                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data     61891178                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst    131121972                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data     61383880                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst    133428648                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data     66181967                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        781074407                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst    129775028                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data     62574744                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst    134716990                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data     61891178                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst    131121972                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data     61383880                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst    133428648                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data     66181967                       # number of overall miss cycles
system.l3.overall_miss_latency::total       781074407                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks          163                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total          163                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data           450                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data           450                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data           451                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data           447                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              1798                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         2305                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data          558                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         2287                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data          562                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         2287                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data          564                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         2303                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data          561                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         11427                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             2305                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data             1008                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             2287                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data             1012                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             2287                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data             1015                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             2303                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data             1008                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                13225                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            2305                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data            1008                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            2287                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data            1012                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            2287                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data            1015                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            2303                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data            1008                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               13225                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.974403                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.985663                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.978137                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.980427                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.978137                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.984043                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.978289                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.992870                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.978910                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.974403                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.992063                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.978137                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.989130                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.978137                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.991133                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.978289                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.996032                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.981777                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.974403                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.992063                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.978137                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.989130                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.978137                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.991133                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.978289                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.996032                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.981777                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 58203.820000                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 54023.286667                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 56959.166297                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 57907.859060                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 56771.743604                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 57780.511131                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 66150.954545                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 60222.168082                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 68204.535390                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 58615.097005                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 64315.848649                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 59222.657790                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 72346.775583                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 60700.769891                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 57780.511131                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 62574.744000                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 60222.168082                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 61829.348651                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 58615.097005                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 61017.773360                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 59222.657790                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 65918.293825                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 60156.685690                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 57780.511131                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 62574.744000                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 60222.168082                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 61829.348651                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 58615.097005                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 61017.773360                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 59222.657790                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 65918.293825                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 60156.685690                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu0.data          450                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data          450                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data          451                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data          447                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           1798                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         2246                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data          550                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         2237                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data          551                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         2237                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data          555                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         2253                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data          557                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        11186                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          2246                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data          1000                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          2237                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data          1001                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          2237                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data          1006                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          2253                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data          1004                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             12984                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         2246                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data         1000                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         2237                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data         1001                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         2237                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data         1006                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         2253                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data         1004                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            12984                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data     23119235                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data     21238174                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data     22609398                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data     22833124                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     89799931                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst    114442872                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     32630849                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst    119450128                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data     33818443                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst    115839260                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data     31904997                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst    118051835                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data     36493381                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    602631765                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst    114442872                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data     55750084                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst    119450128                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data     55056617                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst    115839260                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data     54514395                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst    118051835                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data     59326505                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    692431696                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst    114442872                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data     55750084                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst    119450128                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data     55056617                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst    115839260                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data     54514395                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst    118051835                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data     59326505                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    692431696                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.974403                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.985663                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.978137                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.980427                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.978137                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.984043                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.978289                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.992870                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.978910                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.974403                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.992063                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.978137                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.989130                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.978137                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.991133                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.978289                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.996032                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.981777                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.974403                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.992063                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.978137                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.989130                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.978137                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.991133                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.978289                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.996032                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.981777                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 51376.077778                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 47195.942222                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 50131.702882                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 51080.814318                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 49944.344271                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 50954.083704                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 59328.816364                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 53397.464461                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 61376.484574                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 51783.308002                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 57486.481081                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 52397.618731                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 65517.739677                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 53873.749777                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 50954.083704                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 55750.084000                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 53397.464461                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 55001.615385                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 51783.308002                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 54189.259443                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 52397.618731                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 59090.144422                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 53329.613062                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 50954.083704                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 55750.084000                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 53397.464461                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 55001.615385                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 51783.308002                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 54189.259443                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 52397.618731                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 59090.144422                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 53329.613062                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         12984                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11186                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1798                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1798                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11186                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        25968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        25968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       830976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       830976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  830976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12984                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12984    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12984                       # Request fanout histogram
system.membus.reqLayer8.occupancy            16911317                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           68818974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        14542                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests         1320                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   4380643971                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             11427                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty          163                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            1151                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             1798                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            1798                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        11427                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side         6978                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side         6890                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side         6934                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side         6968                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                 27770                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side       215616                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side       212736                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side       213440                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side       215040                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                 856832                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            13228                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  13228    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              13228                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           21168059                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          10526349                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy          10480867                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy          10472994                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy          10519539                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
