// Seed: 4135161679
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  generate
    wire id_18;
  endgenerate
  assign id_15 = 1;
  xnor primCall (
      id_1,
      id_2,
      id_19,
      id_5,
      id_18,
      id_15,
      id_8,
      id_22,
      id_4,
      id_7,
      id_10,
      id_6,
      id_14,
      id_3,
      id_20,
      id_23
  );
  parameter id_19 = 1;
  reg id_20 = id_3(id_8);
  id_21 :
  assert property (@(-1 or -1'b0 or posedge id_10 or posedge 1 or posedge -1) -1) id_20 <= id_20;
  tri0 id_22;
  id_23(
      id_9 <-> ""
  );
  assign id_22 = -1;
  always id_17 <= id_22 - -1;
  assign id_1 = 1 && -1;
  module_0 modCall_1 (id_21);
  parameter id_24 = "" ^ id_22;
  wire id_25, id_26;
  wire id_27;
  wire id_28, id_29;
endmodule
