;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 27/06/2025 16:31:58
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF63  	GOTO        198
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_UART1_Write:
;__Lib_UART_c67.c,58 :: 		
;__Lib_UART_c67.c,59 :: 		
L_UART1_Write3:
0x001C	0xB2AC      	BTFSC       TXSTA, 1 
0x001E	0xD002      	BRA         L_UART1_Write4
;__Lib_UART_c67.c,60 :: 		
0x0020	0x0000      	NOP
0x0022	0xD7FC      	BRA         L_UART1_Write3
L_UART1_Write4:
;__Lib_UART_c67.c,61 :: 		
0x0024	0xFFADC034  	MOVFF       FARG_UART1_Write_data_, TXREG
;__Lib_UART_c67.c,62 :: 		
L_end_UART1_Write:
0x0028	0x0012      	RETURN      0
; end of _UART1_Write
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x002A	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x002C	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x0030	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x0032	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x0034	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x0036	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
L_end___CC2DW:
0x0038	0x0012      	RETURN      0
; end of ___CC2DW
_Div_16X16_U:
;__Lib_Math.c,102 :: 		
;__Lib_Math.c,109 :: 		
0x003A	0x6A08      	CLRF        R8, 0
;__Lib_Math.c,110 :: 		
0x003C	0x6A09      	CLRF        R9, 0
;__Lib_Math.c,111 :: 		
0x003E	0x0E10      	MOVLW       16
;__Lib_Math.c,112 :: 		
0x0040	0x6E0C      	MOVWF       R12, 0
;__Lib_Math.c,113 :: 		
0x0042	0x3401      	RLCF        R1, 0, 0
;__Lib_Math.c,114 :: 		
0x0044	0x3608      	RLCF        R8, 1, 0
;__Lib_Math.c,115 :: 		
0x0046	0x3609      	RLCF        R9, 1, 0
;__Lib_Math.c,116 :: 		
0x0048	0x5004      	MOVF        R4, 0, 0
;__Lib_Math.c,117 :: 		
0x004A	0x5E08      	SUBWF       R8, 1, 0
;__Lib_Math.c,118 :: 		
0x004C	0x5005      	MOVF        R5, 0, 0
;__Lib_Math.c,119 :: 		
0x004E	0xA0D8      	BTFSS       STATUS, 0, 0
;__Lib_Math.c,120 :: 		
0x0050	0x3C05      	INCFSZ      R5, 0, 0
;__Lib_Math.c,121 :: 		
0x0052	0x5E09      	SUBWF       R9, 1, 0
;__Lib_Math.c,122 :: 		
0x0054	0xB0D8      	BTFSC       STATUS, 0, 0
;__Lib_Math.c,123 :: 		
0x0056	0xD007      	BRA         $+16
;__Lib_Math.c,124 :: 		
0x0058	0x5004      	MOVF        R4, 0, 0
;__Lib_Math.c,125 :: 		
0x005A	0x2608      	ADDWF       R8, 1, 0
;__Lib_Math.c,126 :: 		
0x005C	0x5005      	MOVF        R5, 0, 0
;__Lib_Math.c,127 :: 		
0x005E	0xB0D8      	BTFSC       STATUS, 0, 0
;__Lib_Math.c,128 :: 		
0x0060	0x3C05      	INCFSZ      R5, 0, 0
;__Lib_Math.c,129 :: 		
0x0062	0x2609      	ADDWF       R9, 1, 0
;__Lib_Math.c,130 :: 		
0x0064	0x90D8      	BCF         STATUS, 0, 0
;__Lib_Math.c,131 :: 		
0x0066	0x3600      	RLCF        R0, 1, 0
;__Lib_Math.c,132 :: 		
0x0068	0x3601      	RLCF        R1, 1, 0
;__Lib_Math.c,133 :: 		
0x006A	0x2E0C      	DECFSZ      R12, 1, 0
;__Lib_Math.c,134 :: 		
0x006C	0xD7EA      	BRA         $-42
;__Lib_Math.c,136 :: 		
L_end_Div_16X16_U:
0x006E	0x0012      	RETURN      0
; end of _Div_16X16_U
_UART1_Init:
;__Lib_UART_c67.c,15 :: 		
;__Lib_UART_c67.c,18 :: 		
0x0070	0x0E1C      	MOVLW       _UART1_Write
0x0072	0x6E19      	MOVWF       _UART_Wr_Ptr 
0x0074	0x0E00      	MOVLW       hi_addr(_UART1_Write)
0x0076	0x6E1A      	MOVWF       _UART_Wr_Ptr+1 
0x0078	0x0E34      	MOVLW       FARG_UART1_Write_data_
0x007A	0x6E1B      	MOVWF       _UART_Wr_Ptr+2 
0x007C	0x0E00      	MOVLW       hi_addr(FARG_UART1_Write_data_)
0x007E	0x6E1C      	MOVWF       _UART_Wr_Ptr+3 
;__Lib_UART_c67.c,19 :: 		
0x0080	0x0EFF      	MOVLW       _UART1_Read
0x0082	0x6E15      	MOVWF       _UART_Rd_Ptr 
0x0084	0x0EFF      	MOVLW       hi_addr(_UART1_Read)
0x0086	0x6E16      	MOVWF       _UART_Rd_Ptr+1 
0x0088	0x0E00      	MOVLW       0
0x008A	0x6E17      	MOVWF       _UART_Rd_Ptr+2 
0x008C	0x0E00      	MOVLW       0
0x008E	0x6E18      	MOVWF       _UART_Rd_Ptr+3 
;__Lib_UART_c67.c,20 :: 		
0x0090	0x0EFF      	MOVLW       _UART1_Data_Ready
0x0092	0x6E21      	MOVWF       _UART_Rdy_Ptr 
0x0094	0x0EFF      	MOVLW       hi_addr(_UART1_Data_Ready)
0x0096	0x6E22      	MOVWF       _UART_Rdy_Ptr+1 
0x0098	0x0E00      	MOVLW       0
0x009A	0x6E23      	MOVWF       _UART_Rdy_Ptr+2 
0x009C	0x0E00      	MOVLW       0
0x009E	0x6E24      	MOVWF       _UART_Rdy_Ptr+3 
;__Lib_UART_c67.c,21 :: 		
0x00A0	0x0EFF      	MOVLW       _UART1_Tx_Idle
0x00A2	0x6E1D      	MOVWF       _UART_Tx_Idle_Ptr 
0x00A4	0x0EFF      	MOVLW       hi_addr(_UART1_Tx_Idle)
0x00A6	0x6E1E      	MOVWF       _UART_Tx_Idle_Ptr+1 
0x00A8	0x0E00      	MOVLW       0
0x00AA	0x6E1F      	MOVWF       _UART_Tx_Idle_Ptr+2 
0x00AC	0x0E00      	MOVLW       0
0x00AE	0x6E20      	MOVWF       _UART_Tx_Idle_Ptr+3 
;__Lib_UART_c67.c,23 :: 		
0x00B0	0x8AAC      	BSF         TXSTA, 5 
;__Lib_UART_c67.c,24 :: 		
0x00B2	0x0E90      	MOVLW       144
0x00B4	0x6EAB      	MOVWF       RCSTA 
;__Lib_UART_c67.c,25 :: 		
0x00B6	0x8E94      	BSF         TRISC7_bit, BitPos(TRISC7_bit+0) 
;__Lib_UART_c67.c,26 :: 		
0x00B8	0x9C94      	BCF         TRISC6_bit, BitPos(TRISC6_bit+0) 
;__Lib_UART_c67.c,28 :: 		
L_UART1_Init0:
0x00BA	0xAA9E      	BTFSS       PIR1, 5 
0x00BC	0xD003      	BRA         L_UART1_Init1
;__Lib_UART_c67.c,29 :: 		
0x00BE	0xF000CFAE  	MOVFF       RCREG, R0
0x00C2	0xD7FB      	BRA         L_UART1_Init0
L_UART1_Init1:
;__Lib_UART_c67.c,30 :: 		
L_end_UART1_Init:
0x00C4	0x0012      	RETURN      0
; end of _UART1_Init
_main:
;atividade4.c,1 :: 		void main(){
;atividade4.c,3 :: 		unsigned char ucMask[] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x6F};
0x00C6	0x0E3F      	MOVLW       63
0x00C8	0x6E26      	MOVWF       main_ucMask_L0 
0x00CA	0x0E06      	MOVLW       6
0x00CC	0x6E27      	MOVWF       main_ucMask_L0+1 
0x00CE	0x0E5B      	MOVLW       91
0x00D0	0x6E28      	MOVWF       main_ucMask_L0+2 
0x00D2	0x0E4F      	MOVLW       79
0x00D4	0x6E29      	MOVWF       main_ucMask_L0+3 
0x00D6	0x0E66      	MOVLW       102
0x00D8	0x6E2A      	MOVWF       main_ucMask_L0+4 
0x00DA	0x0E6D      	MOVLW       109
0x00DC	0x6E2B      	MOVWF       main_ucMask_L0+5 
0x00DE	0x0E7D      	MOVLW       125
0x00E0	0x6E2C      	MOVWF       main_ucMask_L0+6 
0x00E2	0x0E07      	MOVLW       7
0x00E4	0x6E2D      	MOVWF       main_ucMask_L0+7 
0x00E6	0x0E7F      	MOVLW       127
0x00E8	0x6E2E      	MOVWF       main_ucMask_L0+8 
0x00EA	0x0E6F      	MOVLW       111
0x00EC	0x6E2F      	MOVWF       main_ucMask_L0+9 
0x00EE	0x6A30      	CLRF        main_uiContador_L0 
0x00F0	0x6A31      	CLRF        main_uiContador_L0+1 
0x00F2	0x6A32      	CLRF        main_uiValor_L0 
0x00F4	0x6A33      	CLRF        main_uiValor_L0+1 
;atividade4.c,9 :: 		ADCON1 = 0x0f;       // Configura todos canais como Digital.
0x00F6	0x0E0F      	MOVLW       15
0x00F8	0x6EC1      	MOVWF       ADCON1 
;atividade4.c,11 :: 		TRISB.RB1 = 1;
0x00FA	0x8293      	BSF         TRISB, 1 
;atividade4.c,12 :: 		TRISA.RA3 = 0;
0x00FC	0x9692      	BCF         TRISA, 3 
;atividade4.c,13 :: 		TRISA.RA4 = 0;
0x00FE	0x9892      	BCF         TRISA, 4 
;atividade4.c,14 :: 		TRISB.RB5 = 0;
0x0100	0x9A93      	BCF         TRISB, 5 
;atividade4.c,15 :: 		TRISD = 0x00;
0x0102	0x6A95      	CLRF        TRISD 
;atividade4.c,16 :: 		PORTB.RB1 = 0;
0x0104	0x9281      	BCF         PORTB, 1 
;atividade4.c,18 :: 		UART1_Init(9600);
0x0106	0x86B8      	BSF         BAUDCON, 3, 0
0x0108	0x6AB0      	CLRF        SPBRGH 
0x010A	0x0ECF      	MOVLW       207
0x010C	0x6EAF      	MOVWF       SPBRG 
0x010E	0x84AC      	BSF         TXSTA, 2, 0
0x0110	0xDFAF      	RCALL       _UART1_Init
;atividade4.c,19 :: 		Delay_ms(100);
0x0112	0x0E02      	MOVLW       2
0x0114	0x6E0B      	MOVWF       R11, 0
0x0116	0x0E04      	MOVLW       4
0x0118	0x6E0C      	MOVWF       R12, 0
0x011A	0x0EBA      	MOVLW       186
0x011C	0x6E0D      	MOVWF       R13, 0
L_main0:
0x011E	0x2E0D      	DECFSZ      R13, 1, 0
0x0120	0xD7FE      	BRA         L_main0
0x0122	0x2E0C      	DECFSZ      R12, 1, 0
0x0124	0xD7FC      	BRA         L_main0
0x0126	0x2E0B      	DECFSZ      R11, 1, 0
0x0128	0xD7FA      	BRA         L_main0
0x012A	0x0000      	NOP
;atividade4.c,21 :: 		ucStatus_inc = 1;
0x012C	0x0E01      	MOVLW       1
0x012E	0x6E25      	MOVWF       main_ucStatus_inc_L0 
;atividade4.c,22 :: 		uiContador = 0;
0x0130	0x6A30      	CLRF        main_uiContador_L0 
0x0132	0x6A31      	CLRF        main_uiContador_L0+1 
;atividade4.c,26 :: 		while(1){
L_main1:
;atividade4.c,28 :: 		uiValor = uiContador;
0x0134	0xF032C030  	MOVFF       main_uiContador_L0, main_uiValor_L0
0x0138	0xF033C031  	MOVFF       main_uiContador_L0+1, main_uiValor_L0+1
;atividade4.c,30 :: 		PORTD = ucMask[uiValor % 10];
0x013C	0x0E0A      	MOVLW       10
0x013E	0x6E04      	MOVWF       R4 
0x0140	0x0E00      	MOVLW       0
0x0142	0x6E05      	MOVWF       R5 
0x0144	0xF000C030  	MOVFF       main_uiContador_L0, R0
0x0148	0xF001C031  	MOVFF       main_uiContador_L0+1, R1
0x014C	0xDF76      	RCALL       _Div_16X16_U
0x014E	0xF000C008  	MOVFF       R8, R0
0x0152	0xF001C009  	MOVFF       R9, R1
0x0156	0x0E26      	MOVLW       main_ucMask_L0
0x0158	0x2400      	ADDWF       R0, 0 
0x015A	0x6EE9      	MOVWF       FSR0L 
0x015C	0x0E00      	MOVLW       hi_addr(main_ucMask_L0)
0x015E	0x2001      	ADDWFC      R1, 0 
0x0160	0x6EEA      	MOVWF       FSR0H 
0x0162	0xFF83CFEE  	MOVFF       POSTINC0, PORTD
;atividade4.c,31 :: 		PORTA.RA4 = 1;
0x0166	0x8880      	BSF         PORTA, 4 
;atividade4.c,32 :: 		Delay_ms(2);
0x0168	0x0E06      	MOVLW       6
0x016A	0x6E0C      	MOVWF       R12, 0
0x016C	0x0E30      	MOVLW       48
0x016E	0x6E0D      	MOVWF       R13, 0
L_main3:
0x0170	0x2E0D      	DECFSZ      R13, 1, 0
0x0172	0xD7FE      	BRA         L_main3
0x0174	0x2E0C      	DECFSZ      R12, 1, 0
0x0176	0xD7FC      	BRA         L_main3
0x0178	0x0000      	NOP
;atividade4.c,33 :: 		PORTA.RA4 = 0;
0x017A	0x9880      	BCF         PORTA, 4 
;atividade4.c,34 :: 		uiValor /= 10;
0x017C	0x0E0A      	MOVLW       10
0x017E	0x6E04      	MOVWF       R4 
0x0180	0x0E00      	MOVLW       0
0x0182	0x6E05      	MOVWF       R5 
0x0184	0xF000C032  	MOVFF       main_uiValor_L0, R0
0x0188	0xF001C033  	MOVFF       main_uiValor_L0+1, R1
0x018C	0xDF56      	RCALL       _Div_16X16_U
0x018E	0xF032C000  	MOVFF       R0, main_uiValor_L0
0x0192	0xF033C001  	MOVFF       R1, main_uiValor_L0+1
;atividade4.c,36 :: 		PORTD = ucMask[uiValor % 10];
0x0196	0x0E0A      	MOVLW       10
0x0198	0x6E04      	MOVWF       R4 
0x019A	0x0E00      	MOVLW       0
0x019C	0x6E05      	MOVWF       R5 
0x019E	0xDF4D      	RCALL       _Div_16X16_U
0x01A0	0xF000C008  	MOVFF       R8, R0
0x01A4	0xF001C009  	MOVFF       R9, R1
0x01A8	0x0E26      	MOVLW       main_ucMask_L0
0x01AA	0x2400      	ADDWF       R0, 0 
0x01AC	0x6EE9      	MOVWF       FSR0L 
0x01AE	0x0E00      	MOVLW       hi_addr(main_ucMask_L0)
0x01B0	0x2001      	ADDWFC      R1, 0 
0x01B2	0x6EEA      	MOVWF       FSR0H 
0x01B4	0xFF83CFEE  	MOVFF       POSTINC0, PORTD
;atividade4.c,37 :: 		PORTA.RA3 = 1;
0x01B8	0x8680      	BSF         PORTA, 3 
;atividade4.c,38 :: 		Delay_ms(2);
0x01BA	0x0E06      	MOVLW       6
0x01BC	0x6E0C      	MOVWF       R12, 0
0x01BE	0x0E30      	MOVLW       48
0x01C0	0x6E0D      	MOVWF       R13, 0
L_main4:
0x01C2	0x2E0D      	DECFSZ      R13, 1, 0
0x01C4	0xD7FE      	BRA         L_main4
0x01C6	0x2E0C      	DECFSZ      R12, 1, 0
0x01C8	0xD7FC      	BRA         L_main4
0x01CA	0x0000      	NOP
;atividade4.c,39 :: 		PORTA.RA3 = 0;
0x01CC	0x9680      	BCF         PORTA, 3 
;atividade4.c,41 :: 		if((PORTB.RB1 == 1) && (ucStatus_inc == 0)){
0x01CE	0xA281      	BTFSS       PORTB, 1 
0x01D0	0xD02B      	BRA         L_main7
0x01D2	0x5025      	MOVF        main_ucStatus_inc_L0, 0 
0x01D4	0x0A00      	XORLW       0
0x01D6	0xE128      	BNZ         L_main7
L__main15:
;atividade4.c,42 :: 		ucStatus_inc = 1;
0x01D8	0x0E01      	MOVLW       1
0x01DA	0x6E25      	MOVWF       main_ucStatus_inc_L0 
;atividade4.c,43 :: 		uiContador++;
0x01DC	0x4A30      	INFSNZ      main_uiContador_L0, 1 
0x01DE	0x2A31      	INCF        main_uiContador_L0+1, 1 
;atividade4.c,44 :: 		if(uiContador > 99){
0x01E0	0x0E00      	MOVLW       0
0x01E2	0x6E00      	MOVWF       R0 
0x01E4	0x5031      	MOVF        main_uiContador_L0+1, 0 
0x01E6	0x5C00      	SUBWF       R0, 0 
0x01E8	0xE102      	BNZ         L__main17
0x01EA	0x5030      	MOVF        main_uiContador_L0, 0 
0x01EC	0x0863      	SUBLW       99
L__main17:
0x01EE	0xE204      	BC          L_main8
;atividade4.c,45 :: 		uiContador = 99;
0x01F0	0x0E63      	MOVLW       99
0x01F2	0x6E30      	MOVWF       main_uiContador_L0 
0x01F4	0x0E00      	MOVLW       0
0x01F6	0x6E31      	MOVWF       main_uiContador_L0+1 
;atividade4.c,46 :: 		}
L_main8:
;atividade4.c,48 :: 		if(uiContador % 2 == 0){
0x01F8	0x0E01      	MOVLW       1
0x01FA	0x1430      	ANDWF       main_uiContador_L0, 0 
0x01FC	0x6E01      	MOVWF       R1 
0x01FE	0xF002C031  	MOVFF       main_uiContador_L0+1, R2
0x0202	0x0E00      	MOVLW       0
0x0204	0x1602      	ANDWF       R2, 1 
0x0206	0x0E00      	MOVLW       0
0x0208	0x1802      	XORWF       R2, 0 
0x020A	0xE102      	BNZ         L__main18
0x020C	0x0E00      	MOVLW       0
0x020E	0x1801      	XORWF       R1, 0 
L__main18:
0x0210	0xE102      	BNZ         L_main9
;atividade4.c,49 :: 		PORTB.RB5 = 1;
0x0212	0x8A81      	BSF         PORTB, 5 
;atividade4.c,50 :: 		} else {
0x0214	0xD001      	BRA         L_main10
L_main9:
;atividade4.c,51 :: 		PORTB.RB5 = 0;
0x0216	0x9A81      	BCF         PORTB, 5 
;atividade4.c,52 :: 		}
L_main10:
;atividade4.c,54 :: 		UART1_Write(uiContador);
0x0218	0xF034C030  	MOVFF       main_uiContador_L0, FARG_UART1_Write_data_
0x021C	0xDEFF      	RCALL       _UART1_Write
;atividade4.c,55 :: 		UART1_Write(PORTB.RB5);
0x021E	0x0E00      	MOVLW       0
0x0220	0xBA81      	BTFSC       PORTB, 5 
0x0222	0x0E01      	MOVLW       1
0x0224	0x6E34      	MOVWF       FARG_UART1_Write_data_ 
0x0226	0xDEFA      	RCALL       _UART1_Write
;atividade4.c,56 :: 		}
L_main7:
;atividade4.c,58 :: 		if((PORTB.RB1 == 0) && (ucStatus_inc == 1)){
0x0228	0xB281      	BTFSC       PORTB, 1 
0x022A	0xD004      	BRA         L_main13
0x022C	0x5025      	MOVF        main_ucStatus_inc_L0, 0 
0x022E	0x0A01      	XORLW       1
0x0230	0xB4D8      	BTFSC       STATUS, 2 
L__main14:
;atividade4.c,59 :: 		ucStatus_inc = 0;
0x0232	0x6A25      	CLRF        main_ucStatus_inc_L0 
;atividade4.c,60 :: 		}
L_main13:
;atividade4.c,62 :: 		}
0x0234	0xD77F      	BRA         L_main1
;atividade4.c,63 :: 		}
L_end_main:
0x0236	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C      [14]    _UART1_Write
0x002A      [16]    ___CC2DW
0x003A      [54]    _Div_16X16_U
0x0070      [86]    _UART1_Init
0x00C6     [370]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATScl_temp_scl_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATSda_temp_sda_L0
0x0000       [1]    FLASH_Erase_64_SaveINTCON_L0
0x0000       [1]    EEPROM_Write_SaveINTCON_L0
0x0000       [1]    UART1_Init_tmp_L0
0x0000       [1]    SPI1_Write_tmp_L0
0x0000       [1]    R0
0x0001       [1]    __Lib_TFT_JPEG_FileRead_i_L0
0x0001       [1]    ispunct_rslt_L0
0x0001       [1]    __Lib_TFT_16bit_JPEG_FileReadBytes_Result_L0
0x0001       [1]    __Lib_TFT_16bit_JPEG_FileRead_i_L0
0x0001       [1]    FLASH_Write_32_i_L0
0x0001       [1]    R1
0x0001       [2]    FLASH_Read_N_Bytes_i_L0
0x0001       [1]    __Lib_TFT_JPEG_FileReadBytes_Result_L0
0x0001       [1]    I2C1_Rd_tmp_L0
0x0001       [1]    FLASH_Erase_Write_64_i_L0
0x0001       [1]    UART1_Read___tmp_UART1_Read_L0
0x0001       [1]    __Lib_PS2_Wait_Falling_nsample_L0
0x0002       [2]    memchr_s_L0
0x0002       [2]    strlen_cp_L0
0x0002       [1]    R2
0x0002       [1]    FLASH_Erase_Write_64_j_L0
0x0002       [2]    memset_pp_L0
0x0002       [1]    FLASH_Write_32_SaveINTCON_L0
0x0002       [2]    memcpy_dd_L0
0x0003       [1]    MM_Init_i_L0
0x0003       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT29
0x0003       [1]    FLASH_Erase_Write_64_SaveINTCON_L0
0x0003       [2]    MM_TotalFreeMemSize_Tot_L0
0x0003       [2]    Ltrim_original_L0
0x0003       [1]    R3
0x0003       [2]    __Lib_MmcFat16_f16_toInt_l_L0
0x0003       [2]    memmove_tt_L0
0x0004       [2]    frexp_pom_L0
0x0004       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT40
0x0004       [2]    memcpy_ss_L0
0x0004       [2]    strcat_cp_L0
0x0004       [2]    strcpy_cp_L0
0x0004       [2]    __Lib_MemManager_MM_GetMemAlign_P_L0
0x0004       [2]    strncat_cp_L0
0x0004       [1]    R4
0x0004       [2]    strncpy_cp_L0
0x0005       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT54
0x0005       [2]    LongIntToHex_input_half_L0
0x0005       [2]    Ltrim_p_L0
0x0005       [2]    memmove_ff_L0
0x0005       [1]    MM_TotalFreeMemSize_i_L0
0x0005       [1]    R5
0x0005       [2]    LongWordToHex_input_half_L0
0x0006       [1]    __Lib_MemManager_MM_GetMemAlign_i_L0
0x0006       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT69
0x0006       [1]    R6
0x0007       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bLength_L0
0x0007       [1]    R7
0x0007       [1]    __Lib_TFT_16bit_JPEG_GenerateHuffmanTables_bLength_L0
0x0008       [1]    __Lib_TFT_16bit_JPEG_GenerateHuffmanTables_bTable_L0
0x0008       [1]    R8
0x0008       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bTable_L0
0x0009       [4]    __Lib_MmcFat16_f16_toLong_l_L0
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [4]    _UART_Rd_Ptr
0x0019       [4]    _UART_Wr_Ptr
0x001D       [4]    _UART_Tx_Idle_Ptr
0x0021       [4]    _UART_Rdy_Ptr
0x0025       [1]    main_ucStatus_inc_L0
0x0026      [10]    main_ucMask_L0
0x0030       [2]    main_uiContador_L0
0x0032       [2]    main_uiValor_L0
0x0034       [1]    FARG_UART1_Write_data_
0x0F80       [1]    PORTA
0x0F81       [1]    PORTB
0x0F83       [1]    PORTD
0x0F92       [1]    TRISA
0x0F93       [1]    TRISB
0x0F94       [0]    TRISC6_bit
0x0F94       [0]    TRISC7_bit
0x0F95       [1]    TRISD
0x0F9E       [1]    PIR1
0x0FAB       [1]    RCSTA
0x0FAC       [1]    TXSTA
0x0FAD       [1]    TXREG
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB0       [1]    SPBRGH
0x0FB8       [1]    BAUDCON
0x0FC1       [1]    ADCON1
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
