{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 10:39:46 2017 " "Info: Processing started: Sun May 14 10:39:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proc -c proc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "proc EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design proc" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 1646 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "134 134 " "Critical Warning: No exact pin location assignment(s) for 134 pins of 134 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZF " "Info: Pin ZF not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ZF } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 456 936 1112 472 "ZF" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 718 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SF " "Info: Pin SF not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SF } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 472 936 1112 488 "SF" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 719 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESSBUS\[7\] " "Info: Pin ADDRESSBUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESSBUS[7] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 584 -112 64 600 "ADDRESSBUS\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESSBUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 594 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESSBUS\[6\] " "Info: Pin ADDRESSBUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESSBUS[6] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 584 -112 64 600 "ADDRESSBUS\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESSBUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 595 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESSBUS\[5\] " "Info: Pin ADDRESSBUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESSBUS[5] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 584 -112 64 600 "ADDRESSBUS\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESSBUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 596 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESSBUS\[4\] " "Info: Pin ADDRESSBUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESSBUS[4] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 584 -112 64 600 "ADDRESSBUS\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESSBUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 597 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESSBUS\[3\] " "Info: Pin ADDRESSBUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESSBUS[3] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 584 -112 64 600 "ADDRESSBUS\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESSBUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 598 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESSBUS\[2\] " "Info: Pin ADDRESSBUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESSBUS[2] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 584 -112 64 600 "ADDRESSBUS\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESSBUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 599 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESSBUS\[1\] " "Info: Pin ADDRESSBUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESSBUS[1] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 584 -112 64 600 "ADDRESSBUS\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESSBUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 600 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESSBUS\[0\] " "Info: Pin ADDRESSBUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESSBUS[0] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 584 -112 64 600 "ADDRESSBUS\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESSBUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 601 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATABUS2\[7\] " "Info: Pin DATABUS2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATABUS2[7] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 176 512 688 192 "DATABUS2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATABUS2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 634 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATABUS2\[6\] " "Info: Pin DATABUS2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATABUS2[6] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 176 512 688 192 "DATABUS2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATABUS2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 635 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATABUS2\[5\] " "Info: Pin DATABUS2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATABUS2[5] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 176 512 688 192 "DATABUS2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATABUS2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 636 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATABUS2\[4\] " "Info: Pin DATABUS2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATABUS2[4] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 176 512 688 192 "DATABUS2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATABUS2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 637 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATABUS2\[3\] " "Info: Pin DATABUS2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATABUS2[3] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 176 512 688 192 "DATABUS2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATABUS2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 638 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATABUS2\[2\] " "Info: Pin DATABUS2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATABUS2[2] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 176 512 688 192 "DATABUS2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATABUS2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 639 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATABUS2\[1\] " "Info: Pin DATABUS2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATABUS2[1] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 176 512 688 192 "DATABUS2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATABUS2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 640 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATABUS2\[0\] " "Info: Pin DATABUS2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATABUS2[0] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 176 512 688 192 "DATABUS2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATABUS2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 641 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[23\] " "Info: Pin fromROM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[23] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 673 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[22\] " "Info: Pin fromROM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[22] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 674 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[21\] " "Info: Pin fromROM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[21] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 675 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[20\] " "Info: Pin fromROM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[20] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 676 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[19\] " "Info: Pin fromROM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[19] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 677 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[18\] " "Info: Pin fromROM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[18] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 678 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[17\] " "Info: Pin fromROM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[17] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 679 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[16\] " "Info: Pin fromROM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[16] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 680 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[15\] " "Info: Pin fromROM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[15] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 681 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[14\] " "Info: Pin fromROM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[14] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 682 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[13\] " "Info: Pin fromROM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[13] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 683 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[12\] " "Info: Pin fromROM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[12] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 684 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[11\] " "Info: Pin fromROM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[11] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 685 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[10\] " "Info: Pin fromROM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[10] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 686 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[9\] " "Info: Pin fromROM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[9] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 687 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[8\] " "Info: Pin fromROM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[8] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 688 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[7\] " "Info: Pin fromROM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[7] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 689 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[6\] " "Info: Pin fromROM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[6] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 690 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[5\] " "Info: Pin fromROM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[5] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 691 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[4\] " "Info: Pin fromROM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[4] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 692 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[3\] " "Info: Pin fromROM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[3] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 693 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[2\] " "Info: Pin fromROM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[2] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 694 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[1\] " "Info: Pin fromROM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[1] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 695 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromROM\[0\] " "Info: Pin fromROM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[0] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 696 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SR1 " "Info: Pin SR1 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SR1 } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 248 936 1112 264 "SR1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 713 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROLBUS\[7\] " "Info: Pin CONTROLBUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CONTROLBUS[7] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 640 -96 80 656 "CONTROLBUS\[7..0\]" "" } { 176 100 216 192 "CONTROLBUS\[0\]" "" } { 208 104 216 224 "CONTROLBUS\[4\]" "" } { 240 104 216 256 "CONTROLBUS\[1\]" "" } { 256 104 216 272 "CONTROLBUS\[2\]" "" } { 272 104 216 288 "CONTROLBUS\[3\]" "" } { 304 104 216 320 "CONTROLBUS\[5\]" "" } { 224 104 216 240 "CONTROLBUS\[7\]" "" } { 624 104 880 648 "CONTROLBUS\[7..0\]" "" } { 288 104 216 304 "CONTROLBUS\[6\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROLBUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 586 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROLBUS\[6\] " "Info: Pin CONTROLBUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CONTROLBUS[6] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 640 -96 80 656 "CONTROLBUS\[7..0\]" "" } { 176 100 216 192 "CONTROLBUS\[0\]" "" } { 208 104 216 224 "CONTROLBUS\[4\]" "" } { 240 104 216 256 "CONTROLBUS\[1\]" "" } { 256 104 216 272 "CONTROLBUS\[2\]" "" } { 272 104 216 288 "CONTROLBUS\[3\]" "" } { 304 104 216 320 "CONTROLBUS\[5\]" "" } { 224 104 216 240 "CONTROLBUS\[7\]" "" } { 624 104 880 648 "CONTROLBUS\[7..0\]" "" } { 288 104 216 304 "CONTROLBUS\[6\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROLBUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 587 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROLBUS\[5\] " "Info: Pin CONTROLBUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CONTROLBUS[5] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 640 -96 80 656 "CONTROLBUS\[7..0\]" "" } { 176 100 216 192 "CONTROLBUS\[0\]" "" } { 208 104 216 224 "CONTROLBUS\[4\]" "" } { 240 104 216 256 "CONTROLBUS\[1\]" "" } { 256 104 216 272 "CONTROLBUS\[2\]" "" } { 272 104 216 288 "CONTROLBUS\[3\]" "" } { 304 104 216 320 "CONTROLBUS\[5\]" "" } { 224 104 216 240 "CONTROLBUS\[7\]" "" } { 624 104 880 648 "CONTROLBUS\[7..0\]" "" } { 288 104 216 304 "CONTROLBUS\[6\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROLBUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 588 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROLBUS\[4\] " "Info: Pin CONTROLBUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CONTROLBUS[4] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 640 -96 80 656 "CONTROLBUS\[7..0\]" "" } { 176 100 216 192 "CONTROLBUS\[0\]" "" } { 208 104 216 224 "CONTROLBUS\[4\]" "" } { 240 104 216 256 "CONTROLBUS\[1\]" "" } { 256 104 216 272 "CONTROLBUS\[2\]" "" } { 272 104 216 288 "CONTROLBUS\[3\]" "" } { 304 104 216 320 "CONTROLBUS\[5\]" "" } { 224 104 216 240 "CONTROLBUS\[7\]" "" } { 624 104 880 648 "CONTROLBUS\[7..0\]" "" } { 288 104 216 304 "CONTROLBUS\[6\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROLBUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 589 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROLBUS\[3\] " "Info: Pin CONTROLBUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CONTROLBUS[3] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 640 -96 80 656 "CONTROLBUS\[7..0\]" "" } { 176 100 216 192 "CONTROLBUS\[0\]" "" } { 208 104 216 224 "CONTROLBUS\[4\]" "" } { 240 104 216 256 "CONTROLBUS\[1\]" "" } { 256 104 216 272 "CONTROLBUS\[2\]" "" } { 272 104 216 288 "CONTROLBUS\[3\]" "" } { 304 104 216 320 "CONTROLBUS\[5\]" "" } { 224 104 216 240 "CONTROLBUS\[7\]" "" } { 624 104 880 648 "CONTROLBUS\[7..0\]" "" } { 288 104 216 304 "CONTROLBUS\[6\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROLBUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 590 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROLBUS\[2\] " "Info: Pin CONTROLBUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CONTROLBUS[2] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 640 -96 80 656 "CONTROLBUS\[7..0\]" "" } { 176 100 216 192 "CONTROLBUS\[0\]" "" } { 208 104 216 224 "CONTROLBUS\[4\]" "" } { 240 104 216 256 "CONTROLBUS\[1\]" "" } { 256 104 216 272 "CONTROLBUS\[2\]" "" } { 272 104 216 288 "CONTROLBUS\[3\]" "" } { 304 104 216 320 "CONTROLBUS\[5\]" "" } { 224 104 216 240 "CONTROLBUS\[7\]" "" } { 624 104 880 648 "CONTROLBUS\[7..0\]" "" } { 288 104 216 304 "CONTROLBUS\[6\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROLBUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 591 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROLBUS\[1\] " "Info: Pin CONTROLBUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CONTROLBUS[1] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 640 -96 80 656 "CONTROLBUS\[7..0\]" "" } { 176 100 216 192 "CONTROLBUS\[0\]" "" } { 208 104 216 224 "CONTROLBUS\[4\]" "" } { 240 104 216 256 "CONTROLBUS\[1\]" "" } { 256 104 216 272 "CONTROLBUS\[2\]" "" } { 272 104 216 288 "CONTROLBUS\[3\]" "" } { 304 104 216 320 "CONTROLBUS\[5\]" "" } { 224 104 216 240 "CONTROLBUS\[7\]" "" } { 624 104 880 648 "CONTROLBUS\[7..0\]" "" } { 288 104 216 304 "CONTROLBUS\[6\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROLBUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 592 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROLBUS\[0\] " "Info: Pin CONTROLBUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CONTROLBUS[0] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 640 -96 80 656 "CONTROLBUS\[7..0\]" "" } { 176 100 216 192 "CONTROLBUS\[0\]" "" } { 208 104 216 224 "CONTROLBUS\[4\]" "" } { 240 104 216 256 "CONTROLBUS\[1\]" "" } { 256 104 216 272 "CONTROLBUS\[2\]" "" } { 272 104 216 288 "CONTROLBUS\[3\]" "" } { 304 104 216 320 "CONTROLBUS\[5\]" "" } { 224 104 216 240 "CONTROLBUS\[7\]" "" } { 624 104 880 648 "CONTROLBUS\[7..0\]" "" } { 288 104 216 304 "CONTROLBUS\[6\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROLBUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 593 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SR2 " "Info: Pin SR2 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SR2 } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 264 936 1112 280 "SR2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 715 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SR1A " "Info: Pin SR1A not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SR1A } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 280 936 1112 296 "SR1A" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR1A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 716 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SR2D " "Info: Pin SR2D not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SR2D } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 296 936 1112 312 "SR2D" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR2D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 717 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AX\[7\] " "Info: Pin AX\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { AX[7] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 360 936 1112 376 "AX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 602 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AX\[6\] " "Info: Pin AX\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { AX[6] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 360 936 1112 376 "AX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 603 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AX\[5\] " "Info: Pin AX\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { AX[5] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 360 936 1112 376 "AX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 604 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AX\[4\] " "Info: Pin AX\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { AX[4] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 360 936 1112 376 "AX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 605 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AX\[3\] " "Info: Pin AX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { AX[3] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 360 936 1112 376 "AX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 606 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AX\[2\] " "Info: Pin AX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { AX[2] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 360 936 1112 376 "AX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 607 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AX\[1\] " "Info: Pin AX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { AX[1] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 360 936 1112 376 "AX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 608 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AX\[0\] " "Info: Pin AX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { AX[0] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 360 936 1112 376 "AX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 609 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BX\[7\] " "Info: Pin BX\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { BX[7] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 376 936 1112 392 "BX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 610 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BX\[6\] " "Info: Pin BX\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { BX[6] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 376 936 1112 392 "BX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 611 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BX\[5\] " "Info: Pin BX\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { BX[5] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 376 936 1112 392 "BX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 612 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BX\[4\] " "Info: Pin BX\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { BX[4] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 376 936 1112 392 "BX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 613 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BX\[3\] " "Info: Pin BX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { BX[3] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 376 936 1112 392 "BX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 614 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BX\[2\] " "Info: Pin BX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { BX[2] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 376 936 1112 392 "BX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 615 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BX\[1\] " "Info: Pin BX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { BX[1] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 376 936 1112 392 "BX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 616 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BX\[0\] " "Info: Pin BX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { BX[0] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 376 936 1112 392 "BX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 617 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CX\[7\] " "Info: Pin CX\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CX[7] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 392 936 1112 408 "CX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 618 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CX\[6\] " "Info: Pin CX\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CX[6] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 392 936 1112 408 "CX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 619 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CX\[5\] " "Info: Pin CX\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CX[5] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 392 936 1112 408 "CX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 620 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CX\[4\] " "Info: Pin CX\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CX[4] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 392 936 1112 408 "CX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 621 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CX\[3\] " "Info: Pin CX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CX[3] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 392 936 1112 408 "CX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 622 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CX\[2\] " "Info: Pin CX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CX[2] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 392 936 1112 408 "CX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 623 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CX\[1\] " "Info: Pin CX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CX[1] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 392 936 1112 408 "CX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 624 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CX\[0\] " "Info: Pin CX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CX[0] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 392 936 1112 408 "CX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 625 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATABUS1\[7\] " "Info: Pin DATABUS1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATABUS1[7] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 544 960 1136 560 "DATABUS1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATABUS1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 626 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATABUS1\[6\] " "Info: Pin DATABUS1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATABUS1[6] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 544 960 1136 560 "DATABUS1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATABUS1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 627 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATABUS1\[5\] " "Info: Pin DATABUS1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATABUS1[5] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 544 960 1136 560 "DATABUS1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATABUS1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 628 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATABUS1\[4\] " "Info: Pin DATABUS1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATABUS1[4] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 544 960 1136 560 "DATABUS1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATABUS1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 629 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATABUS1\[3\] " "Info: Pin DATABUS1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATABUS1[3] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 544 960 1136 560 "DATABUS1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATABUS1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 630 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATABUS1\[2\] " "Info: Pin DATABUS1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATABUS1[2] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 544 960 1136 560 "DATABUS1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATABUS1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 631 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATABUS1\[1\] " "Info: Pin DATABUS1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATABUS1[1] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 544 960 1136 560 "DATABUS1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATABUS1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 632 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATABUS1\[0\] " "Info: Pin DATABUS1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATABUS1[0] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 544 960 1136 560 "DATABUS1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATABUS1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 633 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSROUT\[7\] " "Info: Pin DSROUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DSROUT[7] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 312 936 1112 328 "DSROUT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSROUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 642 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSROUT\[6\] " "Info: Pin DSROUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DSROUT[6] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 312 936 1112 328 "DSROUT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSROUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 643 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSROUT\[5\] " "Info: Pin DSROUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DSROUT[5] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 312 936 1112 328 "DSROUT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSROUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 644 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSROUT\[4\] " "Info: Pin DSROUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DSROUT[4] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 312 936 1112 328 "DSROUT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSROUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 645 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSROUT\[3\] " "Info: Pin DSROUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DSROUT[3] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 312 936 1112 328 "DSROUT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSROUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 646 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSROUT\[2\] " "Info: Pin DSROUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DSROUT[2] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 312 936 1112 328 "DSROUT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSROUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 647 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSROUT\[1\] " "Info: Pin DSROUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DSROUT[1] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 312 936 1112 328 "DSROUT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSROUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 648 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSROUT\[0\] " "Info: Pin DSROUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DSROUT[0] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 312 936 1112 328 "DSROUT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSROUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 649 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[7\] " "Info: Pin DX\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DX[7] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 408 936 1112 424 "DX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 650 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[6\] " "Info: Pin DX\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DX[6] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 408 936 1112 424 "DX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 651 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[5\] " "Info: Pin DX\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DX[5] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 408 936 1112 424 "DX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 652 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[4\] " "Info: Pin DX\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DX[4] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 408 936 1112 424 "DX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 653 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[3\] " "Info: Pin DX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DX[3] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 408 936 1112 424 "DX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 654 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[2\] " "Info: Pin DX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DX[2] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 408 936 1112 424 "DX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 655 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[1\] " "Info: Pin DX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DX[1] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 408 936 1112 424 "DX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 656 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[0\] " "Info: Pin DX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DX[0] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 408 936 1112 424 "DX\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 657 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromCtr\[6\] " "Info: Pin fromCtr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromCtr[6] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 144 512 688 160 "fromCtr\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromCtr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 658 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromCtr\[5\] " "Info: Pin fromCtr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromCtr[5] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 144 512 688 160 "fromCtr\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromCtr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 659 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromCtr\[4\] " "Info: Pin fromCtr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromCtr[4] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 144 512 688 160 "fromCtr\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromCtr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 660 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromCtr\[3\] " "Info: Pin fromCtr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromCtr[3] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 144 512 688 160 "fromCtr\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromCtr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 661 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromCtr\[2\] " "Info: Pin fromCtr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromCtr[2] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 144 512 688 160 "fromCtr\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromCtr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 662 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromCtr\[1\] " "Info: Pin fromCtr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromCtr[1] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 144 512 688 160 "fromCtr\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromCtr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 663 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromCtr\[0\] " "Info: Pin fromCtr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromCtr[0] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 144 512 688 160 "fromCtr\[6..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromCtr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 664 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromRAM\[7\] " "Info: Pin fromRAM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromRAM[7] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 192 512 688 208 "fromRAM\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromRAM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 665 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromRAM\[6\] " "Info: Pin fromRAM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromRAM[6] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 192 512 688 208 "fromRAM\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromRAM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 666 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromRAM\[5\] " "Info: Pin fromRAM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromRAM[5] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 192 512 688 208 "fromRAM\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromRAM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 667 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromRAM\[4\] " "Info: Pin fromRAM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromRAM[4] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 192 512 688 208 "fromRAM\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromRAM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 668 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromRAM\[3\] " "Info: Pin fromRAM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromRAM[3] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 192 512 688 208 "fromRAM\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromRAM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 669 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromRAM\[2\] " "Info: Pin fromRAM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromRAM[2] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 192 512 688 208 "fromRAM\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromRAM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 670 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromRAM\[1\] " "Info: Pin fromRAM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromRAM[1] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 192 512 688 208 "fromRAM\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromRAM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 671 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fromRAM\[0\] " "Info: Pin fromRAM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromRAM[0] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 192 512 688 208 "fromRAM\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromRAM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 672 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[7\] " "Info: Pin S1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S1[7] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 328 936 1112 344 "S1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 697 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[6\] " "Info: Pin S1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S1[6] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 328 936 1112 344 "S1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 698 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[5\] " "Info: Pin S1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S1[5] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 328 936 1112 344 "S1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 699 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[4\] " "Info: Pin S1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S1[4] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 328 936 1112 344 "S1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 700 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[3\] " "Info: Pin S1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S1[3] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 328 936 1112 344 "S1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 701 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[2\] " "Info: Pin S1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S1[2] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 328 936 1112 344 "S1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 702 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[1\] " "Info: Pin S1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S1[1] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 328 936 1112 344 "S1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 703 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[0\] " "Info: Pin S1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S1[0] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 328 936 1112 344 "S1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 704 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[7\] " "Info: Pin S2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S2[7] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 344 936 1112 360 "S2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 705 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[6\] " "Info: Pin S2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S2[6] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 344 936 1112 360 "S2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 706 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[5\] " "Info: Pin S2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S2[5] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 344 936 1112 360 "S2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 707 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[4\] " "Info: Pin S2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S2[4] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 344 936 1112 360 "S2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 708 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[3\] " "Info: Pin S2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S2[3] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 344 936 1112 360 "S2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 709 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[2\] " "Info: Pin S2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S2[2] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 344 936 1112 360 "S2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 710 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[1\] " "Info: Pin S2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S2[1] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 344 936 1112 360 "S2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 711 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[0\] " "Info: Pin S2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { S2[0] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 344 936 1112 360 "S2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 712 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 112 -40 128 128 "clk" "" } { 224 592 616 240 "clk" "" } { 192 192 216 208 "clk" "" } { 104 208 288 120 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 714 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst8\|ControlUnit:inst\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst8\|ControlUnit:inst\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_s3i.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|ControlUnit:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 521 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst8\|ControlUnit:inst\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst8\|ControlUnit:inst\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_s3i.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|ControlUnit:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 523 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst8\|ControlUnit:inst\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CPU:inst8\|ControlUnit:inst\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_s3i.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|ControlUnit:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 525 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst8\|ControlUnit:inst\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst8\|ControlUnit:inst\|lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_s3i.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|ControlUnit:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 527 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst8\|ControlUnit:inst\|inst16~0 " "Info: Destination node CPU:inst8\|ControlUnit:inst\|inst16~0" {  } { { "ControlUnit.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/ControlUnit.bdf" { { 264 1016 1080 312 "inst16" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|ControlUnit:inst|inst16~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 981 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst8\|ControlUnit:inst\|inst15 " "Info: Destination node CPU:inst8\|ControlUnit:inst\|inst15" {  } { { "ControlUnit.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/ControlUnit.bdf" { { 408 720 784 456 "inst15" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|ControlUnit:inst|inst15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 553 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst8\|ControlUnit:inst\|inst12~0 " "Info: Destination node CPU:inst8\|ControlUnit:inst\|inst12~0" {  } { { "ControlUnit.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/ControlUnit.bdf" { { 360 720 784 408 "inst12" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|ControlUnit:inst|inst12~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 989 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst8\|ControlUnit:inst\|inst9~0 " "Info: Destination node CPU:inst8\|ControlUnit:inst\|inst9~0" {  } { { "ControlUnit.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/ControlUnit.bdf" { { 312 720 784 360 "inst9" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|ControlUnit:inst|inst9~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 991 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst8\|ControlUnit:inst\|inst7~0 " "Info: Destination node CPU:inst8\|ControlUnit:inst\|inst7~0" {  } { { "ControlUnit.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/ControlUnit.bdf" { { 216 720 784 264 "inst7" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|ControlUnit:inst|inst7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 992 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst8\|ControlUnit:inst\|inst5~0 " "Info: Destination node CPU:inst8\|ControlUnit:inst\|inst5~0" {  } { { "ControlUnit.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/ControlUnit.bdf" { { 168 720 784 216 "inst5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|ControlUnit:inst|inst5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 993 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 112 -40 128 128 "clk" "" } { 224 592 616 240 "clk" "" } { 192 192 216 208 "clk" "" } { 104 208 288 120 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 714 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst8\|ControlUnit:inst\|inst5~0  " "Info: Automatically promoted node CPU:inst8\|ControlUnit:inst\|inst5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fromROM\[23\] " "Info: Destination node fromROM\[23\]" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[23] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 673 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fromROM\[22\] " "Info: Destination node fromROM\[22\]" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[22] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 674 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fromROM\[21\] " "Info: Destination node fromROM\[21\]" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[21] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 675 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fromROM\[20\] " "Info: Destination node fromROM\[20\]" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[20] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 676 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fromROM\[19\] " "Info: Destination node fromROM\[19\]" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[19] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 677 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fromROM\[18\] " "Info: Destination node fromROM\[18\]" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[18] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 678 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fromROM\[17\] " "Info: Destination node fromROM\[17\]" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[17] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 679 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fromROM\[16\] " "Info: Destination node fromROM\[16\]" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[16] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 680 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fromROM\[15\] " "Info: Destination node fromROM\[15\]" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[15] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 681 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fromROM\[14\] " "Info: Destination node fromROM\[14\]" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { fromROM[14] } } } { "proc.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/proc.bdf" { { 160 512 688 176 "fromROM\[23..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fromROM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 682 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnit.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/ControlUnit.bdf" { { 168 720 784 216 "inst5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|ControlUnit:inst|inst5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 993 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst8\|ControlUnit:inst\|inst29~0  " "Info: Automatically promoted node CPU:inst8\|ControlUnit:inst\|inst29~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/ControlUnit.bdf" { { 384 1688 1752 432 "inst29" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|ControlUnit:inst|inst29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 1069 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst8\|ControlUnit:inst\|inst56  " "Info: Automatically promoted node CPU:inst8\|ControlUnit:inst\|inst56 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ControlUnit.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/ControlUnit.bdf" { { 968 2264 2328 1048 "inst56" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|ControlUnit:inst|inst56 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 563 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode108w\[3\]  " "Info: Automatically promoted node CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode108w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/decode_ltf.tdf" 34 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|registers:inst14|reg_select:inst18|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode108w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 483 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode119w\[3\]  " "Info: Automatically promoted node CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode119w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/decode_ltf.tdf" 35 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|registers:inst14|reg_select:inst18|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode119w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 484 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode129w\[3\]  " "Info: Automatically promoted node CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode129w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/decode_ltf.tdf" 36 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|registers:inst14|reg_select:inst18|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 485 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode12w\[3\]  " "Info: Automatically promoted node CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode12w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/decode_ltf.tdf" 37 12 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|registers:inst14|reg_select:inst18|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 486 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode139w\[3\]  " "Info: Automatically promoted node CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode139w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/decode_ltf.tdf" 38 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|registers:inst14|reg_select:inst18|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode139w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 487 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode149w\[3\]  " "Info: Automatically promoted node CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode149w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/decode_ltf.tdf" 39 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|registers:inst14|reg_select:inst18|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode149w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 488 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode159w\[3\]  " "Info: Automatically promoted node CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode159w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/decode_ltf.tdf" 40 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|registers:inst14|reg_select:inst18|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode159w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 489 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode169w\[3\]  " "Info: Automatically promoted node CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode169w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/decode_ltf.tdf" 41 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|registers:inst14|reg_select:inst18|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode169w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 490 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\]  " "Info: Automatically promoted node CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/decode_ltf.tdf" 42 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|registers:inst14|reg_select:inst18|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 491 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]  " "Info: Automatically promoted node CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/decode_ltf.tdf" 43 12 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|registers:inst14|reg_select:inst18|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 492 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode39w\[3\]  " "Info: Automatically promoted node CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode39w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/decode_ltf.tdf" 44 12 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|registers:inst14|reg_select:inst18|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 493 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode59w\[3\]  " "Info: Automatically promoted node CPU:inst8\|registers:inst14\|reg_select:inst18\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode59w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_ltf.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/decode_ltf.tdf" 47 12 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|registers:inst14|reg_select:inst18|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/" 0 { } { { 0 { 0 ""} 0 496 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "133 unused 3.3V 0 133 0 " "Info: Number of I/O pins in group: 133 (unused VREF, 3.3V VCCIO, 0 input, 133 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.228 ns register memory " "Info: Estimated most critical path is register to memory delay of 3.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst8\|registers:inst14\|register:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LAB_X21_Y16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y16; Fanout = 3; REG Node = 'CPU:inst8\|registers:inst14\|register:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst8|registers:inst14|register:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.046 ns) + CELL(0.357 ns) 0.403 ns CPU:inst8\|FR:inst1\|lpm_compare2:inst\|lpm_compare:lpm_compare_component\|cmpr_qni:auto_generated\|aneb_result_wire\[0\]~1 2 COMB LAB_X21_Y16 2 " "Info: 2: + IC(0.046 ns) + CELL(0.357 ns) = 0.403 ns; Loc. = LAB_X21_Y16; Fanout = 2; COMB Node = 'CPU:inst8\|FR:inst1\|lpm_compare2:inst\|lpm_compare:lpm_compare_component\|cmpr_qni:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { CPU:inst8|registers:inst14|register:inst3|lpm_ff:lpm_ff_component|dffs[0] CPU:inst8|FR:inst1|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_qni:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_qni.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/cmpr_qni.tdf" 29 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.272 ns) 1.403 ns CPU:inst8\|ControlUnit:inst\|inst69~2 3 COMB LAB_X18_Y14 13 " "Info: 3: + IC(0.728 ns) + CELL(0.272 ns) = 1.403 ns; Loc. = LAB_X18_Y14; Fanout = 13; COMB Node = 'CPU:inst8\|ControlUnit:inst\|inst69~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { CPU:inst8|FR:inst1|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_qni:auto_generated|aneb_result_wire[0]~1 CPU:inst8|ControlUnit:inst|inst69~2 } "NODE_NAME" } } { "ControlUnit.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/ControlUnit.bdf" { { 1128 2264 2328 1176 "inst69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 1.804 ns CPU:inst8\|inst19 4 COMB LAB_X18_Y14 22 " "Info: 4: + IC(0.023 ns) + CELL(0.378 ns) = 1.804 ns; Loc. = LAB_X18_Y14; Fanout = 22; COMB Node = 'CPU:inst8\|inst19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CPU:inst8|ControlUnit:inst|inst69~2 CPU:inst8|inst19 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/Univer/3_course/—Ë‘Œ/Courser/proc/CPU.bdf" { { 216 1432 1496 264 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.378 ns) 2.578 ns CPU:inst8\|lpm_bustri1:inst36\|lpm_bustri:lpm_bustri_component\|dout\[4\]~11 5 COMB LAB_X18_Y15 9 " "Info: 5: + IC(0.396 ns) + CELL(0.378 ns) = 2.578 ns; Loc. = LAB_X18_Y15; Fanout = 9; COMB Node = 'CPU:inst8\|lpm_bustri1:inst36\|lpm_bustri:lpm_bustri_component\|dout\[4\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { CPU:inst8|inst19 CPU:inst8|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[4]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.131 ns) 3.228 ns mem:inst\|lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_fhc1:auto_generated\|ram_block1a1~porta_address_reg4 6 MEM M4K_X20_Y15 1 " "Info: 6: + IC(0.519 ns) + CELL(0.131 ns) = 3.228 ns; Loc. = M4K_X20_Y15; Fanout = 1; MEM Node = 'mem:inst\|lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_fhc1:auto_generated\|ram_block1a1~porta_address_reg4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { CPU:inst8|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[4]~11 mem:inst|lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_fhc1:auto_generated|ram_block1a1~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_fhc1.tdf" "" { Text "D:/Univer/3_course/—Ë‘Œ/Courser/proc/db/altsyncram_fhc1.tdf" 57 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 46.96 % ) " "Info: Total cell delay = 1.516 ns ( 46.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.712 ns ( 53.04 % ) " "Info: Total interconnect delay = 1.712 ns ( 53.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.228 ns" { CPU:inst8|registers:inst14|register:inst3|lpm_ff:lpm_ff_component|dffs[0] CPU:inst8|FR:inst1|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_qni:auto_generated|aneb_result_wire[0]~1 CPU:inst8|ControlUnit:inst|inst69~2 CPU:inst8|inst19 CPU:inst8|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[4]~11 mem:inst|lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_fhc1:auto_generated|ram_block1a1~porta_address_reg4 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 1645 " "Info: 1 (of 1645) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "133 " "Warning: Found 133 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ZF 0 " "Info: Pin \"ZF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SF 0 " "Info: Pin \"SF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESSBUS\[7\] 0 " "Info: Pin \"ADDRESSBUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESSBUS\[6\] 0 " "Info: Pin \"ADDRESSBUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESSBUS\[5\] 0 " "Info: Pin \"ADDRESSBUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESSBUS\[4\] 0 " "Info: Pin \"ADDRESSBUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESSBUS\[3\] 0 " "Info: Pin \"ADDRESSBUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESSBUS\[2\] 0 " "Info: Pin \"ADDRESSBUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESSBUS\[1\] 0 " "Info: Pin \"ADDRESSBUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESSBUS\[0\] 0 " "Info: Pin \"ADDRESSBUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS2\[7\] 0 " "Info: Pin \"DATABUS2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS2\[6\] 0 " "Info: Pin \"DATABUS2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS2\[5\] 0 " "Info: Pin \"DATABUS2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS2\[4\] 0 " "Info: Pin \"DATABUS2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS2\[3\] 0 " "Info: Pin \"DATABUS2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS2\[2\] 0 " "Info: Pin \"DATABUS2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS2\[1\] 0 " "Info: Pin \"DATABUS2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS2\[0\] 0 " "Info: Pin \"DATABUS2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[23\] 0 " "Info: Pin \"fromROM\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[22\] 0 " "Info: Pin \"fromROM\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[21\] 0 " "Info: Pin \"fromROM\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[20\] 0 " "Info: Pin \"fromROM\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[19\] 0 " "Info: Pin \"fromROM\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[18\] 0 " "Info: Pin \"fromROM\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[17\] 0 " "Info: Pin \"fromROM\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[16\] 0 " "Info: Pin \"fromROM\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[15\] 0 " "Info: Pin \"fromROM\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[14\] 0 " "Info: Pin \"fromROM\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[13\] 0 " "Info: Pin \"fromROM\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[12\] 0 " "Info: Pin \"fromROM\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[11\] 0 " "Info: Pin \"fromROM\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[10\] 0 " "Info: Pin \"fromROM\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[9\] 0 " "Info: Pin \"fromROM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[8\] 0 " "Info: Pin \"fromROM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[7\] 0 " "Info: Pin \"fromROM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[6\] 0 " "Info: Pin \"fromROM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[5\] 0 " "Info: Pin \"fromROM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[4\] 0 " "Info: Pin \"fromROM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[3\] 0 " "Info: Pin \"fromROM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[2\] 0 " "Info: Pin \"fromROM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[1\] 0 " "Info: Pin \"fromROM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromROM\[0\] 0 " "Info: Pin \"fromROM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SR1 0 " "Info: Pin \"SR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROLBUS\[7\] 0 " "Info: Pin \"CONTROLBUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROLBUS\[6\] 0 " "Info: Pin \"CONTROLBUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROLBUS\[5\] 0 " "Info: Pin \"CONTROLBUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROLBUS\[4\] 0 " "Info: Pin \"CONTROLBUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROLBUS\[3\] 0 " "Info: Pin \"CONTROLBUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROLBUS\[2\] 0 " "Info: Pin \"CONTROLBUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROLBUS\[1\] 0 " "Info: Pin \"CONTROLBUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROLBUS\[0\] 0 " "Info: Pin \"CONTROLBUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SR2 0 " "Info: Pin \"SR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SR1A 0 " "Info: Pin \"SR1A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SR2D 0 " "Info: Pin \"SR2D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AX\[7\] 0 " "Info: Pin \"AX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AX\[6\] 0 " "Info: Pin \"AX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AX\[5\] 0 " "Info: Pin \"AX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AX\[4\] 0 " "Info: Pin \"AX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AX\[3\] 0 " "Info: Pin \"AX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AX\[2\] 0 " "Info: Pin \"AX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AX\[1\] 0 " "Info: Pin \"AX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AX\[0\] 0 " "Info: Pin \"AX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BX\[7\] 0 " "Info: Pin \"BX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BX\[6\] 0 " "Info: Pin \"BX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BX\[5\] 0 " "Info: Pin \"BX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BX\[4\] 0 " "Info: Pin \"BX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BX\[3\] 0 " "Info: Pin \"BX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BX\[2\] 0 " "Info: Pin \"BX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BX\[1\] 0 " "Info: Pin \"BX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BX\[0\] 0 " "Info: Pin \"BX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CX\[7\] 0 " "Info: Pin \"CX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CX\[6\] 0 " "Info: Pin \"CX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CX\[5\] 0 " "Info: Pin \"CX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CX\[4\] 0 " "Info: Pin \"CX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CX\[3\] 0 " "Info: Pin \"CX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CX\[2\] 0 " "Info: Pin \"CX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CX\[1\] 0 " "Info: Pin \"CX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CX\[0\] 0 " "Info: Pin \"CX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS1\[7\] 0 " "Info: Pin \"DATABUS1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS1\[6\] 0 " "Info: Pin \"DATABUS1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS1\[5\] 0 " "Info: Pin \"DATABUS1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS1\[4\] 0 " "Info: Pin \"DATABUS1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS1\[3\] 0 " "Info: Pin \"DATABUS1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS1\[2\] 0 " "Info: Pin \"DATABUS1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS1\[1\] 0 " "Info: Pin \"DATABUS1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS1\[0\] 0 " "Info: Pin \"DATABUS1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSROUT\[7\] 0 " "Info: Pin \"DSROUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSROUT\[6\] 0 " "Info: Pin \"DSROUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSROUT\[5\] 0 " "Info: Pin \"DSROUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSROUT\[4\] 0 " "Info: Pin \"DSROUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSROUT\[3\] 0 " "Info: Pin \"DSROUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSROUT\[2\] 0 " "Info: Pin \"DSROUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSROUT\[1\] 0 " "Info: Pin \"DSROUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSROUT\[0\] 0 " "Info: Pin \"DSROUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DX\[7\] 0 " "Info: Pin \"DX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DX\[6\] 0 " "Info: Pin \"DX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DX\[5\] 0 " "Info: Pin \"DX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DX\[4\] 0 " "Info: Pin \"DX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DX\[3\] 0 " "Info: Pin \"DX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DX\[2\] 0 " "Info: Pin \"DX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DX\[1\] 0 " "Info: Pin \"DX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DX\[0\] 0 " "Info: Pin \"DX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromCtr\[6\] 0 " "Info: Pin \"fromCtr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromCtr\[5\] 0 " "Info: Pin \"fromCtr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromCtr\[4\] 0 " "Info: Pin \"fromCtr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromCtr\[3\] 0 " "Info: Pin \"fromCtr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromCtr\[2\] 0 " "Info: Pin \"fromCtr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromCtr\[1\] 0 " "Info: Pin \"fromCtr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromCtr\[0\] 0 " "Info: Pin \"fromCtr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromRAM\[7\] 0 " "Info: Pin \"fromRAM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromRAM\[6\] 0 " "Info: Pin \"fromRAM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromRAM\[5\] 0 " "Info: Pin \"fromRAM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromRAM\[4\] 0 " "Info: Pin \"fromRAM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromRAM\[3\] 0 " "Info: Pin \"fromRAM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromRAM\[2\] 0 " "Info: Pin \"fromRAM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromRAM\[1\] 0 " "Info: Pin \"fromRAM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fromRAM\[0\] 0 " "Info: Pin \"fromRAM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[7\] 0 " "Info: Pin \"S1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[6\] 0 " "Info: Pin \"S1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[5\] 0 " "Info: Pin \"S1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[4\] 0 " "Info: Pin \"S1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[3\] 0 " "Info: Pin \"S1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[2\] 0 " "Info: Pin \"S1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[1\] 0 " "Info: Pin \"S1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[0\] 0 " "Info: Pin \"S1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[7\] 0 " "Info: Pin \"S2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[6\] 0 " "Info: Pin \"S2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[5\] 0 " "Info: Pin \"S2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[4\] 0 " "Info: Pin \"S2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[3\] 0 " "Info: Pin \"S2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[2\] 0 " "Info: Pin \"S2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[1\] 0 " "Info: Pin \"S2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[0\] 0 " "Info: Pin \"S2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 10:39:51 2017 " "Info: Processing ended: Sun May 14 10:39:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
