Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Jan 26 22:12:12 2022
| Host         : JAMES-FLOOR4 running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_level_utilization_placed.rpt -pb top_level_utilization_placed.pb
| Design       : top_level
| Device       : xczu29dr-ffvf1760-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 1518 |     0 |          0 |    425280 |  0.36 |
|   LUT as Logic             | 1411 |     0 |          0 |    425280 |  0.33 |
|   LUT as Memory            |  107 |     0 |          0 |    213600 |  0.05 |
|     LUT as Distributed RAM |   60 |     0 |            |           |       |
|     LUT as Shift Register  |   47 |     0 |            |           |       |
| CLB Registers              | 2156 |     0 |          0 |    850560 |  0.25 |
|   Register as Flip Flop    | 2156 |     0 |          0 |    850560 |  0.25 |
|   Register as Latch        |    0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |    8 |     0 |          0 |     53160 |  0.02 |
| F7 Muxes                   |    2 |     0 |          0 |    212640 | <0.01 |
| F8 Muxes                   |    0 |     0 |          0 |    106320 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 38    |          Yes |           - |          Set |
| 85    |          Yes |           - |        Reset |
| 75    |          Yes |         Set |            - |
| 1958  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  388 |     0 |          0 |     53160 |  0.73 |
|   CLBL                                     |  162 |     0 |            |           |       |
|   CLBM                                     |  226 |     0 |            |           |       |
| LUT as Logic                               | 1411 |     0 |          0 |    425280 |  0.33 |
|   using O5 output only                     |   71 |       |            |           |       |
|   using O6 output only                     | 1024 |       |            |           |       |
|   using O5 and O6                          |  316 |       |            |           |       |
| LUT as Memory                              |  107 |     0 |          0 |    213600 |  0.05 |
|   LUT as Distributed RAM                   |   60 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    4 |       |            |           |       |
|     using O5 and O6                        |   56 |       |            |           |       |
|   LUT as Shift Register                    |   47 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   47 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
| CLB Registers                              | 2156 |     0 |          0 |    850560 |  0.25 |
|   Register driven from within the CLB      |  983 |       |            |           |       |
|   Register driven from outside the CLB     | 1173 |       |            |           |       |
|     LUT in front of the register is unused |  867 |       |            |           |       |
|     LUT in front of the register is used   |  306 |       |            |           |       |
| Unique Control Sets                        |  111 |       |          0 |    106320 |  0.10 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |      1080 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |      1080 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      2160 |  0.00 |
| URAM           |    0 |     0 |          0 |        80 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      4272 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   16 |    16 |          0 |       408 |  3.92 |
| HPIOB_M          |    8 |     8 |          0 |       144 |  5.56 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    8 |     8 |          0 |       144 |  5.56 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
| HS_ADC           |    0 |     0 |          4 |         4 |  0.00 |
| HS_DAC           |    0 |     0 |          4 |         4 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       696 |  0.29 |
|   BUFGCE             |    0 |     0 |          0 |       216 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    1 |     0 |          0 |       312 |  0.32 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| GTYE4_CHANNEL   |    1 |     1 |          0 |        16 |   6.25 |
| GTYE4_COMMON    |    1 |     0 |          0 |         4 |  25.00 |
| HSADC           |    0 |     0 |          0 |         4 |   0.00 |
| HSDAC           |    0 |     0 |          0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 1958 |            Register |
| LUT6          |  579 |                 CLB |
| LUT5          |  448 |                 CLB |
| LUT3          |  263 |                 CLB |
| LUT4          |  196 |                 CLB |
| LUT2          |  180 |                 CLB |
| RAMD32        |  102 |                 CLB |
| FDCE          |   85 |            Register |
| FDSE          |   75 |            Register |
| LUT1          |   61 |                 CLB |
| FDPE          |   38 |            Register |
| SRLC32E       |   35 |                 CLB |
| RAMS32        |   14 |                 CLB |
| SRL16E        |   12 |                 CLB |
| OBUF          |    8 |                 I/O |
| INBUF         |    8 |                 I/O |
| IBUFCTRL      |    8 |              Others |
| CARRY8        |    8 |                 CLB |
| MUXF7         |    2 |                 CLB |
| PS8           |    1 |            Advanced |
| IBUFDS_GTE4   |    1 |                 I/O |
| GTYE4_COMMON  |    1 |            Advanced |
| GTYE4_CHANNEL |    1 |            Advanced |
| BUFG_PS       |    1 |               Clock |
| BUFG_GT_SYNC  |    1 |               Clock |
| BUFG_GT       |    1 |               Clock |
+---------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| top_level_block_zynq_ultra_ps_e_0_0 |    1 |
| top_level_block_xbar_0              |    1 |
| top_level_block_proc_sys_reset_0_1  |    1 |
| top_level_block_proc_sys_reset_0_0  |    1 |
| top_level_block_gty_debug_0_1       |    1 |
| top_level_block_gpio_buffer_o_0_0   |    1 |
| top_level_block_axis_data_fifo_0_1  |    1 |
| top_level_block_axi_gpio_1_0        |    1 |
| top_level_block_axi_gpio_0_0        |    1 |
| top_level_block_auto_pc_0           |    1 |
| top_level_block_auto_ds_0           |    1 |
| gtwizard_ultrascale_0               |    1 |
+-------------------------------------+------+


