<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='jop.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: jop
    <br/>
    Created: Feb 19, 2004
    <br/>
    Updated: Sep  5, 2011
    <br/>
    SVN Updated: Mar 31, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     FPGA proven
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: GPL
   </p>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - VHDL files and and supporting tools for the design are available from OpenCores CVS.
     <br/>
     - Actual updates are now in a git repository, see
     
      http://www.jopwiki.com/Download
     
     <br/>
     - Further information can be found at
     
      http://www.jopdesign.com
     
     <br/>
     - A wiki is available at
     
      http://www.jopwiki.com/
     
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - Very small core:
     <br/>
     - about 2000 LCs - 3000 LCs (configurable)
     <br/>
     - fmax is 100 MHz in a Cyclone EP1C6
     <br/>
     - Real-time features:
     <br/>
     - architecture designed to simplify WCET analysis
     <br/>
     - cycle accurate time interrupt (not tick based)
     <br/>
     - real-time enhanced thread model
     <br/>
     - WISHBONE master
    </p>
   </div>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     JOP is the implementation of the Java Virtual Machine (JVM) as concrete machine in hardware. The design has been sucessfully implemented in low cost FPGA devices from Altera (ACEX 1K50, Cyclone) and Xilinx (Spartan II and Spartan-3).
     <br/>
     JOP is open-source under the GNU General Public License, version 3.
    </p>
   </div>
   <div id="d_Source checkout">
    <h2>
     
     
     Source checkout
    </h2>
    <p id="p_Source checkout">
     The latest version of JOP can be obtained with anonymous GIT:
     <br/>
     git clone git://www.soc.tuwien.ac.at/jop.git
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
