
---------- Begin Simulation Statistics ----------
final_tick                                  976188000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39661                       # Simulator instruction rate (inst/s)
host_mem_usage                                 859984                       # Number of bytes of host memory used
host_op_rate                                    40443                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.21                       # Real time elapsed on the host
host_tick_rate                               38715694                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000002                       # Number of instructions simulated
sim_ops                                       1019738                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000976                       # Number of seconds simulated
sim_ticks                                   976188000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.745383                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  278854                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               282397                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             84549                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            546609                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             269                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              256                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716576                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     760                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           56                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    596910                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   613004                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             84299                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     152825                       # Number of branches committed
system.cpu.commit.bw_lim_events                 21313                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         4407944                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000088                       # Number of instructions committed
system.cpu.commit.committedOps                1019824                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1285510                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.793322                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.618691                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       866596     67.41%     67.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       188662     14.68%     82.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        89916      6.99%     89.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        80349      6.25%     95.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7362      0.57%     95.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2400      0.19%     96.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         4053      0.32%     96.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        24859      1.93%     98.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        21313      1.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1285510                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  374                       # Number of function calls committed.
system.cpu.commit.int_insts                    810702                       # Number of committed integer instructions.
system.cpu.commit.loads                        256052                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           571430     56.03%     56.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6238      0.61%     56.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                7      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4094      0.40%     57.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          15846      1.55%     58.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           6163      0.60%     59.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         21987      2.16%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        21987      2.16%     63.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             22      0.00%     63.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          2070      0.20%     63.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2082      0.20%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          256052     25.11%     89.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         111727     10.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1019824                       # Class of committed instruction
system.cpu.commit.refs                         367779                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    110710                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000002                       # Number of Instructions Simulated
system.cpu.committedOps                       1019738                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.952374                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.952374                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                565120                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   254                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               278758                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                6282427                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   386677                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    790141                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  84338                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   869                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 81951                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      716576                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    600953                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1128124                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2168                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        6760555                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  169176                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.367027                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             695406                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             279627                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        3.462729                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1908227                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.620662                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.607762                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   797987     41.82%     41.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    87964      4.61%     46.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    91637      4.80%     51.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    85267      4.47%     55.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3824      0.20%     55.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2725      0.14%     56.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    89636      4.70%     60.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   178227      9.34%     70.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   570960     29.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1908227                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           44151                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84429                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   311527                       # Number of branches executed
system.cpu.iew.exec_nop                        149578                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.626923                       # Inst execution rate
system.cpu.iew.exec_refs                      1054602                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     115422                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  538981                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1099859                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 74                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               186                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               198482                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5424391                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                939180                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            472513                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3176369                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2999                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  84338                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2179                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           525                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              116                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           81                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       843807                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        86755                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        78651                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5778                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3049566                       # num instructions consuming a value
system.cpu.iew.wb_count                       2800914                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.716341                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2184528                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.434617                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2877512                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2914414                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2344852                       # number of integer regfile writes
system.cpu.ipc                               0.512197                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.512197                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                13      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2427833     66.54%     66.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6241      0.17%     66.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    12      0.00%     66.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4094      0.11%     66.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               15854      0.43%     67.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                6166      0.17%     67.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              30185      0.83%     68.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           22015      0.60%     68.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  22      0.00%     68.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               2074      0.06%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   51      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   52      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2092      0.06%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1015325     27.83%     96.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              116811      3.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3648883                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        5925                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001624                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2269     38.30%     38.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     38.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     38.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     38.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     38.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     38.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                 3081     52.00%     90.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 2      0.03%     90.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     90.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    5      0.08%     90.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     90.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     90.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     90.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.02%     90.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      5      0.08%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     90.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    223      3.76%     94.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   339      5.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3449386                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8804481                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2680692                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9165683                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5274739                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3648883                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  74                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4255067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               352                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             18                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3676261                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1908227                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.912185                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.576035                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1134790     59.47%     59.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               40648      2.13%     61.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              106979      5.61%     67.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               30664      1.61%     68.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              101978      5.34%     74.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              168155      8.81%     82.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              228469     11.97%     94.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               89568      4.69%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6976      0.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1908227                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.868943                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 205409                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             407788                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       120222                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            364211                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2053                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2065                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1099859                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              198482                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2383314                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  70292                       # number of misc regfile writes
system.cpu.numCycles                          1952378                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  540964                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1206651                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    654                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   397899                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               8807939                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                6232317                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6417256                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    860821                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  14650                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  84338                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 15958                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  5210588                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          6841776                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8247                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1925                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     26821                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             76                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           280826                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6691601                       # The number of ROB reads
system.cpu.rob.rob_writes                    11478309                       # The number of ROB writes
system.cpu.timesIdled                             444                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   181726                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  110057                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1869                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1266                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3802                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                625                       # Transaction distribution
system.membus.trans_dist::ReadExReq               698                       # Transaction distribution
system.membus.trans_dist::ReadExResp              698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           625                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           546                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        84672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   84672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1869                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1869    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1869                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2236500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6997000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    976188000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1050                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          784                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          391                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              91                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              940                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             940                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           641                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          409                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          546                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       136512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 202560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2536                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000394                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019858                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2535     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2536                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3076000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2296500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            961999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    976188000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  123                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  544                       # number of demand (read+write) hits
system.l2.demand_hits::total                      667                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 123                       # number of overall hits
system.l2.overall_hits::.cpu.data                 544                       # number of overall hits
system.l2.overall_hits::total                     667                       # number of overall hits
system.l2.demand_misses::.cpu.inst                518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                805                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1323                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               518                       # number of overall misses
system.l2.overall_misses::.cpu.data               805                       # number of overall misses
system.l2.overall_misses::total                  1323                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42839500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     63811500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        106651000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42839500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     63811500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       106651000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1349                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1990                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1349                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1990                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.808112                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.596738                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.664824                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.808112                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.596738                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.664824                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82701.737452                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79268.944099                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80613.000756                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82701.737452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79268.944099                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80613.000756                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1323                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1323                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37659001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     55761500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     93420501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37659001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     55761500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     93420501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.808112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.596738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.664824                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.808112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.596738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.664824                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72700.774131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69268.944099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70612.623583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72700.774131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69268.944099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70612.623583                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          784                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              784                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          784                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          784                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          391                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              391                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          391                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          391                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   242                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     54504500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      54504500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           940                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               940                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.742553                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.742553                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78086.676218                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78086.676218                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     47524500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     47524500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.742553                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.742553                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68086.676218                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68086.676218                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42839500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42839500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          641                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            641                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.808112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.808112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82701.737452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82701.737452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37659001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37659001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.808112                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.808112                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72700.774131                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72700.774131                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           302                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               302                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9307000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9307000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          409                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           409                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.261614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.261614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86981.308411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86981.308411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8237000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8237000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.261614                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.261614                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76981.308411                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76981.308411                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          546                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             546                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     10394000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10394000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19036.630037                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19036.630037                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    976188000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   849.990761                       # Cycle average of tags in use
system.l2.tags.total_refs                        3255                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1430                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.276224                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.282720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       489.358507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       328.349534                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.025940                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1430                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1107                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.043640                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     31838                       # Number of tag accesses
system.l2.tags.data_accesses                    31838                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    976188000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              84672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1323                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          33960672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          52776719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              86737391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     33960672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33960672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         33960672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         52776719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             86737391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000602000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2840                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1323                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1323                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     14194500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                39000750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10729.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29479.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1086                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1323                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    357.265823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.753983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.781568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           74     31.22%     31.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           55     23.21%     54.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           38     16.03%     70.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      2.11%     72.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.95%     75.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.38%     78.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.69%     80.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.11%     82.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           41     17.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          237                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  84672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   84672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        86.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     86.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     965525000                       # Total gap between requests
system.mem_ctrls.avgGap                     729799.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 33960671.509996026754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 52776719.238507337868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16327000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22673750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31519.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28166.15                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               721140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               383295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5840520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     76830000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         57378480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        326537760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          467691195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        479.099513                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    848234000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     32500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     95454000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               971040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               516120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3605700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     76830000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         44582550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        337313280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          463818690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        475.132546                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    876488250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     32500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     67199750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    976188000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       600112                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           600112                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       600112                       # number of overall hits
system.cpu.icache.overall_hits::total          600112                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          840                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            840                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          840                       # number of overall misses
system.cpu.icache.overall_misses::total           840                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     57569499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57569499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     57569499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57569499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       600952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       600952                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       600952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       600952                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001398                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001398                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001398                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001398                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 68535.117857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68535.117857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 68535.117857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68535.117857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          838                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    83.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          391                       # number of writebacks
system.cpu.icache.writebacks::total               391                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          199                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          199                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          199                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          199                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          641                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          641                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          641                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          641                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45120499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45120499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45120499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45120499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70390.794072                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70390.794072                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70390.794072                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70390.794072                       # average overall mshr miss latency
system.cpu.icache.replacements                    391                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       600112                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          600112                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          840                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           840                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     57569499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57569499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       600952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       600952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001398                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001398                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 68535.117857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68535.117857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          199                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          199                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          641                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          641                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45120499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45120499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70390.794072                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70390.794072                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    976188000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           242.165405                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              600753                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               641                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            937.212168                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   242.165405                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.945959                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.945959                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1202545                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1202545                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    976188000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    976188000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    976188000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    976188000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    976188000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1041050                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1041050                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1041074                       # number of overall hits
system.cpu.dcache.overall_hits::total         1041074                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9270                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9270                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9272                       # number of overall misses
system.cpu.dcache.overall_misses::total          9272                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    530481986                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    530481986                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    530481986                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    530481986                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1050320                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1050320                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1050346                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1050346                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008826                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008826                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008828                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008828                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57225.672708                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57225.672708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57213.328947                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57213.328947                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11746                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               620                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.945161                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          784                       # number of writebacks
system.cpu.dcache.writebacks::total               784                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7377                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7377                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7377                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7377                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1895                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1895                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     88377054                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     88377054                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     88539554                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     88539554                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001802                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001802                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001804                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001804                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46686.240887                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46686.240887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46722.719789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46722.719789                       # average overall mshr miss latency
system.cpu.dcache.replacements                    875                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       938010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          938010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22757500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22757500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       938638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       938638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000669                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000669                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36238.057325                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36238.057325                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          221                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          221                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12948000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12948000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31813.267813                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31813.267813                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       103021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         8097                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8097                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    490254428                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    490254428                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       111118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       111118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.072868                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.072868                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60547.663085                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60547.663085                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7156                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7156                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          941                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          941                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     58503996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     58503996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008468                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62172.153029                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62172.153029                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     17470058                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     17470058                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32055.152294                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32055.152294                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     16925058                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     16925058                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31055.152294                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31055.152294                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           56                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           56                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    976188000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           753.122024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1043073                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1895                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            550.434301                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   753.122024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.735471                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.735471                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          684                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2102795                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2102795                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    976188000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    976188000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
