Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 20 17:05:06 2024
| Host         : LAPTOP-I606K2C4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock1/tube_clk_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: executs32_1/ALU_ctl_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: executs32_1/ALU_ctl_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: executs32_1/ALU_ctl_reg[2]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_bmpg_1/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 838 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.161     -496.172                    621                 3101        0.131        0.000                      0                 3101        3.000        0.000                       0                  1332  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clock1/clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk        {0.000 21.739}       43.478          23.000          
  clk_out2_cpuclk        {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk        {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock1/clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk              0.657        0.000                      0                 2672        0.192        0.000                      0                 2672       21.239        0.000                       0                  1156  
  clk_out2_cpuclk             94.635        0.000                      0                  301        0.131        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                         47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -2.161     -496.172                    621                  656        0.221        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock1/clk/inst/clk_in1
  To Clock:  clock1/clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock1/clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock1/clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.055ns  (logic 3.989ns (19.891%)  route 16.066ns (80.109%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 26.225 - 21.739 ) 
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.607     4.772    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.226 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.697     8.923    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.047 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.668    11.715    decode32_1/douta[8]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.839 f  decode32_1/write_data_reg[18]_i_11/O
                         net (fo=1, routed)           0.000    11.839    decode32_1/write_data_reg[18]_i_11_n_1
    SLICE_X63Y35         MUXF7 (Prop_muxf7_I1_O)      0.245    12.084 f  decode32_1/write_data_reg[18]_i_4/O
                         net (fo=1, routed)           0.594    12.678    decode32_1/write_data_reg[18]_i_4_n_1
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.298    12.976 f  decode32_1/write_data_reg[18]_i_1/O
                         net (fo=5, routed)           0.814    13.790    Ifetc32_1/Read_data_2[8]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.124    13.914 f  Ifetc32_1/r[0][30]_i_9/O
                         net (fo=8, routed)           1.010    14.924    Ifetc32_1/r_reg[0][30]_2
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.124    15.048 r  Ifetc32_1/r[0][31]_i_17/O
                         net (fo=14, routed)          1.009    16.057    Ifetc32_1/r[0][31]_i_17_n_1
    SLICE_X54Y37         LUT6 (Prop_lut6_I2_O)        0.124    16.181 f  Ifetc32_1/r[0][29]_i_10/O
                         net (fo=12, routed)          1.667    17.849    executs32_1/r_reg[27][16]_3
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.973 f  executs32_1/r[0][9]_i_7/O
                         net (fo=1, routed)           0.682    18.655    executs32_1/r[0][9]_i_7_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.779 r  executs32_1/r[0][9]_i_4/O
                         net (fo=2, routed)           0.809    19.587    executs32_1/r_reg[0][9]_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I0_O)        0.124    19.711 r  executs32_1/ram_i_9/O
                         net (fo=15, routed)          5.115    24.827    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.490    26.225    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.225    
                         clock uncertainty           -0.175    26.050    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    25.484    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.484    
                         arrival time                         -24.827    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.987ns  (logic 3.989ns (19.958%)  route 15.998ns (80.042%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.493ns = ( 26.232 - 21.739 ) 
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.607     4.772    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.226 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.697     8.923    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.047 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.668    11.715    decode32_1/douta[8]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.839 f  decode32_1/write_data_reg[18]_i_11/O
                         net (fo=1, routed)           0.000    11.839    decode32_1/write_data_reg[18]_i_11_n_1
    SLICE_X63Y35         MUXF7 (Prop_muxf7_I1_O)      0.245    12.084 f  decode32_1/write_data_reg[18]_i_4/O
                         net (fo=1, routed)           0.594    12.678    decode32_1/write_data_reg[18]_i_4_n_1
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.298    12.976 f  decode32_1/write_data_reg[18]_i_1/O
                         net (fo=5, routed)           0.814    13.790    Ifetc32_1/Read_data_2[8]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.124    13.914 f  Ifetc32_1/r[0][30]_i_9/O
                         net (fo=8, routed)           1.010    14.924    Ifetc32_1/r_reg[0][30]_2
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.124    15.048 r  Ifetc32_1/r[0][31]_i_17/O
                         net (fo=14, routed)          1.009    16.057    Ifetc32_1/r[0][31]_i_17_n_1
    SLICE_X54Y37         LUT6 (Prop_lut6_I2_O)        0.124    16.181 f  Ifetc32_1/r[0][29]_i_10/O
                         net (fo=12, routed)          1.667    17.849    executs32_1/r_reg[27][16]_3
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.973 f  executs32_1/r[0][9]_i_7/O
                         net (fo=1, routed)           0.682    18.655    executs32_1/r[0][9]_i_7_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.779 r  executs32_1/r[0][9]_i_4/O
                         net (fo=2, routed)           0.809    19.587    executs32_1/r_reg[0][9]_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I0_O)        0.124    19.711 r  executs32_1/ram_i_9/O
                         net (fo=15, routed)          5.048    24.759    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.497    26.232    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.232    
                         clock uncertainty           -0.175    26.057    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    25.491    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.491    
                         arrival time                         -24.759    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.959ns  (logic 3.989ns (19.986%)  route 15.970ns (80.014%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 26.220 - 21.739 ) 
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.607     4.772    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.226 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.697     8.923    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.047 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.668    11.715    decode32_1/douta[8]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.839 f  decode32_1/write_data_reg[18]_i_11/O
                         net (fo=1, routed)           0.000    11.839    decode32_1/write_data_reg[18]_i_11_n_1
    SLICE_X63Y35         MUXF7 (Prop_muxf7_I1_O)      0.245    12.084 f  decode32_1/write_data_reg[18]_i_4/O
                         net (fo=1, routed)           0.594    12.678    decode32_1/write_data_reg[18]_i_4_n_1
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.298    12.976 f  decode32_1/write_data_reg[18]_i_1/O
                         net (fo=5, routed)           0.814    13.790    Ifetc32_1/Read_data_2[8]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.124    13.914 f  Ifetc32_1/r[0][30]_i_9/O
                         net (fo=8, routed)           1.010    14.924    Ifetc32_1/r_reg[0][30]_2
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.124    15.048 r  Ifetc32_1/r[0][31]_i_17/O
                         net (fo=14, routed)          1.009    16.057    Ifetc32_1/r[0][31]_i_17_n_1
    SLICE_X54Y37         LUT6 (Prop_lut6_I2_O)        0.124    16.181 f  Ifetc32_1/r[0][29]_i_10/O
                         net (fo=12, routed)          1.667    17.849    executs32_1/r_reg[27][16]_3
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.973 f  executs32_1/r[0][9]_i_7/O
                         net (fo=1, routed)           0.682    18.655    executs32_1/r[0][9]_i_7_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.779 r  executs32_1/r[0][9]_i_4/O
                         net (fo=2, routed)           0.809    19.587    executs32_1/r_reg[0][9]_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I0_O)        0.124    19.711 r  executs32_1/ram_i_9/O
                         net (fo=15, routed)          5.019    24.731    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.485    26.220    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.220    
                         clock uncertainty           -0.175    26.045    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    25.479    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.479    
                         arrival time                         -24.731    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.930ns  (logic 3.989ns (20.015%)  route 15.941ns (79.985%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 26.217 - 21.739 ) 
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.607     4.772    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.226 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.697     8.923    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.047 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.668    11.715    decode32_1/douta[8]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.839 f  decode32_1/write_data_reg[18]_i_11/O
                         net (fo=1, routed)           0.000    11.839    decode32_1/write_data_reg[18]_i_11_n_1
    SLICE_X63Y35         MUXF7 (Prop_muxf7_I1_O)      0.245    12.084 f  decode32_1/write_data_reg[18]_i_4/O
                         net (fo=1, routed)           0.594    12.678    decode32_1/write_data_reg[18]_i_4_n_1
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.298    12.976 f  decode32_1/write_data_reg[18]_i_1/O
                         net (fo=5, routed)           0.814    13.790    Ifetc32_1/Read_data_2[8]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.124    13.914 f  Ifetc32_1/r[0][30]_i_9/O
                         net (fo=8, routed)           1.010    14.924    Ifetc32_1/r_reg[0][30]_2
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.124    15.048 r  Ifetc32_1/r[0][31]_i_17/O
                         net (fo=14, routed)          1.009    16.057    Ifetc32_1/r[0][31]_i_17_n_1
    SLICE_X54Y37         LUT6 (Prop_lut6_I2_O)        0.124    16.181 f  Ifetc32_1/r[0][29]_i_10/O
                         net (fo=12, routed)          1.667    17.849    executs32_1/r_reg[27][16]_3
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.973 f  executs32_1/r[0][9]_i_7/O
                         net (fo=1, routed)           0.682    18.655    executs32_1/r[0][9]_i_7_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.779 r  executs32_1/r[0][9]_i_4/O
                         net (fo=2, routed)           0.809    19.587    executs32_1/r_reg[0][9]_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I0_O)        0.124    19.711 r  executs32_1/ram_i_9/O
                         net (fo=15, routed)          4.991    24.702    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.482    26.217    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.217    
                         clock uncertainty           -0.175    26.042    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    25.476    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.476    
                         arrival time                         -24.702    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.929ns  (logic 3.989ns (20.016%)  route 15.940ns (79.984%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 26.231 - 21.739 ) 
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.607     4.772    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.226 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.697     8.923    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.047 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.668    11.715    decode32_1/douta[8]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.839 f  decode32_1/write_data_reg[18]_i_11/O
                         net (fo=1, routed)           0.000    11.839    decode32_1/write_data_reg[18]_i_11_n_1
    SLICE_X63Y35         MUXF7 (Prop_muxf7_I1_O)      0.245    12.084 f  decode32_1/write_data_reg[18]_i_4/O
                         net (fo=1, routed)           0.594    12.678    decode32_1/write_data_reg[18]_i_4_n_1
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.298    12.976 f  decode32_1/write_data_reg[18]_i_1/O
                         net (fo=5, routed)           0.814    13.790    Ifetc32_1/Read_data_2[8]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.124    13.914 f  Ifetc32_1/r[0][30]_i_9/O
                         net (fo=8, routed)           1.010    14.924    Ifetc32_1/r_reg[0][30]_2
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.124    15.048 r  Ifetc32_1/r[0][31]_i_17/O
                         net (fo=14, routed)          1.009    16.057    Ifetc32_1/r[0][31]_i_17_n_1
    SLICE_X54Y37         LUT6 (Prop_lut6_I2_O)        0.124    16.181 f  Ifetc32_1/r[0][29]_i_10/O
                         net (fo=12, routed)          1.667    17.849    executs32_1/r_reg[27][16]_3
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.973 f  executs32_1/r[0][9]_i_7/O
                         net (fo=1, routed)           0.682    18.655    executs32_1/r[0][9]_i_7_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.779 r  executs32_1/r[0][9]_i_4/O
                         net (fo=2, routed)           0.809    19.587    executs32_1/r_reg[0][9]_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I0_O)        0.124    19.711 r  executs32_1/ram_i_9/O
                         net (fo=15, routed)          4.990    24.701    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.496    26.231    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.231    
                         clock uncertainty           -0.175    26.056    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    25.490    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.490    
                         arrival time                         -24.701    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.859ns  (logic 3.989ns (20.086%)  route 15.870ns (79.914%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 26.228 - 21.739 ) 
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.607     4.772    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.226 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.697     8.923    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.047 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.668    11.715    decode32_1/douta[8]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.839 f  decode32_1/write_data_reg[18]_i_11/O
                         net (fo=1, routed)           0.000    11.839    decode32_1/write_data_reg[18]_i_11_n_1
    SLICE_X63Y35         MUXF7 (Prop_muxf7_I1_O)      0.245    12.084 f  decode32_1/write_data_reg[18]_i_4/O
                         net (fo=1, routed)           0.594    12.678    decode32_1/write_data_reg[18]_i_4_n_1
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.298    12.976 f  decode32_1/write_data_reg[18]_i_1/O
                         net (fo=5, routed)           0.814    13.790    Ifetc32_1/Read_data_2[8]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.124    13.914 f  Ifetc32_1/r[0][30]_i_9/O
                         net (fo=8, routed)           1.010    14.924    Ifetc32_1/r_reg[0][30]_2
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.124    15.048 r  Ifetc32_1/r[0][31]_i_17/O
                         net (fo=14, routed)          1.009    16.057    Ifetc32_1/r[0][31]_i_17_n_1
    SLICE_X54Y37         LUT6 (Prop_lut6_I2_O)        0.124    16.181 f  Ifetc32_1/r[0][29]_i_10/O
                         net (fo=12, routed)          1.667    17.849    executs32_1/r_reg[27][16]_3
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.973 f  executs32_1/r[0][9]_i_7/O
                         net (fo=1, routed)           0.682    18.655    executs32_1/r[0][9]_i_7_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.779 r  executs32_1/r[0][9]_i_4/O
                         net (fo=2, routed)           0.809    19.587    executs32_1/r_reg[0][9]_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I0_O)        0.124    19.711 r  executs32_1/ram_i_9/O
                         net (fo=15, routed)          4.920    24.631    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y15         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.493    26.228    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y15         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    26.228    
                         clock uncertainty           -0.175    26.053    
    RAMB18_X2Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    25.487    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         25.487    
                         arrival time                         -24.631    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.826ns  (logic 3.989ns (20.120%)  route 15.837ns (79.880%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 26.217 - 21.739 ) 
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.607     4.772    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.226 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.697     8.923    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.047 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.668    11.715    decode32_1/douta[8]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.839 f  decode32_1/write_data_reg[18]_i_11/O
                         net (fo=1, routed)           0.000    11.839    decode32_1/write_data_reg[18]_i_11_n_1
    SLICE_X63Y35         MUXF7 (Prop_muxf7_I1_O)      0.245    12.084 f  decode32_1/write_data_reg[18]_i_4/O
                         net (fo=1, routed)           0.594    12.678    decode32_1/write_data_reg[18]_i_4_n_1
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.298    12.976 f  decode32_1/write_data_reg[18]_i_1/O
                         net (fo=5, routed)           0.814    13.790    Ifetc32_1/Read_data_2[8]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.124    13.914 f  Ifetc32_1/r[0][30]_i_9/O
                         net (fo=8, routed)           1.010    14.924    Ifetc32_1/r_reg[0][30]_2
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.124    15.048 r  Ifetc32_1/r[0][31]_i_17/O
                         net (fo=14, routed)          1.009    16.057    Ifetc32_1/r[0][31]_i_17_n_1
    SLICE_X54Y37         LUT6 (Prop_lut6_I2_O)        0.124    16.181 f  Ifetc32_1/r[0][29]_i_10/O
                         net (fo=12, routed)          1.667    17.849    executs32_1/r_reg[27][16]_3
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.973 f  executs32_1/r[0][9]_i_7/O
                         net (fo=1, routed)           0.682    18.655    executs32_1/r[0][9]_i_7_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.779 r  executs32_1/r[0][9]_i_4/O
                         net (fo=2, routed)           0.809    19.587    executs32_1/r_reg[0][9]_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I0_O)        0.124    19.711 r  executs32_1/ram_i_9/O
                         net (fo=15, routed)          4.887    24.598    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y5          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.482    26.217    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.217    
                         clock uncertainty           -0.175    26.042    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    25.476    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.476    
                         arrival time                         -24.598    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.826ns  (logic 3.989ns (20.120%)  route 15.837ns (79.880%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 26.226 - 21.739 ) 
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.607     4.772    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.226 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.697     8.923    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.047 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.668    11.715    decode32_1/douta[8]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.839 f  decode32_1/write_data_reg[18]_i_11/O
                         net (fo=1, routed)           0.000    11.839    decode32_1/write_data_reg[18]_i_11_n_1
    SLICE_X63Y35         MUXF7 (Prop_muxf7_I1_O)      0.245    12.084 f  decode32_1/write_data_reg[18]_i_4/O
                         net (fo=1, routed)           0.594    12.678    decode32_1/write_data_reg[18]_i_4_n_1
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.298    12.976 f  decode32_1/write_data_reg[18]_i_1/O
                         net (fo=5, routed)           0.814    13.790    Ifetc32_1/Read_data_2[8]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.124    13.914 f  Ifetc32_1/r[0][30]_i_9/O
                         net (fo=8, routed)           1.010    14.924    Ifetc32_1/r_reg[0][30]_2
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.124    15.048 r  Ifetc32_1/r[0][31]_i_17/O
                         net (fo=14, routed)          1.009    16.057    Ifetc32_1/r[0][31]_i_17_n_1
    SLICE_X54Y37         LUT6 (Prop_lut6_I2_O)        0.124    16.181 f  Ifetc32_1/r[0][29]_i_10/O
                         net (fo=12, routed)          1.667    17.849    executs32_1/r_reg[27][16]_3
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.973 f  executs32_1/r[0][9]_i_7/O
                         net (fo=1, routed)           0.682    18.655    executs32_1/r[0][9]_i_7_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.779 r  executs32_1/r[0][9]_i_4/O
                         net (fo=2, routed)           0.809    19.587    executs32_1/r_reg[0][9]_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I0_O)        0.124    19.711 r  executs32_1/ram_i_9/O
                         net (fo=15, routed)          4.887    24.598    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.491    26.226    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.226    
                         clock uncertainty           -0.175    26.051    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    25.485    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.485    
                         arrival time                         -24.598    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.797ns  (logic 3.989ns (20.149%)  route 15.808ns (79.851%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 26.229 - 21.739 ) 
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.607     4.772    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.226 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.697     8.923    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X28Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.047 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.668    11.715    decode32_1/douta[8]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124    11.839 f  decode32_1/write_data_reg[18]_i_11/O
                         net (fo=1, routed)           0.000    11.839    decode32_1/write_data_reg[18]_i_11_n_1
    SLICE_X63Y35         MUXF7 (Prop_muxf7_I1_O)      0.245    12.084 f  decode32_1/write_data_reg[18]_i_4/O
                         net (fo=1, routed)           0.594    12.678    decode32_1/write_data_reg[18]_i_4_n_1
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.298    12.976 f  decode32_1/write_data_reg[18]_i_1/O
                         net (fo=5, routed)           0.814    13.790    Ifetc32_1/Read_data_2[8]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.124    13.914 f  Ifetc32_1/r[0][30]_i_9/O
                         net (fo=8, routed)           1.010    14.924    Ifetc32_1/r_reg[0][30]_2
    SLICE_X56Y33         LUT6 (Prop_lut6_I5_O)        0.124    15.048 r  Ifetc32_1/r[0][31]_i_17/O
                         net (fo=14, routed)          1.009    16.057    Ifetc32_1/r[0][31]_i_17_n_1
    SLICE_X54Y37         LUT6 (Prop_lut6_I2_O)        0.124    16.181 f  Ifetc32_1/r[0][29]_i_10/O
                         net (fo=12, routed)          1.667    17.849    executs32_1/r_reg[27][16]_3
    SLICE_X44Y29         LUT6 (Prop_lut6_I2_O)        0.124    17.973 f  executs32_1/r[0][9]_i_7/O
                         net (fo=1, routed)           0.682    18.655    executs32_1/r[0][9]_i_7_n_1
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    18.779 r  executs32_1/r[0][9]_i_4/O
                         net (fo=2, routed)           0.809    19.587    executs32_1/r_reg[0][9]_0
    SLICE_X44Y27         LUT4 (Prop_lut4_I0_O)        0.124    19.711 r  executs32_1/ram_i_9/O
                         net (fo=15, routed)          4.858    24.569    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.494    26.229    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.229    
                         clock uncertainty           -0.175    26.054    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    25.488    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.488    
                         arrival time                         -24.569    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.798ns  (logic 5.308ns (26.811%)  route 14.490ns (73.189%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 26.217 - 21.739 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.236     2.236    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.069    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.165 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.595     4.760    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.214 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.745     8.959    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9[2]
    SLICE_X31Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.083 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=258, routed)         2.445    11.528    decode32_1/douta[3]
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.652 r  decode32_1/PC[11]_i_28/O
                         net (fo=1, routed)           0.000    11.652    decode32_1/PC[11]_i_28_n_1
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I0_O)      0.209    11.861 r  decode32_1/PC_reg[11]_i_14/O
                         net (fo=1, routed)           0.999    12.860    decode32_1/PC_reg[11]_i_14_n_1
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.297    13.157 r  decode32_1/PC[11]_i_8/O
                         net (fo=12, routed)          1.115    14.272    Ifetc32_1/Read_data_1[11]
    SLICE_X52Y28         LUT3 (Prop_lut3_I2_O)        0.124    14.396 r  Ifetc32_1/r[0][11]_i_15/O
                         net (fo=1, routed)           0.000    14.396    decode32_1/r_reg[27][11]_0[3]
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.772 r  decode32_1/r_reg[0][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.772    decode32_1/r_reg[0][11]_i_13_n_1
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.889 r  decode32_1/r_reg[0][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.889    decode32_1/r_reg[0][15]_i_17_n_1
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.006 r  decode32_1/r_reg[0][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.006    decode32_1/r_reg[0][19]_i_15_n_1
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.123 r  decode32_1/r_reg[0][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.123    decode32_1/r_reg[0][27]_i_17_n_1
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.446 f  decode32_1/r_reg[0][27]_i_11/O[1]
                         net (fo=2, routed)           1.029    16.475    executs32_1/data2[25]
    SLICE_X58Y35         LUT3 (Prop_lut3_I0_O)        0.306    16.781 f  executs32_1/r[0][25]_i_13/O
                         net (fo=1, routed)           0.795    17.576    Ifetc32_1/r_reg[27][27]_4
    SLICE_X57Y35         LUT5 (Prop_lut5_I4_O)        0.124    17.700 r  Ifetc32_1/r[0][25]_i_6/O
                         net (fo=1, routed)           0.572    18.272    executs32_1/r_reg[27][0]_16
    SLICE_X53Y35         LUT6 (Prop_lut6_I3_O)        0.124    18.396 f  executs32_1/r[0][25]_i_2/O
                         net (fo=3, routed)           0.808    19.203    Ifetc32_1/r_reg[27][30]_0[10]
    SLICE_X53Y34         LUT6 (Prop_lut6_I4_O)        0.124    19.327 r  Ifetc32_1/ioWrite_BUFG_inst_i_3/O
                         net (fo=35, routed)          0.979    20.306    executs32_1/r_reg[19][9]_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.430 f  executs32_1/ram_i_49/O
                         net (fo=1, routed)           0.467    20.897    Ifetc32_1/r_reg[27][31]_5
    SLICE_X40Y36         LUT6 (Prop_lut6_I1_O)        0.124    21.021 r  Ifetc32_1/ram_i_2/O
                         net (fo=15, routed)          3.537    24.558    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y5          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985    23.725    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.847 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.481    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.735 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.482    26.217    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.217    
                         clock uncertainty           -0.175    26.042    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.510    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.510    
                         arrival time                         -24.558    
  -------------------------------------------------------------------
                         slack                                  0.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.305ns  (logic 0.167ns (54.725%)  route 0.138ns (45.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 22.560 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.554    22.293    Ifetc32_1/CLK
    SLICE_X50Y26         FDCE                                         r  Ifetc32_1/PC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDCE (Prop_fdce_C_Q)         0.167    22.460 r  Ifetc32_1/PC_reg[0]/Q
                         net (fo=4, routed)           0.138    22.598    Ifetc32_1/PC[0]
    SLICE_X49Y26         FDRE                                         r  Ifetc32_1/link_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.821    22.560    Ifetc32_1/CLK
    SLICE_X49Y26         FDRE                                         r  Ifetc32_1/link_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.329    
    SLICE_X49Y26         FDRE (Hold_fdre_C_D)         0.077    22.406    Ifetc32_1/link_addr_reg[0]
  -------------------------------------------------------------------
                         required time                        -22.406    
                         arrival time                          22.598    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.408ns  (logic 0.275ns (67.383%)  route 0.133ns (32.616%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 22.567 - 21.739 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 22.299 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.560    22.299    Ifetc32_1/CLK
    SLICE_X50Y32         FDCE                                         r  Ifetc32_1/PC_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDCE (Prop_fdce_C_Q)         0.167    22.466 r  Ifetc32_1/PC_reg[28]/Q
                         net (fo=3, routed)           0.133    22.599    Ifetc32_1/PC[28]
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    22.707 r  Ifetc32_1/link_addr_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.000    22.707    Ifetc32_1/link_addr_reg[28]_i_1_n_5
    SLICE_X48Y32         FDRE                                         r  Ifetc32_1/link_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.828    22.567    Ifetc32_1/CLK
    SLICE_X48Y32         FDRE                                         r  Ifetc32_1/link_addr_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.336    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.109    22.445    Ifetc32_1/link_addr_reg[28]
  -------------------------------------------------------------------
                         required time                        -22.445    
                         arrival time                          22.707    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.408ns  (logic 0.278ns (68.161%)  route 0.130ns (31.840%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 22.568 - 21.739 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 22.301 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.562    22.301    Ifetc32_1/CLK
    SLICE_X50Y34         FDCE                                         r  Ifetc32_1/PC_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDCE (Prop_fdce_C_Q)         0.167    22.468 r  Ifetc32_1/PC_reg[31]/Q
                         net (fo=2, routed)           0.130    22.598    Ifetc32_1/PC[31]
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    22.709 r  Ifetc32_1/link_addr_reg[31]_i_2/O[2]
                         net (fo=2, routed)           0.000    22.709    Ifetc32_1/link_addr_reg[31]_i_2_n_6
    SLICE_X48Y33         FDRE                                         r  Ifetc32_1/link_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.829    22.568    Ifetc32_1/CLK
    SLICE_X48Y33         FDRE                                         r  Ifetc32_1/link_addr_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.337    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.109    22.446    Ifetc32_1/link_addr_reg[31]
  -------------------------------------------------------------------
                         required time                        -22.446    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[29]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.425ns  (logic 0.282ns (66.333%)  route 0.143ns (33.667%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 22.568 - 21.739 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 22.300 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.561    22.300    Ifetc32_1/CLK
    SLICE_X50Y33         FDCE                                         r  Ifetc32_1/PC_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.167    22.467 r  Ifetc32_1/PC_reg[29]/Q
                         net (fo=3, routed)           0.143    22.610    Ifetc32_1/PC[29]
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    22.725 r  Ifetc32_1/link_addr_reg[31]_i_2/O[0]
                         net (fo=2, routed)           0.000    22.725    Ifetc32_1/link_addr_reg[31]_i_2_n_8
    SLICE_X48Y33         FDRE                                         r  Ifetc32_1/link_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.829    22.568    Ifetc32_1/CLK
    SLICE_X48Y33         FDRE                                         r  Ifetc32_1/link_addr_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.337    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.109    22.446    Ifetc32_1/link_addr_reg[29]
  -------------------------------------------------------------------
                         required time                        -22.446    
                         arrival time                          22.725    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.448ns  (logic 0.261ns (58.310%)  route 0.187ns (41.690%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 22.566 - 21.739 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 22.298 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.559    22.298    Ifetc32_1/CLK
    SLICE_X51Y31         FDCE                                         r  Ifetc32_1/PC_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDCE (Prop_fdce_C_Q)         0.146    22.444 r  Ifetc32_1/PC_reg[21]/Q
                         net (fo=3, routed)           0.187    22.630    Ifetc32_1/PC[21]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    22.745 r  Ifetc32_1/link_addr_reg[24]_i_1/O[0]
                         net (fo=2, routed)           0.000    22.745    Ifetc32_1/link_addr_reg[24]_i_1_n_8
    SLICE_X48Y31         FDRE                                         r  Ifetc32_1/link_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.827    22.566    Ifetc32_1/CLK
    SLICE_X48Y31         FDRE                                         r  Ifetc32_1/link_addr_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.335    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.109    22.444    Ifetc32_1/link_addr_reg[21]
  -------------------------------------------------------------------
                         required time                        -22.444    
                         arrival time                          22.745    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.451ns  (logic 0.254ns (56.317%)  route 0.197ns (43.683%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 22.566 - 21.739 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 22.298 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.559    22.298    Ifetc32_1/CLK
    SLICE_X51Y31         FDCE                                         r  Ifetc32_1/PC_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDCE (Prop_fdce_C_Q)         0.146    22.444 r  Ifetc32_1/PC_reg[24]/Q
                         net (fo=3, routed)           0.197    22.641    Ifetc32_1/PC[24]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    22.749 r  Ifetc32_1/link_addr_reg[24]_i_1/O[3]
                         net (fo=2, routed)           0.000    22.749    Ifetc32_1/link_addr_reg[24]_i_1_n_5
    SLICE_X48Y31         FDRE                                         r  Ifetc32_1/link_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.827    22.566    Ifetc32_1/CLK
    SLICE_X48Y31         FDRE                                         r  Ifetc32_1/link_addr_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.335    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.109    22.444    Ifetc32_1/link_addr_reg[24]
  -------------------------------------------------------------------
                         required time                        -22.444    
                         arrival time                          22.749    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[29]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.461ns  (logic 0.318ns (68.961%)  route 0.143ns (31.039%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 22.568 - 21.739 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 22.300 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.561    22.300    Ifetc32_1/CLK
    SLICE_X50Y33         FDCE                                         r  Ifetc32_1/PC_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.167    22.467 r  Ifetc32_1/PC_reg[29]/Q
                         net (fo=3, routed)           0.143    22.610    Ifetc32_1/PC[29]
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    22.761 r  Ifetc32_1/link_addr_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.000    22.761    Ifetc32_1/link_addr_reg[31]_i_2_n_7
    SLICE_X48Y33         FDRE                                         r  Ifetc32_1/link_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.829    22.568    Ifetc32_1/CLK
    SLICE_X48Y33         FDRE                                         r  Ifetc32_1/link_addr_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.337    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.109    22.446    Ifetc32_1/link_addr_reg[30]
  -------------------------------------------------------------------
                         required time                        -22.446    
                         arrival time                          22.761    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.473ns  (logic 0.275ns (58.138%)  route 0.198ns (41.862%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 22.565 - 21.739 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 22.298 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.559    22.298    Ifetc32_1/CLK
    SLICE_X50Y31         FDCE                                         r  Ifetc32_1/PC_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDCE (Prop_fdce_C_Q)         0.167    22.465 r  Ifetc32_1/PC_reg[20]/Q
                         net (fo=3, routed)           0.198    22.663    Ifetc32_1/PC[20]
    SLICE_X48Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    22.771 r  Ifetc32_1/link_addr_reg[20]_i_1/O[3]
                         net (fo=2, routed)           0.000    22.771    Ifetc32_1/link_addr_reg[20]_i_1_n_5
    SLICE_X48Y30         FDRE                                         r  Ifetc32_1/link_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.826    22.565    Ifetc32_1/CLK
    SLICE_X48Y30         FDRE                                         r  Ifetc32_1/link_addr_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.334    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.109    22.443    Ifetc32_1/link_addr_reg[20]
  -------------------------------------------------------------------
                         required time                        -22.443    
                         arrival time                          22.771    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.475ns  (logic 0.313ns (65.916%)  route 0.162ns (34.083%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 22.560 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.554    22.293    Ifetc32_1/CLK
    SLICE_X50Y26         FDCE                                         r  Ifetc32_1/PC_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDCE (Prop_fdce_C_Q)         0.167    22.460 r  Ifetc32_1/PC_reg[2]/Q
                         net (fo=5, routed)           0.162    22.622    Ifetc32_1/PC[2]
    SLICE_X48Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    22.768 r  Ifetc32_1/link_addr_reg[4]_i_1/O[2]
                         net (fo=2, routed)           0.000    22.768    Ifetc32_1/link_addr_reg[4]_i_1_n_6
    SLICE_X48Y26         FDRE                                         r  Ifetc32_1/link_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.821    22.560    Ifetc32_1/CLK
    SLICE_X48Y26         FDRE                                         r  Ifetc32_1/link_addr_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.329    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.109    22.438    Ifetc32_1/link_addr_reg[3]
  -------------------------------------------------------------------
                         required time                        -22.438    
                         arrival time                          22.768    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.484ns  (logic 0.297ns (61.413%)  route 0.187ns (38.587%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 22.566 - 21.739 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 22.298 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.559    22.298    Ifetc32_1/CLK
    SLICE_X51Y31         FDCE                                         r  Ifetc32_1/PC_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDCE (Prop_fdce_C_Q)         0.146    22.444 r  Ifetc32_1/PC_reg[21]/Q
                         net (fo=3, routed)           0.187    22.630    Ifetc32_1/PC[21]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    22.781 r  Ifetc32_1/link_addr_reg[24]_i_1/O[1]
                         net (fo=2, routed)           0.000    22.781    Ifetc32_1/link_addr_reg[24]_i_1_n_7
    SLICE_X48Y31         FDRE                                         r  Ifetc32_1/link_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.827    22.566    Ifetc32_1/CLK
    SLICE_X48Y31         FDRE                                         r  Ifetc32_1/link_addr_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.335    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.109    22.444    Ifetc32_1/link_addr_reg[22]
  -------------------------------------------------------------------
                         required time                        -22.444    
                         arrival time                          22.781    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y3      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y3      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y5      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y5      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y4      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y4      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y2      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y2      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y7      dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y7      dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X59Y35     decode32_1/r_reg[2][22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X59Y35     decode32_1/r_reg[2][23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X39Y21     decode32_1/r_reg[2][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X58Y20     decode32_1/r_reg[2][7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X39Y21     decode32_1/r_reg[2][8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X61Y24     decode32_1/r_reg[30][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X61Y24     decode32_1/r_reg[30][11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X61Y24     decode32_1/r_reg[30][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y16     decode32_1/r_reg[30][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X61Y24     decode32_1/r_reg[30][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y30     Ifetc32_1/link_addr_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y30     Ifetc32_1/link_addr_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y30     Ifetc32_1/link_addr_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y30     Ifetc32_1/link_addr_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X63Y35     decode32_1/r_reg[31][18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X63Y35     decode32_1/r_reg[31][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y33     Ifetc32_1/link_addr_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y33     Ifetc32_1/link_addr_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y33     Ifetc32_1/link_addr_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y20     decode32_1/r_reg[3][15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.635ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.410ns (27.080%)  route 3.797ns (72.920%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/Q
                         net (fo=32, routed)          1.203     3.212    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[0]
    SLICE_X36Y32         LUT5 (Prop_lut5_I1_O)        0.150     3.362 f  uart_bmpg_1/inst/upg_inst/s_axi_wdata[5]_i_6/O
                         net (fo=1, routed)           0.964     4.326    uart_bmpg_1/inst/upg_inst/s_axi_wdata[5]_i_6_n_0
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.354     4.680 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[5]_i_4/O
                         net (fo=2, routed)           0.819     5.499    uart_bmpg_1/inst/upg_inst/s_axi_wdata[5]_i_4_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.326     5.825 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_6/O
                         net (fo=1, routed)           0.811     6.636    uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_6_n_0
    SLICE_X34Y29         LUT5 (Prop_lut5_I3_O)        0.124     6.760 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_2/O
                         net (fo=1, routed)           0.000     6.760    uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_2_n_0
    SLICE_X34Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   101.433    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.080   101.513    
                         clock uncertainty           -0.199   101.315    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)        0.081   101.396    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.396    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                 94.635    

Slack (MET) :             94.672ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.087ns (22.251%)  route 3.798ns (77.749%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y28         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDCE (Prop_fdce_C_Q)         0.419     1.970 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.799     2.770    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.296     3.066 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.815     3.880    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.004 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.780     4.784    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124     4.908 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.597     5.505    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.629 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.807     6.436    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X35Y28         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432   101.432    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.080   101.512    
                         clock uncertainty           -0.199   101.314    
    SLICE_X35Y28         FDCE (Setup_fdce_C_CE)      -0.205   101.109    uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                        101.109    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                 94.672    

Slack (MET) :             94.672ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.087ns (22.251%)  route 3.798ns (77.749%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y28         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDCE (Prop_fdce_C_Q)         0.419     1.970 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.799     2.770    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.296     3.066 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.815     3.880    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.004 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.780     4.784    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124     4.908 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.597     5.505    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.629 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.807     6.436    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X35Y28         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432   101.432    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.080   101.512    
                         clock uncertainty           -0.199   101.314    
    SLICE_X35Y28         FDCE (Setup_fdce_C_CE)      -0.205   101.109    uart_bmpg_1/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                        101.109    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                 94.672    

Slack (MET) :             94.744ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.087ns (22.578%)  route 3.727ns (77.422%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y28         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDCE (Prop_fdce_C_Q)         0.419     1.970 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.799     2.770    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.296     3.066 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.815     3.880    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.004 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.780     4.784    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124     4.908 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.678     5.586    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124     5.710 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.655     6.366    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X35Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   101.433    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.080   101.513    
                         clock uncertainty           -0.199   101.315    
    SLICE_X35Y29         FDRE (Setup_fdre_C_CE)      -0.205   101.110    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                        101.110    
                         arrival time                          -6.366    
  -------------------------------------------------------------------
                         slack                                 94.744    

Slack (MET) :             94.744ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.087ns (22.578%)  route 3.727ns (77.422%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y28         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDCE (Prop_fdce_C_Q)         0.419     1.970 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.799     2.770    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.296     3.066 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.815     3.880    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.004 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.780     4.784    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124     4.908 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.678     5.586    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124     5.710 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.655     6.366    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X35Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   101.433    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.080   101.513    
                         clock uncertainty           -0.199   101.315    
    SLICE_X35Y29         FDRE (Setup_fdre_C_CE)      -0.205   101.110    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                        101.110    
                         arrival time                          -6.366    
  -------------------------------------------------------------------
                         slack                                 94.744    

Slack (MET) :             94.778ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.087ns (23.070%)  route 3.625ns (76.930%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 101.437 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y28         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDCE (Prop_fdce_C_Q)         0.419     1.970 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.799     2.770    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.296     3.066 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.815     3.880    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.004 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.780     4.784    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124     4.908 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.597     5.505    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.629 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.634     6.263    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.437   101.437    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.008   101.445    
                         clock uncertainty           -0.199   101.247    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205   101.042    uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                        101.042    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 94.778    

Slack (MET) :             94.778ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.087ns (23.070%)  route 3.625ns (76.930%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 101.437 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y28         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDCE (Prop_fdce_C_Q)         0.419     1.970 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.799     2.770    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.296     3.066 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.815     3.880    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.004 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.780     4.784    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124     4.908 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.597     5.505    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     5.629 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.634     6.263    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.437   101.437    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.008   101.445    
                         clock uncertainty           -0.199   101.247    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205   101.042    uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                        101.042    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 94.778    

Slack (MET) :             94.780ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.087ns (22.578%)  route 3.727ns (77.422%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y28         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDCE (Prop_fdce_C_Q)         0.419     1.970 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.799     2.770    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.296     3.066 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.815     3.880    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.004 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.780     4.784    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124     4.908 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.678     5.586    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124     5.710 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.655     6.366    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X34Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   101.433    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.080   101.513    
                         clock uncertainty           -0.199   101.315    
    SLICE_X34Y29         FDRE (Setup_fdre_C_CE)      -0.169   101.146    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                        101.146    
                         arrival time                          -6.366    
  -------------------------------------------------------------------
                         slack                                 94.780    

Slack (MET) :             94.780ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.087ns (22.578%)  route 3.727ns (77.422%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551     1.551    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y28         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDCE (Prop_fdce_C_Q)         0.419     1.970 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.799     2.770    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.296     3.066 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.815     3.880    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.004 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.780     4.784    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.124     4.908 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.678     5.586    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124     5.710 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.655     6.366    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X34Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   101.433    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.080   101.513    
                         clock uncertainty           -0.199   101.315    
    SLICE_X34Y29         FDRE (Setup_fdre_C_CE)      -0.169   101.146    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.146    
                         arrival time                          -6.366    
  -------------------------------------------------------------------
                         slack                                 94.780    

Slack (MET) :             94.822ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.952ns (18.978%)  route 4.064ns (81.022%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/Q
                         net (fo=32, routed)          1.070     3.080    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[0]
    SLICE_X40Y32         LUT6 (Prop_lut6_I4_O)        0.124     3.204 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[0]_i_5/O
                         net (fo=1, routed)           1.169     4.373    uart_bmpg_1/inst/upg_inst/s_axi_wdata[0]_i_5_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.497 f  uart_bmpg_1/inst/upg_inst/s_axi_wdata[0]_i_4/O
                         net (fo=1, routed)           0.811     5.308    uart_bmpg_1/inst/upg_inst/s_axi_wdata[0]_i_4_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.432 f  uart_bmpg_1/inst/upg_inst/s_axi_wdata[0]_i_3/O
                         net (fo=1, routed)           1.014     6.446    uart_bmpg_1/inst/upg_inst/s_axi_wdata[0]_i_3_n_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.570 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[0]_i_1/O
                         net (fo=1, routed)           0.000     6.570    uart_bmpg_1/inst/upg_inst/s_axi_wdata[0]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   101.433    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.080   101.513    
                         clock uncertainty           -0.199   101.315    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)        0.077   101.392    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                        101.392    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                 94.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550     0.550    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y25         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.756    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X32Y25         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.816     0.816    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y25         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.266     0.550    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.075     0.625    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.009%)  route 0.141ns (49.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X28Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.141     0.835    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X30Y28         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y28         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.234     0.586    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.703    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.495%)  route 0.167ns (50.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X30Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.167     0.884    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X30Y28         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y28         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.253     0.567    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.750    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.188%)  route 0.140ns (49.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.140     0.834    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X30Y28         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y28         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism             -0.234     0.586    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.688    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/uart_rdat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.640%)  route 0.112ns (44.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     0.555    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y30         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.112     0.808    uart_bmpg_1/inst/upg_inst/s_axi_rdata[4]
    SLICE_X35Y30         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821     0.821    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[4]/C
                         clock pessimism             -0.234     0.587    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.047     0.634    uart_bmpg_1/inst/upg_inst/uart_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.708%)  route 0.093ns (33.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554     0.554    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X33Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/Q
                         net (fo=4, routed)           0.093     0.787    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/tx_Buffer_Full
    SLICE_X32Y29         LUT6 (Prop_lut6_I2_O)        0.045     0.832 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.832    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[0]
    SLICE_X32Y29         FDSE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821     0.821    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X32Y29         FDSE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X32Y29         FDSE (Hold_fdse_C_D)         0.091     0.658    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.317%)  route 0.128ns (40.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554     0.554    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X31Y29         FDSE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDSE (Prop_fdse_C_Q)         0.141     0.695 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/Q
                         net (fo=13, routed)          0.128     0.822    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[2]
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.045     0.867 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.867    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[3]
    SLICE_X30Y29         FDSE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821     0.821    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X30Y29         FDSE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X30Y29         FDSE (Hold_fdse_C_D)         0.121     0.688    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/Q
                         net (fo=2, routed)           0.125     0.842    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[4]
    SLICE_X34Y28         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819     0.819    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X34Y28         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X34Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.660    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/s_axi_awaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.243%)  route 0.108ns (36.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556     0.556    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_awaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  uart_bmpg_1/inst/upg_inst/s_axi_awaddr_reg[3]/Q
                         net (fo=2, routed)           0.108     0.805    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_awaddr[1]
    SLICE_X31Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.850 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.850    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0
    SLICE_X31Y31         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823     0.823    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y31         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism             -0.253     0.570    
    SLICE_X31Y31         FDRE (Hold_fdre_C_D)         0.092     0.662    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.552     0.552    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X35Y27         FDSE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDSE (Prop_fdse_C_Q)         0.141     0.693 f  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/Q
                         net (fo=8, routed)           0.137     0.829    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg_n_0_[0]
    SLICE_X34Y27         LUT4 (Prop_lut4_I0_O)        0.045     0.874 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_i_1/O
                         net (fo=1, routed)           0.000     0.874    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read0
    SLICE_X34Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818     0.818    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X34Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/C
                         clock pessimism             -0.253     0.565    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.121     0.686    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y31     uart_bmpg_1/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y30     uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y32     uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y32     uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y28     uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y28     uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y30     uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y28     uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y26     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y26     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8    clock1/clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          621  Failing Endpoints,  Worst Slack       -2.161ns,  Total Violation     -496.172ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.161ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.284ns  (logic 0.580ns (7.002%)  route 7.704ns (92.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 308.650 - 304.348 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 301.557 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557   301.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456   302.013 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.145   305.158    Ifetc32_1/upg_done_o
    SLICE_X45Y33         LUT4 (Prop_lut4_I2_O)        0.124   305.282 r  Ifetc32_1/instmem_i_5/O
                         net (fo=15, routed)          4.559   309.841    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y0          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.496   308.650    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.565    
                         clock uncertainty           -0.319   308.246    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566   307.680    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.680    
                         arrival time                        -309.841    
  -------------------------------------------------------------------
                         slack                                 -2.161    

Slack (VIOLATED) :        -2.154ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.269ns  (logic 0.580ns (7.014%)  route 7.689ns (92.986%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 308.642 - 304.348 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 301.557 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557   301.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456   302.013 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.145   305.158    Ifetc32_1/upg_done_o
    SLICE_X45Y33         LUT4 (Prop_lut4_I2_O)        0.124   305.282 r  Ifetc32_1/instmem_i_5/O
                         net (fo=15, routed)          4.544   309.826    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.488   308.642    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.557    
                         clock uncertainty           -0.319   308.238    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   307.672    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.672    
                         arrival time                        -309.826    
  -------------------------------------------------------------------
                         slack                                 -2.154    

Slack (VIOLATED) :        -2.100ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.211ns  (logic 0.580ns (7.064%)  route 7.631ns (92.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 308.638 - 304.348 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 301.557 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557   301.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456   302.013 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.145   305.158    Ifetc32_1/upg_done_o
    SLICE_X45Y33         LUT4 (Prop_lut4_I2_O)        0.124   305.282 r  Ifetc32_1/instmem_i_5/O
                         net (fo=15, routed)          4.485   309.768    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.484   308.638    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.553    
                         clock uncertainty           -0.319   308.234    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   307.668    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.668    
                         arrival time                        -309.768    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.045ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.165ns  (logic 0.580ns (7.104%)  route 7.585ns (92.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 308.647 - 304.348 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 301.557 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557   301.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456   302.013 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.145   305.158    Ifetc32_1/upg_done_o
    SLICE_X45Y33         LUT4 (Prop_lut4_I2_O)        0.124   305.282 r  Ifetc32_1/instmem_i_5/O
                         net (fo=15, routed)          4.440   309.722    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.493   308.647    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.562    
                         clock uncertainty           -0.319   308.243    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   307.677    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.677    
                         arrival time                        -309.722    
  -------------------------------------------------------------------
                         slack                                 -2.045    

Slack (VIOLATED) :        -2.044ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.161ns  (logic 0.580ns (7.107%)  route 7.581ns (92.893%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 308.645 - 304.348 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 301.557 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557   301.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456   302.013 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.145   305.158    Ifetc32_1/upg_done_o
    SLICE_X45Y33         LUT4 (Prop_lut4_I2_O)        0.124   305.282 r  Ifetc32_1/instmem_i_5/O
                         net (fo=15, routed)          4.436   309.719    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.491   308.645    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.560    
                         clock uncertainty           -0.319   308.241    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   307.675    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.675    
                         arrival time                        -309.719    
  -------------------------------------------------------------------
                         slack                                 -2.044    

Slack (VIOLATED) :        -2.034ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.146ns  (logic 0.580ns (7.120%)  route 7.566ns (92.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 308.640 - 304.348 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 301.557 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557   301.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456   302.013 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.145   305.158    Ifetc32_1/upg_done_o
    SLICE_X45Y33         LUT4 (Prop_lut4_I2_O)        0.124   305.282 r  Ifetc32_1/instmem_i_5/O
                         net (fo=15, routed)          4.421   309.704    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.486   308.640    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.555    
                         clock uncertainty           -0.319   308.236    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   307.670    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.670    
                         arrival time                        -309.704    
  -------------------------------------------------------------------
                         slack                                 -2.034    

Slack (VIOLATED) :        -2.033ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.149ns  (logic 0.580ns (7.118%)  route 7.569ns (92.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 308.643 - 304.348 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 301.557 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557   301.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456   302.013 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.145   305.158    Ifetc32_1/upg_done_o
    SLICE_X45Y33         LUT4 (Prop_lut4_I2_O)        0.124   305.282 r  Ifetc32_1/instmem_i_5/O
                         net (fo=15, routed)          4.424   309.706    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.489   308.643    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.558    
                         clock uncertainty           -0.319   308.239    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   307.673    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.673    
                         arrival time                        -309.706    
  -------------------------------------------------------------------
                         slack                                 -2.033    

Slack (VIOLATED) :        -1.966ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.071ns  (logic 0.580ns (7.187%)  route 7.491ns (92.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 308.632 - 304.348 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 301.557 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557   301.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456   302.013 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.145   305.158    Ifetc32_1/upg_done_o
    SLICE_X45Y33         LUT4 (Prop_lut4_I2_O)        0.124   305.282 r  Ifetc32_1/instmem_i_5/O
                         net (fo=15, routed)          4.346   309.628    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.478   308.632    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.547    
                         clock uncertainty           -0.319   308.228    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   307.662    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.662    
                         arrival time                        -309.628    
  -------------------------------------------------------------------
                         slack                                 -1.966    

Slack (VIOLATED) :        -1.925ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.830ns  (logic 0.574ns (7.331%)  route 7.256ns (92.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 308.635 - 304.348 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 301.557 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557   301.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456   302.013 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.054   305.068    Ifetc32_1/upg_done_o
    SLICE_X53Y26         LUT4 (Prop_lut4_I2_O)        0.118   305.186 r  Ifetc32_1/instmem_i_16/O
                         net (fo=15, routed)          4.202   309.388    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.481   308.635    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.550    
                         clock uncertainty           -0.319   308.231    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.768   307.463    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.463    
                         arrival time                        -309.388    
  -------------------------------------------------------------------
                         slack                                 -1.925    

Slack (VIOLATED) :        -1.915ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.830ns  (logic 0.574ns (7.331%)  route 7.256ns (92.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 308.645 - 304.348 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 301.557 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.557   301.557    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.456   302.013 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.054   305.068    Ifetc32_1/upg_done_o
    SLICE_X53Y26         LUT4 (Prop_lut4_I2_O)        0.118   305.186 r  Ifetc32_1/instmem_i_16/O
                         net (fo=15, routed)          4.202   309.388    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.985   306.333    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.433 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.063    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.154 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.491   308.645    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.560    
                         clock uncertainty           -0.319   308.241    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.768   307.473    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.473    
                         arrival time                        -309.388    
  -------------------------------------------------------------------
                         slack                                 -1.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.677ns  (logic 0.186ns (6.947%)  route 2.491ns (93.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns = ( 502.465 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558   500.558    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141   500.699 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.664   501.363    executs32_1/upg_done_o
    SLICE_X43Y30         LUT4 (Prop_lut4_I3_O)        0.045   501.408 r  executs32_1/ram_i_8/O
                         net (fo=15, routed)          1.827   503.235    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.116   501.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.171 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.482    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.589 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.876   502.465    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.512    
                         clock uncertainty            0.319   502.830    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   503.013    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -503.013    
                         arrival time                         503.235    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.683ns  (logic 0.186ns (6.934%)  route 2.497ns (93.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 502.460 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558   500.558    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141   500.699 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.664   501.363    executs32_1/upg_done_o
    SLICE_X43Y30         LUT4 (Prop_lut4_I3_O)        0.045   501.408 r  executs32_1/ram_i_8/O
                         net (fo=15, routed)          1.832   503.240    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.116   501.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.171 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.482    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.589 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.871   502.460    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.507    
                         clock uncertainty            0.319   502.825    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   503.008    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -503.008    
                         arrival time                         503.240    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.693ns  (logic 0.186ns (6.908%)  route 2.507ns (93.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns = ( 502.464 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558   500.558    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141   500.699 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.713   501.412    executs32_1/upg_done_o
    SLICE_X45Y32         LUT4 (Prop_lut4_I3_O)        0.045   501.457 r  executs32_1/ram_i_5/O
                         net (fo=15, routed)          1.794   503.250    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.116   501.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.171 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.482    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.589 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.875   502.464    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.511    
                         clock uncertainty            0.319   502.829    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183   503.012    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -503.012    
                         arrival time                         503.250    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.695ns  (logic 0.186ns (6.901%)  route 2.509ns (93.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 502.461 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558   500.558    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141   500.699 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.664   501.363    executs32_1/upg_done_o
    SLICE_X43Y30         LUT4 (Prop_lut4_I3_O)        0.045   501.408 r  executs32_1/ram_i_8/O
                         net (fo=15, routed)          1.845   503.253    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.116   501.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.171 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.482    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.589 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.872   502.461    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.508    
                         clock uncertainty            0.319   502.826    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   503.009    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -503.010    
                         arrival time                         503.253    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.711ns  (logic 0.186ns (6.862%)  route 2.525ns (93.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns = ( 502.466 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558   500.558    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141   500.699 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.731   501.429    executs32_1/upg_done_o
    SLICE_X51Y25         LUT4 (Prop_lut4_I3_O)        0.045   501.474 r  executs32_1/ram_i_11/O
                         net (fo=15, routed)          1.794   503.268    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.116   501.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.171 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.482    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.589 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.877   502.466    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.513    
                         clock uncertainty            0.319   502.831    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   503.014    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -503.014    
                         arrival time                         503.268    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.716ns  (logic 0.186ns (6.849%)  route 2.530ns (93.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns = ( 502.465 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558   500.558    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141   500.699 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.757   501.456    executs32_1/upg_done_o
    SLICE_X53Y26         LUT4 (Prop_lut4_I3_O)        0.045   501.501 r  executs32_1/ram_i_16/O
                         net (fo=15, routed)          1.772   503.273    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.116   501.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.171 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.482    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.589 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.876   502.465    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.512    
                         clock uncertainty            0.319   502.830    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183   503.013    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -503.013    
                         arrival time                         503.273    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.721ns  (logic 0.186ns (6.837%)  route 2.535ns (93.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns = ( 502.469 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558   500.558    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141   500.699 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.550   501.248    executs32_1/upg_done_o
    SLICE_X40Y29         LUT4 (Prop_lut4_I3_O)        0.045   501.293 r  executs32_1/ram_i_6/O
                         net (fo=15, routed)          1.985   503.278    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.116   501.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.171 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.482    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.589 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.880   502.469    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.516    
                         clock uncertainty            0.319   502.834    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   503.017    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -503.017    
                         arrival time                         503.278    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.720ns  (logic 0.186ns (6.838%)  route 2.534ns (93.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns = ( 502.466 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558   500.558    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141   500.699 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.713   501.412    executs32_1/upg_done_o
    SLICE_X45Y32         LUT4 (Prop_lut4_I3_O)        0.045   501.457 r  executs32_1/ram_i_5/O
                         net (fo=15, routed)          1.821   503.278    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.116   501.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.171 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.482    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.589 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.877   502.466    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.513    
                         clock uncertainty            0.319   502.831    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183   503.014    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -503.014    
                         arrival time                         503.278    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.717ns  (logic 0.186ns (6.846%)  route 2.531ns (93.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 502.461 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558   500.558    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141   500.699 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.731   501.429    executs32_1/upg_done_o
    SLICE_X51Y25         LUT4 (Prop_lut4_I3_O)        0.045   501.474 r  executs32_1/ram_i_11/O
                         net (fo=15, routed)          1.800   503.275    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.116   501.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.171 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.482    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.589 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.872   502.461    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.508    
                         clock uncertainty            0.319   502.826    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183   503.009    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -503.010    
                         arrival time                         503.275    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.730ns  (logic 0.186ns (6.814%)  route 2.544ns (93.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns = ( 502.469 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558   500.558    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141   500.699 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.731   501.429    executs32_1/upg_done_o
    SLICE_X51Y25         LUT4 (Prop_lut4_I3_O)        0.045   501.474 r  executs32_1/ram_i_11/O
                         net (fo=15, routed)          1.813   503.288    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.116   501.116    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.171 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.482    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.589 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.880   502.469    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.516    
                         clock uncertainty            0.319   502.834    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183   503.017    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -503.017    
                         arrival time                         503.287    
  -------------------------------------------------------------------
                         slack                                  0.270    





