UART Loopback
Taleen Sarkissian
Fall 2018

Files icluded:

clock_divide.v
> divides the clock to match UPDuino baud rate

send.v
> sends data bit by bit

receive.v
> receives data bit by bit

UART.v
> initializes components of UART module