;redcode
;assert 1
	SPL 0, <-702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	JMP 0
	MOV #-307, <-20
	SUB <100, 90
	SLT @0, @2
	SUB @-127, 100
	CMP @-127, 100
	CMP #0, -70
	SUB #0, -70
	SUB <100, 90
	SUB @127, 106
	ADD #270, <0
	SUB -200, 0
	SUB @0, 0
	SUB -207, <-120
	SUB -207, <-120
	ADD -130, 9
	CMP -0, 7
	CMP #2, -81
	SLT 12, @10
	SUB @127, 166
	ADD -801, <-20
	JMP -7, @-327
	JMP -7, @-327
	CMP -207, <-120
	DAT #0, #900
	ADD 270, 661
	JMN -7, @-20
	CMP @-127, 100
	MOV 90, -910
	SUB @0, @2
	SUB #100, -100
	SUB 270, 661
	SUB @127, 166
	SUB @127, 166
	CMP @127, 166
	ADD 0, 900
	JMZ -0, 8
	SUB #2, -81
	SPL 0, <-702
	MOV -7, <-20
	CMP @121, 103
	MOV #-307, <-20
	SPL 0, <-702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
