// Seed: 3482814847
module module_0 ();
  wire id_1, id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output tri0 id_2,
    output wand id_3,
    output wire id_4,
    input wor id_5,
    input tri0 void id_6
);
  nand (id_2, id_5, id_6);
  always id_4 = id_1 * id_1;
  module_0();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  if (id_1 ^ 1) begin
    id_2(
        1'b0, id_1, this, 1, id_1, 1, id_1
    );
  end
  wire id_3;
  for (id_4 = id_1; id_4; id_4 = id_4) reg id_5;
  initial if (1) id_5 <= id_4;
  module_0();
endmodule
