<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Refereed Workshop Papers / Poster Presentations<br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2013</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ipdps.org/ipdps2013/2013_phd_forum.html' target=_blank>IPDPSW</a></span></td><td align='justify'><span class=mars4_>Lifeng Nai and Hsien-Hsin S. Lee. "<b>Reducing False Transactional Conflicts With Speculative Sub-blocking State - An Empirical Study for ASF Transactional Memory System</b>." In <i>the 27th International Symposium on Parallel & Distributed Processing Workshops and PhD Forum</i>, Boston, MA, May, 2013.<br>[<a href='/pub/ipdpsw13.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2012</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://sites.google.com/site/wddd12/' target=_blank>WDDD</a></span></td><td align='justify'><span class=mars4_>Sungkap Yeo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Can Multi-Level Cell PCM Be Reliable and Usable? Analyzing the Impact of Resistance Drift</b>." In <i>the 10th Annual Workshop on Duplicating, Deconstructing and Debunking in conjunction with the 39th International Symposium on Computer Architecture</i>, Portland, OR, June, 2012.<br>[<a href='/pub/wddd12.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2010</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://3dtest.tttc-events.org/' target=_blank>3D-TEST</a></span></td><td align='justify'><span class=mars4_>Dean Lewis, Michael Healy, Mohammad Hossain, Tzu-Wei Lin, Mohit Pathak, Hemant Sane, Sung Kyu Lim, Gabriel Loh, and Hsien-Hsin S. Lee. "<b>Design and test of 3D-MAPS, a 3D Die-Stack Many-Core Processor</b>." In <i>the first IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (poster)</i>, Austin, Texas, November, 2010.<br>[<a href='/pub/3dtest10.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2009</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.date-conference.com/node/552' target=_blank>3D Integration</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Test Strategies for 3D Die Stacked Integrated Circuits</b>." In <i>Workshop on 3D Integration --- Technology, Architecture, Design, Automation, and Test in conjunction with Design, Automation and Test in Europe (DATE-09)</i>, Nice, France, April, 2009.<br>[<a href='/pub/date3d09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.jilp.org/dpc' target=_blank>DPC </a></span></td><td align='justify'><span class=mars4_>Ahmad Sharif and Hsien-Hsin S. Lee. "<b>Data Prefetching Mechanism by Exploiting Global and Local Access Patterns</b>." In <i>The Journal of Instruction-Level Parallelism Data Prefetching Championship (DPC-1)</i>, Raleigh, NC, February, 2009.<br> [<a href='/present/dpc09.ppt'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2008</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cercs.gatech.edu/mmcs08/' target=_blank>MMCS08</a></span></td><td align='justify'><span class=mars4_>Hrishikesh Amur, Ripal Nathuji, Mrinmoy Ghosh, Karsten Schwan, and Hsien-Hsin S. Lee. "<b>IdlePower: Application-Aware Management of Processor Idle States</b>." In <i>Workshop on Managed Many-Core Systems co-located with ACM/IEEE International Symposium on High Performance Distributed Computing</i>, Boston, MA, June, 2008.<br>[<a href='/pub/mmcs08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://cccp.eecs.umich.edu/pespma/' target=_blank>PESPMA08</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo and Hsien-Hsin S. Lee. "<b>Helper Transactions: Enabling Thread-Level Speculation via A Transactional Memory System</b>." In <i>Workshop on Parallel Execution of Sequential Programs on Multi-core Architectures in conjuction with ACM/IEEE International Symposium on Computer Architecture (ISCA-35)</i>, Beijing, China, June, 2008.<br>[<a href='/pub/pespma08.pdf'>pdf</a>] [<a href='/present/pespma08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cse.ucsd.edu/users/swanson/WACI-VI/' target=_blank>WACI-VI</a></span></td><td align='justify'><span class=mars4_>Eric Fontaine and Hsien-Hsin S. Lee. "<b>Bicephaly: Maximizing Bandwidth by Duplexing Power and Data</b>." In <i>Workshop on Wild and Crazy Ideas in conjunction with International Conference on Architectural Support for Programming Languages and Operating Systems</i>, Seattle, WA, February, 2008.<br>[<a href='/pub/waci08.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2007</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ll.mit.edu/HPEC/2007/index.html' target=_blank>HPEC-07 </a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, Marsha Eng, and Hsien-Hsin S. Lee. "<b>POD: A Parallel-On-Die Architecture</b>." In <i>the 11th Annual Workshop on High Performance Embedded Computing</i>, Lexington, Massachusetts, September, 2007. (<font color=red>One of four finalists for the Best Paper Award.</font>)<br>[<a href='/pub/hpec07.pdf'>pdf</a>] [<a href='/present/hpec07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://conferences.ece.ubc.ca/isfpga2007/' target=_blank>FPGA07</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, Shih-Lien Lu, and John Shen. "<b>Coherence Traffic Considered Harmful - An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems</b>." In <i>the 15th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays</i>, Monterey, CA, February, 2007.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eecg.toronto.edu/~moshovos/CMPMSI07/' target=_blank>CMPMSI </a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>Analyzing Performance Vulnerability due to Resource Denial-of-Service Attack on Chip Multiprocessors</b>." In <i>Workshop on Chip Multiprocessor Memory Systems and Interconnects in conjunction with the 13th International Conference on High-Performance Computer Architecture</i>, Phoenix, Arizona, February, 2007.<br>[<a href='/pub/cmpmsi07.pdf'>pdf</a>] [<a href='/present/cmpmsi07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://moss.csc.ncsu.edu/~mueller/esns07/' target=_blank>ESNS07 </a></span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Santosh Pande. "<b>Secure Processing On-Chip</b>." In <i>Army Research Office Planning Workshop on Embedded Systems and Network Security</i>, Raleigh, North Carolina, February, 2007.<br>[<a href='/pub/esns07.pdf'>pdf</a>] [<a href='/present/esns07.ppt'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2006</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.sigda.org/daforum/' target=_blank>SIGDA Ph.D. forum</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh and Hsien-Hsin S. Lee. "<b>Integration of Cache Coherence Protocols for MPSoCs and Coherence Traffic Evaluation using FPGA</b>." In <i>the 9th SIGDA Ph.D. forum in conjunction with the 43rd Design Automation Conference</i>, San Francisco, CA, July, 2006.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2006/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, Shih-Lien Lu, and John Shen. "<b>Initial Observations of Hardware/Software Co-Simulation using FPGA in Architecture Research</b>." In <i>Workshop on Architecture Research using FPGA Platforms in conjunction with International Symposium on High-Performance Computer Architecture</i>, Austin, Texas, February, 2006.<br>[<a href='/pub/warfp06.pdf'>pdf</a>] [<a href='/present/warfp06.pps'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2005</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>Perf. Monitor Design</span></td><td align='justify'><span class=mars4_>Martin Schulz, Brian White, Sally A. McKee, and Hsien-Hsin Lee. "<b>A Vision for Next Generation System Monitoring</b>." In <i>Workshop on Hardware Performance Monitor Design and Functionality in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br> [<a href='/present/monitor05.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2005/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, Sally A. McKee, and Martin Schulz. "<b>Evaluating System-wide Monitoring Capsule Design Using Xilinx Virtex-II Pro FPGA</b>." In <i>Workshop on Architecture Research using FPGA Platforms  in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br>[<a href='/pub/warfp05-1.pdf'>pdf</a>] [<a href='/present/warfp05-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2005/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Christopher R. Clark, Ripal Nathuji, and Hsien-Hsin S. Lee. "<b>Using an FPGA as a Prototyping Platform for Multi-core Processor Applications</b>." In <i>Workshop on Architectural Research using FPGA Platforms  in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br>[<a href='/pub/warfp05-2.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2004</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>WASSA</span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, and Mrinmoy Ghosh. "<b>Towards the Issues in Architectural Support for Protection of Software Execution</b>." In <i>the Workshop on Architectural Support for Security and Anti-Virus in conjunction with the 11th International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.1-10, Boston, MA, October, 2004.<br>[<a href='/pub/wassa04.pdf'>pdf</a>] [<a href='/present/wassa04.ppt'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2003</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>WCED</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee, Joshua B. Fryman, A. Utku Diril, and Yuvraj S. Dhillon. "<b>The Elusive Metric for Low-Power Architecture Research</b>." In <i>the Workshop on Complexity-Effective Design in conjunction with the 30th International Symposium on Computer Architecture</i>, San Diego, California, June, 2003.<br>[<a href='/pub/wced03.pdf'>pdf</a>] [<a href='/present/wced03.ppt'>slides</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
