<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='60' type='1205'/>
<use f='llvm/clang/lib/CodeGen/CGBuiltin.cpp' l='15345' u='r' c='_ZN5clang7CodeGen15CodeGenFunction21EmitAMDGPUBuiltinExprEjPKNS_8CallExprE'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='60'>// llvm.amdgcn.ds.consume</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='2604' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel23SelectINTRINSIC_W_CHAINEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1731' c='_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3069' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4265' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1108' c='_ZNK4llvm16SITargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1189' c='_ZNK4llvm16SITargetLowering20getAddrModeArgumentsEPNS_13IntrinsicInstERNS_15SmallVectorImplIPNS_5ValueEEERPNS_4TypeE'/>
