Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Sep 18 00:32:58 2020
| Host         : LAPTOP-269KMLDC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file nidhogg_timing_summary_routed.rpt -warn_on_violation -rpx nidhogg_timing_summary_routed.rpx
| Design       : nidhogg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/db_clk/O_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: my_keyboard/my_PS2Receiver/keycode_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hblnk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/hcount_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vblnk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_timing/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 47 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.894      -62.947                     92                 1567        0.018        0.000                      0                 1567        3.000        0.000                       0                   833  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
clk              {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk  {0.000 10.000}     20.000          50.000          
  clk_65MHz_clk  {0.000 7.692}      15.385          65.000          
  clkfbout_clk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                3.000        0.000                       0                     1  
  clk_50MHz_clk       11.634        0.000                      0                  524        0.122        0.000                      0                  524        9.500        0.000                       0                   239  
  clk_65MHz_clk       -0.542       -3.481                     12                  963        0.018        0.000                      0                  963        6.712        0.000                       0                   590  
  clkfbout_clk                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_65MHz_clk  clk_50MHz_clk       -0.577       -0.577                      1                    1        0.068        0.000                      0                    1  
clk_50MHz_clk  clk_65MHz_clk       -0.894      -58.889                     79                   79        0.066        0.000                      0                   79  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk
  To Clock:  clk_50MHz_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.634ns  (required time - arrival time)
  Source:                 my_keyboard/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_keyboard/sword_pos_nxt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk rise@20.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 1.658ns (21.521%)  route 6.046ns (78.479%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout2_buf/O
                         net (fo=228, routed)         1.560    -0.952    my_keyboard/clk_50MHz
    SLICE_X53Y18         FDRE                                         r  my_keyboard/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  my_keyboard/counter_reg[16]/Q
                         net (fo=7, routed)           1.005     0.510    my_keyboard/counter_reg_n_0_[16]
    SLICE_X52Y16         LUT4 (Prop_lut4_I3_O)        0.150     0.660 f  my_keyboard/counters_counter[6]_i_9/O
                         net (fo=2, routed)           0.811     1.470    my_keyboard/counters_counter[6]_i_9_n_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I0_O)        0.328     1.798 f  my_keyboard/RP_x_pos_nxt[11]_i_7/O
                         net (fo=1, routed)           0.662     2.461    my_keyboard/RP_x_pos_nxt[11]_i_7_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.585 r  my_keyboard/RP_x_pos_nxt[11]_i_3/O
                         net (fo=3, routed)           0.902     3.486    my_keyboard/RP_x_pos_nxt[11]_i_3_n_0
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.150     3.636 f  my_keyboard/RP_y_pos_nxt[11]_i_5/O
                         net (fo=3, routed)           0.912     4.548    my_keyboard/RP_y_pos_nxt[11]_i_5_n_0
    SLICE_X48Y26         LUT3 (Prop_lut3_I2_O)        0.326     4.874 r  my_keyboard/RP_x_sword_pos[11]_i_5/O
                         net (fo=5, routed)           1.018     5.892    my_keyboard/RP_x_sword_pos[11]_i_5_n_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I0_O)        0.124     6.016 r  my_keyboard/sword_pos_nxt[4]_i_1/O
                         net (fo=5, routed)           0.737     6.753    my_keyboard/sword_pos_nxt[4]_i_1_n_0
    SLICE_X38Y28         FDRE                                         r  my_keyboard/sword_pos_nxt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    16.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=228, routed)         1.433    18.438    my_keyboard/clk_50MHz
    SLICE_X38Y28         FDRE                                         r  my_keyboard/sword_pos_nxt_reg[0]/C
                         clock pessimism              0.564    19.001    
                         clock uncertainty           -0.091    18.910    
    SLICE_X38Y28         FDRE (Setup_fdre_C_R)       -0.524    18.386    my_keyboard/sword_pos_nxt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.386    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 11.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clk/inst/clk_50MHz_clk
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.037    my_clk/inst/clk_50MHz_clk_en_clk
    SLICE_X35Y39         FDCE                                         r  my_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.896 r  my_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.840    my_clk/inst/seq_reg2[0]
    SLICE_X35Y39         FDCE                                         r  my_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clk/inst/clk_50MHz_clk
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.303    my_clk/inst/clk_50MHz_clk_en_clk
    SLICE_X35Y39         FDCE                                         r  my_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.037    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.075    -0.962    my_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.962    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    my_clk/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y14     my_keyboard/LP_change_legs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y14     my_keyboard/LP_change_legs_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_65MHz_clk
  To Clock:  clk_65MHz_clk

Setup :           12  Failing Endpoints,  Worst Slack       -0.542ns,  Total Violation       -3.481ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.542ns  (required time - arrival time)
  Source:                 my_background/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_board_control/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk rise@15.385ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        15.849ns  (logic 10.142ns (63.991%)  route 5.707ns (36.009%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 13.836 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661    -2.608    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clk/inst/clkout3_buf/O
                         net (fo=579, routed)         1.561    -0.951    my_background/clk_65MHz
    SLICE_X15Y16         FDRE                                         r  my_background/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  my_background/vcount_out_reg[3]/Q
                         net (fo=11, routed)          0.494    -0.000    my_background/Q[3]
    SLICE_X12Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     0.520 r  my_background/rgb_out_nxt3_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.520    my_background/rgb_out_nxt3_i_3_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.637 r  my_background/rgb_out_nxt3_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.637    my_background/rgb_out_nxt3_i_2_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.876 r  my_background/rgb_out_nxt3_i_1/O[2]
                         net (fo=64, routed)          0.772     1.647    my_board_control/A[10]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.213     5.860 r  my_board_control/rgb_out_nxt3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.862    my_board_control/rgb_out_nxt3__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  my_board_control/rgb_out_nxt3__1/P[0]
                         net (fo=2, routed)           0.958     8.338    my_board_control/p_1_in[17]
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124     8.462 r  my_board_control/rgb_out[9]_i_142/O
                         net (fo=1, routed)           0.000     8.462    my_board_control/rgb_out[9]_i_142_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.012 r  my_board_control/rgb_out_reg[9]_i_126/CO[3]
                         net (fo=1, routed)           0.000     9.012    my_board_control/rgb_out_reg[9]_i_126_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.346 r  my_board_control/rgb_out_reg[9]_i_131/O[1]
                         net (fo=2, routed)           1.027    10.373    my_board_control/rgb_out_nxt3[21]
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.303    10.676 r  my_board_control/rgb_out[9]_i_93/O
                         net (fo=1, routed)           0.000    10.676    my_board_control/rgb_out[9]_i_93_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.209 r  my_board_control/rgb_out_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.209    my_board_control/rgb_out_reg[9]_i_44_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.326 r  my_board_control/rgb_out_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.326    my_board_control/rgb_out_reg[9]_i_41_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.641 f  my_board_control/rgb_out_reg[9]_i_42/O[3]
                         net (fo=2, routed)           0.611    12.252    my_board_control/rgb_out_nxt22_out[31]
    SLICE_X12Y9          LUT6 (Prop_lut6_I2_O)        0.307    12.559 f  my_board_control/rgb_out[11]_i_28/O
                         net (fo=1, routed)           0.171    12.730    my_board_control/rgb_out[11]_i_28_n_0
    SLICE_X12Y9          LUT5 (Prop_lut5_I4_O)        0.124    12.854 r  my_board_control/rgb_out[11]_i_15/O
                         net (fo=2, routed)           0.314    13.168    my_board_control/rgb_out[11]_i_15_n_0
    SLICE_X12Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.292 f  my_board_control/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.794    14.086    my_board_control/rgb_out[11]_i_7_n_0
    SLICE_X13Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.210 r  my_board_control/rgb_out[5]_i_2/O
                         net (fo=1, routed)           0.564    14.774    my_board_control/rgb_out[5]_i_2_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.898 r  my_board_control/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000    14.898    my_board_control/rgb_out[5]_i_1_n_0
    SLICE_X15Y12         FDRE                                         r  my_board_control/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    10.717 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581    12.298    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  my_clk/inst/clkout3_buf/O
                         net (fo=579, routed)         1.446    13.836    my_board_control/clk_65MHz
    SLICE_X15Y12         FDRE                                         r  my_board_control/rgb_out_reg[5]/C
                         clock pessimism              0.578    14.413    
                         clock uncertainty           -0.087    14.326    
    SLICE_X15Y12         FDRE (Setup_fdre_C_D)        0.031    14.357    my_board_control/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                         -14.898    
  -------------------------------------------------------------------
                         slack                                 -0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 LP_y_pos_cdc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LP_y_pos_65MHz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.537%)  route 0.207ns (59.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=579, routed)         0.557    -0.624    pclk
    SLICE_X37Y17         FDRE                                         r  LP_y_pos_cdc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  LP_y_pos_cdc_reg[1]/Q
                         net (fo=1, routed)           0.207    -0.277    LP_y_pos_cdc[1]
    SLICE_X35Y18         FDRE                                         r  LP_y_pos_65MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout3_buf/O
                         net (fo=579, routed)         0.822    -0.868    pclk
    SLICE_X35Y18         FDRE                                         r  LP_y_pos_65MHz_reg[1]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.070    -0.294    LP_y_pos_65MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65MHz_clk
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { my_clk/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y1      my_image_sign_right/rgb_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y10     my_playerL/hsync_out_reg_srl4___my_playerL_hsync_out_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X34Y10     my_playerL/hsync_out_reg_srl4___my_playerL_hsync_out_reg_r/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk
  To Clock:  clkfbout_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clk/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_65MHz_clk
  To Clock:  clk_50MHz_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.577ns,  Total Violation       -0.577ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.577ns  (required time - arrival time)
  Source:                 my_death_control/pos_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pos_reset_cdc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_50MHz_clk rise@140.000ns - clk_65MHz_clk rise@138.462ns)
  Data Path Delay:        1.619ns  (logic 0.456ns (28.165%)  route 1.163ns (71.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 138.438 - 140.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 137.502 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                    138.462   138.462 r  
    W5                                                0.000   138.462 r  clk (IN)
                         net (fo=0)                   0.000   138.462    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   139.920 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   141.153    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   134.192 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.661   135.854    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   135.950 r  my_clk/inst/clkout3_buf/O
                         net (fo=579, routed)         1.552   137.502    my_death_control/clk_65MHz
    SLICE_X40Y21         FDRE                                         r  my_death_control/pos_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.456   137.958 r  my_death_control/pos_reset_reg/Q
                         net (fo=2, routed)           1.163   139.121    pos_reset
    SLICE_X40Y22         FDRE                                         r  pos_reset_cdc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                    140.000   140.000 r  
    W5                                                0.000   140.000 r  clk (IN)
                         net (fo=0)                   0.000   140.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   141.388 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.550    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   135.332 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   136.914    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   137.005 r  my_clk/inst/clkout2_buf/O
                         net (fo=228, routed)         1.433   138.438    kclk
    SLICE_X40Y22         FDRE                                         r  pos_reset_cdc_reg/C
                         clock pessimism              0.398   138.836    
                         clock uncertainty           -0.211   138.625    
    SLICE_X40Y22         FDRE (Setup_fdre_C_D)       -0.081   138.544    pos_reset_cdc_reg
  -------------------------------------------------------------------
                         required time                        138.544    
                         arrival time                        -139.121    
  -------------------------------------------------------------------
                         slack                                 -0.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 my_death_control/pos_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pos_reset_cdc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk rise@0.000ns - clk_65MHz_clk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.395%)  route 0.518ns (78.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout3_buf/O
                         net (fo=579, routed)         0.553    -0.628    my_death_control/clk_65MHz
    SLICE_X40Y21         FDRE                                         r  my_death_control/pos_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  my_death_control/pos_reset_reg/Q
                         net (fo=2, routed)           0.518     0.031    pos_reset
    SLICE_X40Y22         FDRE                                         r  pos_reset_cdc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout2_buf/O
                         net (fo=228, routed)         0.820    -0.870    kclk
    SLICE_X40Y22         FDRE                                         r  pos_reset_cdc_reg/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.211    -0.104    
    SLICE_X40Y22         FDRE (Hold_fdre_C_D)         0.066    -0.038    pos_reset_cdc_reg
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk
  To Clock:  clk_65MHz_clk

Setup :           79  Failing Endpoints,  Worst Slack       -0.894ns,  Total Violation      -58.889ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.894ns  (required time - arrival time)
  Source:                 my_keyboard/RP_y_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RP_y_pos_cdc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_65MHz_clk rise@61.538ns - clk_50MHz_clk rise@60.000ns)
  Data Path Delay:        1.955ns  (logic 0.456ns (23.321%)  route 1.499ns (76.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 59.976 - 61.538 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 59.041 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  clk (IN)
                         net (fo=0)                   0.000    60.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    55.731 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    57.392    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    57.488 r  my_clk/inst/clkout2_buf/O
                         net (fo=228, routed)         1.553    59.041    my_keyboard/clk_50MHz
    SLICE_X41Y29         FDRE                                         r  my_keyboard/RP_y_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.456    59.497 r  my_keyboard/RP_y_pos_reg[10]/Q
                         net (fo=5, routed)           1.499    60.997    RP_y_pos[10]
    SLICE_X41Y27         FDRE                                         r  RP_y_pos_cdc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                     61.538    61.538 r  
    W5                                                0.000    61.538 r  clk (IN)
                         net (fo=0)                   0.000    61.538    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    62.926 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.088    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    56.871 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581    58.452    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    58.543 r  my_clk/inst/clkout3_buf/O
                         net (fo=579, routed)         1.433    59.976    pclk
    SLICE_X41Y27         FDRE                                         r  RP_y_pos_cdc_reg[10]/C
                         clock pessimism              0.398    60.375    
                         clock uncertainty           -0.211    60.164    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)       -0.061    60.103    RP_y_pos_cdc_reg[10]
  -------------------------------------------------------------------
                         required time                         60.103    
                         arrival time                         -60.997    
  -------------------------------------------------------------------
                         slack                                 -0.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_keyboard/LP_y_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LP_y_pos_cdc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk rise@0.000ns - clk_50MHz_clk rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.628%)  route 0.511ns (78.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    my_clk/inst/clk_50MHz_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clk/inst/clkout2_buf/O
                         net (fo=228, routed)         0.557    -0.624    my_keyboard/clk_50MHz
    SLICE_X36Y17         FDRE                                         r  my_keyboard/LP_y_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_keyboard/LP_y_pos_reg[2]/Q
                         net (fo=5, routed)           0.511     0.028    LP_y_pos[2]
    SLICE_X37Y17         FDRE                                         r  LP_y_pos_cdc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk/inst/clk_in1_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.718    my_clk/inst/clk_65MHz_clk
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clk/inst/clkout3_buf/O
                         net (fo=579, routed)         0.824    -0.866    pclk
    SLICE_X37Y17         FDRE                                         r  LP_y_pos_cdc_reg[2]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.211    -0.100    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.061    -0.039    LP_y_pos_cdc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.066    





