# vsim -c -classdebug -voptargs="+acc" "+UVM_TESTNAME=test_no_6" "+UVM_VERBOSITY=LOW" work.testbench -do "coverage save -onexit ucdb/ucdb_test_no_6.ucdb; run -all; quit -f; exit" 
# Start time: 10:28:23 on Feb 12,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.port_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.base_pack(fast)
# Loading work.config_pack(fast)
# Loading work.item_pack(fast)
# Loading work.port_agent_pack(fast)
# Loading work.memory_interface(fast)
# Loading work.memory_agent_pack(fast)
# Loading work.control_interface(fast)
# Loading work.control_agent_pack(fast)
# Loading work.reset_interface(fast)
# Loading work.reset_agent_pack(fast)
# Loading work.seq_pack(fast)
# Loading work.env_pack(fast)
# Loading work.test_pack(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.reset_interface_sv_unit(fast)
# Loading work.reset_interface(fast)
# Loading work.memory_interface_sv_unit(fast)
# Loading work.memory_interface(fast)
# Loading work.control_interface_sv_unit(fast)
# Loading work.control_interface(fast)
# Loading work.port_interface_sv_unit(fast)
# Loading work.port_interface(fast)
# Loading work.switch(fast)
# Loading work.fifo(fast)
# Loading work.port_fsm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /opt/questa/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# coverage save -onexit ucdb/ucdb_test_no_6.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test test_no_6...
# Warning: In instance '\/env_pack::coverage::event_cvg ' the 'option.per_instance' is set to '0' (false). Assignment to members 'weight', 'goal' and 'comment' of 'option' would not have any effect.
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 test_no_6                   -     @496 
#   env                        environment                 -     @507 
#     cov                      coverage                    -     @721 
#       an_port_control        uvm_analysis_imp_control    -     @760 
#       an_port_memory         uvm_analysis_imp_memory     -     @776 
#       an_port_port_0         uvm_analysis_imp_port_0     -     @728 
#       an_port_port_1         uvm_analysis_imp_port_1     -     @736 
#       an_port_port_2         uvm_analysis_imp_port_2     -     @744 
#       an_port_port_3         uvm_analysis_imp_port_3     -     @752 
#       an_port_reset          uvm_analysis_imp_reset      -     @768 
#     ctrl_agent               control_agent               -     @591 
#       control_agent_driver   control_driver              -     @923 
#         rsp_port             uvm_analysis_port           -     @938 
#         seq_item_port        uvm_seq_item_pull_port      -     @930 
#       control_agent_monitor  control_monitor             -     @946 
#         mon_an_port          uvm_analysis_port           -     @966 
#       control_agent_seqr     uvm_sequencer               -     @814 
#         rsp_export           uvm_analysis_export         -     @821 
#         seq_item_export      uvm_seq_item_pull_imp       -     @915 
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     mem_agent                memory_agent                -     @598 
#       memory_agent_driver    memory_driver               -     @1091
#         rsp_port             uvm_analysis_port           -     @1106
#         seq_item_port        uvm_seq_item_pull_port      -     @1098
#       memory_agent_monitor   memory_monitor              -     @1114
#         mon_an_port          uvm_analysis_port           -     @1138
#       memory_agent_seqr      uvm_sequencer               -     @982 
#         rsp_export           uvm_analysis_export         -     @989 
#         seq_item_export      uvm_seq_item_pull_imp       -     @1083
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_0_agent             port_agent                  -     @544 
#       port_0_driver          port_driver                 -     @1319
#         rsp_port             uvm_analysis_port           -     @1334
#         seq_item_port        uvm_seq_item_pull_port      -     @1326
#       port_0_monitor         port_monitor                -     @1344
#         mon_an_port          uvm_analysis_port           -     @1361
#       port_0_seqr            port_sequencer              -     @1155
#         export_port          uvm_analysis_export         -     @1264
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1272
#           analysis_export    uvm_analysis_imp            -     @1311
#           get_ap             uvm_analysis_port           -     @1303
#           get_peek_export    uvm_get_peek_imp            -     @1287
#           put_ap             uvm_analysis_port           -     @1295
#           put_export         uvm_put_imp                 -     @1279
#         rsp_export           uvm_analysis_export         -     @1162
#         seq_item_export      uvm_seq_item_pull_imp       -     @1256
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_1_agent             port_agent                  -     @552 
#       port_1_driver          port_driver                 -     @1542
#         rsp_port             uvm_analysis_port           -     @1557
#         seq_item_port        uvm_seq_item_pull_port      -     @1549
#       port_1_monitor         port_monitor                -     @1567
#         mon_an_port          uvm_analysis_port           -     @1584
#       port_1_seqr            port_sequencer              -     @1378
#         export_port          uvm_analysis_export         -     @1487
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1495
#           analysis_export    uvm_analysis_imp            -     @1534
#           get_ap             uvm_analysis_port           -     @1526
#           get_peek_export    uvm_get_peek_imp            -     @1510
#           put_ap             uvm_analysis_port           -     @1518
#           put_export         uvm_put_imp                 -     @1502
#         rsp_export           uvm_analysis_export         -     @1385
#         seq_item_export      uvm_seq_item_pull_imp       -     @1479
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_2_agent             port_agent                  -     @560 
#       port_2_driver          port_driver                 -     @1765
#         rsp_port             uvm_analysis_port           -     @1780
#         seq_item_port        uvm_seq_item_pull_port      -     @1772
#       port_2_monitor         port_monitor                -     @1790
#         mon_an_port          uvm_analysis_port           -     @1807
#       port_2_seqr            port_sequencer              -     @1601
#         export_port          uvm_analysis_export         -     @1710
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1718
#           analysis_export    uvm_analysis_imp            -     @1757
#           get_ap             uvm_analysis_port           -     @1749
#           get_peek_export    uvm_get_peek_imp            -     @1733
#           put_ap             uvm_analysis_port           -     @1741
#           put_export         uvm_put_imp                 -     @1725
#         rsp_export           uvm_analysis_export         -     @1608
#         seq_item_export      uvm_seq_item_pull_imp       -     @1702
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_3_agent             port_agent                  -     @568 
#       port_3_driver          port_driver                 -     @1988
#         rsp_port             uvm_analysis_port           -     @2003
#         seq_item_port        uvm_seq_item_pull_port      -     @1995
#       port_3_monitor         port_monitor                -     @2013
#         mon_an_port          uvm_analysis_port           -     @2030
#       port_3_seqr            port_sequencer              -     @1824
#         export_port          uvm_analysis_export         -     @1933
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1941
#           analysis_export    uvm_analysis_imp            -     @1980
#           get_ap             uvm_analysis_port           -     @1972
#           get_peek_export    uvm_get_peek_imp            -     @1956
#           put_ap             uvm_analysis_port           -     @1964
#           put_export         uvm_put_imp                 -     @1948
#         rsp_export           uvm_analysis_export         -     @1831
#         seq_item_export      uvm_seq_item_pull_imp       -     @1925
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     rst_agent                reset_agent                 -     @584 
#       reset_agent_driver     reset_driver                -     @2155
#         rsp_port             uvm_analysis_port           -     @2170
#         seq_item_port        uvm_seq_item_pull_port      -     @2162
#       reset_agent_monitor    reset_monitor               -     @2178
#         mon_an_port          uvm_analysis_port           -     @2198
#       reset_agent_seqr       uvm_sequencer               -     @2046
#         rsp_export           uvm_analysis_export         -     @2053
#         seq_item_export      uvm_seq_item_pull_imp       -     @2147
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     scb                      scoreboard                  -     @714 
#       an_port_control        uvm_analysis_imp_control    -     @2212
#       an_port_memory         uvm_analysis_imp_memory     -     @2228
#       an_port_port_0         uvm_analysis_imp_port_0     -     @2236
#       an_port_port_1         uvm_analysis_imp_port_1     -     @2244
#       an_port_port_2         uvm_analysis_imp_port_2     -     @2252
#       an_port_port_3         uvm_analysis_imp_port_3     -     @2260
#       an_port_reset          uvm_analysis_imp_reset      -     @2220
#     virtual_sequencer        virtual_sequencer           -     @605 
#       rsp_export             uvm_analysis_export         -     @612 
#       seq_item_export        uvm_seq_item_pull_imp       -     @706 
#       arbitration_queue      array                       0     -    
#       lock_queue             array                       0     -    
#       num_last_reqs          integral                    32    'd1  
#       num_last_rsps          integral                    32    'd1  
# --------------------------------------------------------------------
# 
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 5: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 15: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset active!
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 25: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/coverage/coverage.svh(130) @ 5105: uvm_test_top.env.cov [cov] Ports coverage   = 48.44%
# UVM_INFO src/test/environment/coverage/coverage.svh(131) @ 5105: uvm_test_top.env.cov [cov] Memory coverage  = 63.54%
# UVM_INFO src/test/environment/coverage/coverage.svh(132) @ 5105: uvm_test_top.env.cov [cov] Control coverage = 100.00%
# UVM_INFO src/test/environment/coverage/coverage.svh(133) @ 5105: uvm_test_top.env.cov [cov] Data coverage    = 24.20%
# UVM_INFO src/test/environment/coverage/coverage.svh(134) @ 5105: uvm_test_top.env.cov [cov] Event coverage   = 28.95%
# UVM_INFO src/test/environment/scoreboard.svh(225) @ 5105: uvm_test_top.env.scb [scb] BYTE MATCH / TOTAL : 429 / 429
# UVM_INFO src/test/environment/scoreboard.svh(226) @ 5105: uvm_test_top.env.scb [scb] BYTE FAIL : 0%
# UVM_INFO src/test/environment/scoreboard.svh(227) @ 5105: uvm_test_top.env.scb [scb] CORRECT PACKETS : 3
# UVM_INFO src/test/environment/scoreboard.svh(228) @ 5105: uvm_test_top.env.scb [scb] DROPPED PACKETS : 0
# UVM_INFO src/test/environment/scoreboard.svh(230) @ 5105: uvm_test_top.env.scb [scb] PORT 0: INPUT PACKETS: 1 ; OUTPUT PACKETS : 1
# UVM_INFO src/test/environment/scoreboard.svh(230) @ 5105: uvm_test_top.env.scb [scb] PORT 1: INPUT PACKETS: 0 ; OUTPUT PACKETS : 0
# UVM_INFO src/test/environment/scoreboard.svh(230) @ 5105: uvm_test_top.env.scb [scb] PORT 2: INPUT PACKETS: 2 ; OUTPUT PACKETS : 0
# UVM_INFO src/test/environment/scoreboard.svh(230) @ 5105: uvm_test_top.env.scb [scb] PORT 3: INPUT PACKETS: 0 ; OUTPUT PACKETS : 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   18
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [UVMTOP]     1
# [cov]     5
# [reset_agent_monitor]     3
# [scb]     8
# ** Note: $finish    : /opt/questa/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 5105 ns  Iteration: 109  Instance: /testbench
# Saving coverage database on exit...
# End time: 10:28:27 on Feb 12,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
