
*** Running vivado
    with args -log design_1_light_detect_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_light_detect_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_light_detect_0_0.tcl -notrace
Command: synth_design -top design_1_light_detect_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7692 
WARNING: [Synth 8-2611] redeclaration of ansi port start_frame is not allowed [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0_S00_AXI.v:455]
WARNING: [Synth 8-2611] redeclaration of ansi port x_cnt is not allowed [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0_S00_AXI.v:456]
WARNING: [Synth 8-2611] redeclaration of ansi port y_cnt is not allowed [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0_S00_AXI.v:456]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 416.793 ; gain = 112.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_light_detect_0_0' [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ip/design_1_light_detect_0_0/synth/design_1_light_detect_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'light_detect_v1_0' [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'light_detect_v1_0_S00_AXI' [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
	Parameter HSIZE bound to: 2559 - type: integer 
	Parameter VSIZE bound to: 479 - type: integer 
INFO: [Synth 8-638] synthesizing module 'led_detector' [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/src/led_detect.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/src/led_detect.v:66]
INFO: [Synth 8-256] done synthesizing module 'led_detector' (1#1) [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/src/led_detect.v:17]
INFO: [Synth 8-638] synthesizing module 'counterXY' [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0_S00_AXI.v:542]
	Parameter X_TARG bound to: 2559 - type: integer 
	Parameter Y_TARG bound to: 479 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counterXY' (2#1) [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0_S00_AXI.v:542]
WARNING: [Synth 8-689] width (12) of port connection 'count_x' does not match port width (32) of module 'counterXY' [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0_S00_AXI.v:524]
WARNING: [Synth 8-689] width (12) of port connection 'count_y' does not match port width (32) of module 'counterXY' [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0_S00_AXI.v:525]
INFO: [Synth 8-4471] merging register 'm_axis_divisor_tvalid_reg' into 'm_axis_dividend_tvalid_reg' [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0_S00_AXI.v:510]
WARNING: [Synth 8-6014] Unused sequential element m_axis_divisor_tvalid_reg was removed.  [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0_S00_AXI.v:510]
WARNING: [Synth 8-3848] Net m_axis_dividend_tuser in module/entity light_detect_v1_0_S00_AXI does not have driver. [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0_S00_AXI.v:29]
WARNING: [Synth 8-3848] Net m_axis_divisor_tuser in module/entity light_detect_v1_0_S00_AXI does not have driver. [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0_S00_AXI.v:34]
INFO: [Synth 8-256] done synthesizing module 'light_detect_v1_0_S00_AXI' (3#1) [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'light_detect_v1_0' (4#1) [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_light_detect_0_0' (5#1) [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ip/design_1_light_detect_0_0/synth/design_1_light_detect_0_0.v:56]
WARNING: [Synth 8-3331] design led_detector has unconnected port end_frame
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port m_axis_dividend_tuser
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port m_axis_divisor_tuser
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[30]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[29]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[28]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[27]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[26]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[25]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[24]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[18]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[17]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[16]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[10]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[9]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[8]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[2]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[1]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port s_axis_tdata[0]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port m_axis_dividend_tready
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port m_axis_divisor_tready
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design light_detect_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design light_detect_v1_0 has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design light_detect_v1_0 has unconnected port s_axis_aresetn
WARNING: [Synth 8-3331] design light_detect_v1_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design light_detect_v1_0 has unconnected port m_axis_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 450.258 ; gain = 145.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 450.258 ; gain = 145.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 792.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 792.234 ; gain = 487.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 792.234 ; gain = 487.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 792.234 ; gain = 487.500
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/src/led_detect.v:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/src/led_detect.v:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/src/led_detect.v:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/src/led_detect.v:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/src/led_detect.v:66]
WARNING: [Synth 8-6014] Unused sequential element total_reg was removed.  [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/src/led_detect.v:49]
WARNING: [Synth 8-6014] Unused sequential element count_y_reg was removed.  [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0_S00_AXI.v:559]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 792.234 ; gain = 487.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   7 Input     32 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module led_detector 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counterXY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module light_detect_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/light_detect_v1_0_S00_AXI_inst/led_detect/w_acc_y_reg was removed.  [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/src/led_detect.v:48]
WARNING: [Synth 8-6014] Unused sequential element inst/light_detect_v1_0_S00_AXI_inst/led_detect/total_reg was removed.  [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/src/led_detect.v:49]
WARNING: [Synth 8-6014] Unused sequential element inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg was removed.  [d:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.srcs/sources_1/bd/design_1/ipshared/4e46/hdl/light_detect_v1_0_S00_AXI.v:559]
DSP Report: Generating DSP inst/light_detect_v1_0_S00_AXI_inst/led_detect/w_acc_x_reg, operation Mode is: (P+A*B)'.
DSP Report: register inst/light_detect_v1_0_S00_AXI_inst/led_detect/w_acc_x_reg is absorbed into DSP inst/light_detect_v1_0_S00_AXI_inst/led_detect/w_acc_x_reg.
DSP Report: operator w_acc_x0 is absorbed into DSP inst/light_detect_v1_0_S00_AXI_inst/led_detect/w_acc_x_reg.
DSP Report: operator p_0_out is absorbed into DSP inst/light_detect_v1_0_S00_AXI_inst/led_detect/w_acc_x_reg.
INFO: [Synth 8-3917] design design_1_light_detect_0_0 has port s_axis_tready driven by constant 1
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port m_axis_dividend_tuser
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port m_axis_divisor_tuser
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[30]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[29]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[28]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[27]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[26]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[25]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[24]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[18]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[17]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[16]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[10]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[9]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[8]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[2]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[1]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_tdata[0]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s_axis_aresetn
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port m_axis_dividend_tready
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port m_axis_divisor_tready
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port m_axis_aresetn
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_light_detect_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/light_detect_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/light_detect_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/light_detect_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/light_detect_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/light_detect_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/light_detect_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[31]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[30]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[29]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[28]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[27]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[26]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[25]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[24]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[23]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[22]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[21]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[20]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[19]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[18]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[17]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[16]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[15]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[14]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[13]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[12]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[12]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[13]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[14]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[15]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[16]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[17]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[18]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[19]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[20]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[21]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[22]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[23]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[24]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[25]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[26]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[27]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[28]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[29]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[30]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y_reg[31]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_light_detect_0_0.
INFO: [Synth 8-3332] Sequential element (inst/light_detect_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_light_detect_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 792.234 ; gain = 487.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|led_detector | (P+A*B)'    | 12     | 5      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:22 . Memory (MB): peak = 833.293 ; gain = 528.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:22 . Memory (MB): peak = 833.664 ; gain = 528.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:22 . Memory (MB): peak = 854.531 ; gain = 549.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:24 . Memory (MB): peak = 854.531 ; gain = 549.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:24 . Memory (MB): peak = 854.531 ; gain = 549.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:24 . Memory (MB): peak = 854.531 ; gain = 549.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:24 . Memory (MB): peak = 854.531 ; gain = 549.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:24 . Memory (MB): peak = 854.531 ; gain = 549.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:24 . Memory (MB): peak = 854.531 ; gain = 549.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    14|
|2     |DSP48E1 |     1|
|3     |LUT1    |     2|
|4     |LUT2    |     3|
|5     |LUT3    |     3|
|6     |LUT4    |     9|
|7     |LUT5    |    34|
|8     |LUT6    |    83|
|9     |FDRE    |   356|
|10    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          |   506|
|2     |  inst                             |light_detect_v1_0         |   506|
|3     |    light_detect_v1_0_S00_AXI_inst |light_detect_v1_0_S00_AXI |   506|
|4     |      led_detect                   |led_detector              |    66|
|5     |      xycount                      |counterXY                 |    36|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:24 . Memory (MB): peak = 854.531 ; gain = 549.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 854.531 ; gain = 207.820
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:25 . Memory (MB): peak = 854.531 ; gain = 549.797
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 854.531 ; gain = 561.270
INFO: [Common 17-1381] The checkpoint 'D:/ECE532_2/full/light_detector_system/light_detector_system/light_detector_system.runs/design_1_light_detect_0_0_synth_1/design_1_light_detect_0_0.dcp' has been generated.
