-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity resonator_dds is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 14;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    res_in_TDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    res_in_TVALID : IN STD_LOGIC;
    res_in_TREADY : OUT STD_LOGIC;
    res_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    res_out_TDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    res_out_TVALID : OUT STD_LOGIC;
    res_out_TREADY : IN STD_LOGIC;
    res_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    res_out_ap_lwr : OUT STD_LOGIC );
end;


architecture behav of resonator_dds is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "resonator_dds,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.818000,HLS_SYN_LAT=287,HLS_SYN_TPT=none,HLS_SYN_MEM=37,HLS_SYN_DSP=40,HLS_SYN_FF=25510,HLS_SYN_LUT=17973,HLS_VERSION=2019_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal icmp_ln119_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal grp_fetch_tones_fu_194_res_in_TDATA_blk_n : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter30 : BOOLEAN;
    signal grp_downconvert_fu_127_res_out_TDATA_blk_n : STD_LOGIC;
    signal ap_block_state34_pp0_stage0_iter31 : BOOLEAN;
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal regslice_both_res_out_data_iq_U_apdone_blk : STD_LOGIC;
    signal ap_block_state6_pp0_stage0_iter32 : BOOLEAN;
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal toneinc_V_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal phase0_V_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal res_in_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal res_out_TDATA_blk_n : STD_LOGIC;
    signal val_assign1_reg_80 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_assign1_reg_80_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal val_assign1_reg_80_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal group_fu_208_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal group_reg_450 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln119_reg_455 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_455_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459 : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal resdat_last_V_reg_459_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tones_0_inc_V_reg_464 : STD_LOGIC_VECTOR (15 downto 0);
    signal tones_1_inc_V_reg_469 : STD_LOGIC_VECTOR (15 downto 0);
    signal tones_2_inc_V_reg_474 : STD_LOGIC_VECTOR (15 downto 0);
    signal tones_3_inc_V_reg_479 : STD_LOGIC_VECTOR (15 downto 0);
    signal tones_4_inc_V_reg_484 : STD_LOGIC_VECTOR (15 downto 0);
    signal tones_5_inc_V_reg_489 : STD_LOGIC_VECTOR (15 downto 0);
    signal tones_6_inc_V_reg_494 : STD_LOGIC_VECTOR (15 downto 0);
    signal tones_7_inc_V_reg_499 : STD_LOGIC_VECTOR (15 downto 0);
    signal tones_0_phase_V_reg_504 : STD_LOGIC_VECTOR (15 downto 0);
    signal tones_1_phase_V_reg_509 : STD_LOGIC_VECTOR (15 downto 0);
    signal tones_2_phase_V_reg_514 : STD_LOGIC_VECTOR (15 downto 0);
    signal tones_3_phase_V_reg_519 : STD_LOGIC_VECTOR (15 downto 0);
    signal tones_4_phase_V_reg_524 : STD_LOGIC_VECTOR (15 downto 0);
    signal tones_5_phase_V_reg_529 : STD_LOGIC_VECTOR (15 downto 0);
    signal tones_6_phase_V_reg_534 : STD_LOGIC_VECTOR (15 downto 0);
    signal tones_7_phase_V_reg_539 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_i_s_reg_544_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_i_s_reg_549_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_i_s_reg_554_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_i_s_reg_559_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_i_s_reg_564_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_i_s_reg_569_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_i_s_reg_574_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_i_s_reg_579_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_0_q_s_reg_584_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_1_q_s_reg_589_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_2_q_s_reg_594_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_3_q_s_reg_599_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_4_q_s_reg_604_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_5_q_s_reg_609_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_6_q_s_reg_614_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619 : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter14_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter15_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter16_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter17_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter18_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter19_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal resdat_data_iq_7_q_s_reg_619_pp0_iter20_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal phases_0_V_reg_624 : STD_LOGIC_VECTOR (21 downto 0);
    signal phases_1_V_reg_629 : STD_LOGIC_VECTOR (21 downto 0);
    signal phases_2_V_reg_634 : STD_LOGIC_VECTOR (21 downto 0);
    signal phases_3_V_reg_639 : STD_LOGIC_VECTOR (21 downto 0);
    signal phases_4_V_reg_644 : STD_LOGIC_VECTOR (21 downto 0);
    signal phases_5_V_reg_649 : STD_LOGIC_VECTOR (21 downto 0);
    signal phases_6_V_reg_654 : STD_LOGIC_VECTOR (21 downto 0);
    signal phases_7_V_reg_659 : STD_LOGIC_VECTOR (21 downto 0);
    signal sincosines_0_i_V_reg_664 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_1_i_V_reg_669 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_2_i_V_reg_674 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_3_i_V_reg_679 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_4_i_V_reg_684 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_5_i_V_reg_689 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_6_i_V_reg_694 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_7_i_V_reg_699 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_0_q_V_reg_704 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_1_q_V_reg_709 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_2_q_V_reg_714 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_3_q_V_reg_719 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_4_q_V_reg_724 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_5_q_V_reg_729 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_6_q_V_reg_734 : STD_LOGIC_VECTOR (15 downto 0);
    signal sincosines_7_q_V_reg_739 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal grp_aphase_to_sincos_fu_111_ap_start : STD_LOGIC;
    signal grp_aphase_to_sincos_fu_111_ap_done : STD_LOGIC;
    signal grp_aphase_to_sincos_fu_111_ap_idle : STD_LOGIC;
    signal grp_aphase_to_sincos_fu_111_ap_ready : STD_LOGIC;
    signal grp_aphase_to_sincos_fu_111_ap_ce : STD_LOGIC;
    signal grp_aphase_to_sincos_fu_111_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_111_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_111_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_111_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_111_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_111_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_111_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_111_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_111_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_111_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_111_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_111_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_111_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_111_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_111_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_aphase_to_sincos_fu_111_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2_pp0_stage0_iter0_ignore_call45 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call45 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call45 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call45 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4_ignore_call45 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5_ignore_call45 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6_ignore_call45 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7_ignore_call45 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8_ignore_call45 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9_ignore_call45 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10_ignore_call45 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11_ignore_call45 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12_ignore_call45 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13_ignore_call45 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14_ignore_call45 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15_ignore_call45 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16_ignore_call45 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17_ignore_call45 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter18_ignore_call45 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter19_ignore_call45 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter20_ignore_call45 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter21_ignore_call45 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter22_ignore_call45 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter23_ignore_call45 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter24_ignore_call45 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter25_ignore_call45 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter26_ignore_call45 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter27_ignore_call45 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter28_ignore_call45 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter29_ignore_call45 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter30_ignore_call45 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter31_ignore_call45 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter32_ignore_call45 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp110 : BOOLEAN;
    signal grp_downconvert_fu_127_ap_start : STD_LOGIC;
    signal grp_downconvert_fu_127_ap_done : STD_LOGIC;
    signal grp_downconvert_fu_127_ap_idle : STD_LOGIC;
    signal grp_downconvert_fu_127_ap_ready : STD_LOGIC;
    signal grp_downconvert_fu_127_res_out_TREADY : STD_LOGIC;
    signal grp_downconvert_fu_127_ap_ce : STD_LOGIC;
    signal grp_downconvert_fu_127_res_out_TDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_downconvert_fu_127_res_out_TVALID : STD_LOGIC;
    signal grp_downconvert_fu_127_res_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0_ignore_call62 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call62 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call62 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call62 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4_ignore_call62 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5_ignore_call62 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6_ignore_call62 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7_ignore_call62 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8_ignore_call62 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9_ignore_call62 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10_ignore_call62 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11_ignore_call62 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12_ignore_call62 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13_ignore_call62 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14_ignore_call62 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15_ignore_call62 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16_ignore_call62 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17_ignore_call62 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter18_ignore_call62 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter19_ignore_call62 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter20_ignore_call62 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter21_ignore_call62 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter22_ignore_call62 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter23_ignore_call62 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter24_ignore_call62 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter25_ignore_call62 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter26_ignore_call62 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter27_ignore_call62 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter28_ignore_call62 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter29_ignore_call62 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter30_ignore_call62 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter31_ignore_call62 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter32_ignore_call62 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp140 : BOOLEAN;
    signal grp_increment_phases_fu_168_ap_start : STD_LOGIC;
    signal grp_increment_phases_fu_168_ap_done : STD_LOGIC;
    signal grp_increment_phases_fu_168_ap_idle : STD_LOGIC;
    signal grp_increment_phases_fu_168_ap_ready : STD_LOGIC;
    signal grp_increment_phases_fu_168_ap_ce : STD_LOGIC;
    signal grp_increment_phases_fu_168_ap_return_0 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_increment_phases_fu_168_ap_return_1 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_increment_phases_fu_168_ap_return_2 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_increment_phases_fu_168_ap_return_3 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_increment_phases_fu_168_ap_return_4 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_increment_phases_fu_168_ap_return_5 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_increment_phases_fu_168_ap_return_6 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_increment_phases_fu_168_ap_return_7 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_block_state2_pp0_stage0_iter0_ignore_call36 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call36 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call36 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call36 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4_ignore_call36 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5_ignore_call36 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6_ignore_call36 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7_ignore_call36 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8_ignore_call36 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9_ignore_call36 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10_ignore_call36 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11_ignore_call36 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12_ignore_call36 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13_ignore_call36 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14_ignore_call36 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15_ignore_call36 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16_ignore_call36 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17_ignore_call36 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter18_ignore_call36 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter19_ignore_call36 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter20_ignore_call36 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter21_ignore_call36 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter22_ignore_call36 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter23_ignore_call36 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter24_ignore_call36 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter25_ignore_call36 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter26_ignore_call36 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter27_ignore_call36 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter28_ignore_call36 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter29_ignore_call36 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter30_ignore_call36 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter31_ignore_call36 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter32_ignore_call36 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp82 : BOOLEAN;
    signal grp_fetch_tones_fu_194_ap_start : STD_LOGIC;
    signal grp_fetch_tones_fu_194_ap_done : STD_LOGIC;
    signal grp_fetch_tones_fu_194_ap_idle : STD_LOGIC;
    signal grp_fetch_tones_fu_194_ap_ready : STD_LOGIC;
    signal grp_fetch_tones_fu_194_ap_ce : STD_LOGIC;
    signal grp_fetch_tones_fu_194_res_in_TREADY : STD_LOGIC;
    signal grp_fetch_tones_fu_194_toneinc_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fetch_tones_fu_194_toneinc_V_ce0 : STD_LOGIC;
    signal grp_fetch_tones_fu_194_phase0_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fetch_tones_fu_194_phase0_V_ce0 : STD_LOGIC;
    signal grp_fetch_tones_fu_194_ap_return_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fetch_tones_fu_194_ap_return_32 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2_pp0_stage0_iter0_ignore_call2 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4_ignore_call2 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5_ignore_call2 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter6_ignore_call2 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter7_ignore_call2 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter8_ignore_call2 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter9_ignore_call2 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter10_ignore_call2 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter11_ignore_call2 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter12_ignore_call2 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter13_ignore_call2 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter14_ignore_call2 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter15_ignore_call2 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter16_ignore_call2 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter17_ignore_call2 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter18_ignore_call2 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter19_ignore_call2 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter20_ignore_call2 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter21_ignore_call2 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter22_ignore_call2 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter23_ignore_call2 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter24_ignore_call2 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter25_ignore_call2 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter26_ignore_call2 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter27_ignore_call2 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter28_ignore_call2 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter29_ignore_call2 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter30_ignore_call2 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter31_ignore_call2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter32_ignore_call2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp45 : BOOLEAN;
    signal ap_phi_mux_val_assign1_phi_fu_84_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_aphase_to_sincos_fu_111_ap_start_reg : STD_LOGIC := '0';
    signal grp_downconvert_fu_127_ap_start_reg : STD_LOGIC := '0';
    signal grp_increment_phases_fu_168_ap_start_reg : STD_LOGIC := '0';
    signal grp_fetch_tones_fu_194_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to31 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_res_in_data_iq_U_apdone_blk : STD_LOGIC;
    signal res_in_TDATA_int : STD_LOGIC_VECTOR (255 downto 0);
    signal res_in_TVALID_int : STD_LOGIC;
    signal res_in_TREADY_int : STD_LOGIC;
    signal regslice_both_res_in_data_iq_U_ack_in : STD_LOGIC;
    signal regslice_both_res_in_last_V_U_apdone_blk : STD_LOGIC;
    signal res_in_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_res_in_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_res_in_last_V_U_ack_in : STD_LOGIC;
    signal res_out_TREADY_int : STD_LOGIC;
    signal regslice_both_res_out_data_iq_U_vld_out : STD_LOGIC;
    signal regslice_both_res_out_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_res_out_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_res_out_last_V_U_vld_out : STD_LOGIC;
    signal ap_condition_114 : BOOLEAN;

    component aphase_to_sincos IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        phases_0_V_read : IN STD_LOGIC_VECTOR (21 downto 0);
        phases_1_V_read : IN STD_LOGIC_VECTOR (21 downto 0);
        phases_2_V_read : IN STD_LOGIC_VECTOR (21 downto 0);
        phases_3_V_read : IN STD_LOGIC_VECTOR (21 downto 0);
        phases_4_V_read : IN STD_LOGIC_VECTOR (21 downto 0);
        phases_5_V_read : IN STD_LOGIC_VECTOR (21 downto 0);
        phases_6_V_read : IN STD_LOGIC_VECTOR (21 downto 0);
        phases_7_V_read : IN STD_LOGIC_VECTOR (21 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component downconvert IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        res_out_TREADY : IN STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        resdat_last_V : IN STD_LOGIC_VECTOR (0 downto 0);
        sincosines_0_i_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
        sincosines_1_i_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
        sincosines_2_i_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
        sincosines_3_i_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
        sincosines_4_i_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
        sincosines_5_i_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
        sincosines_6_i_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
        sincosines_7_i_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
        sincosines_0_q_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
        sincosines_1_q_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
        sincosines_2_q_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
        sincosines_3_q_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
        sincosines_4_q_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
        sincosines_5_q_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
        sincosines_6_q_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
        sincosines_7_q_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
        res_out_TDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        res_out_TVALID : OUT STD_LOGIC;
        res_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        res_out_TDATA_blk_n : OUT STD_LOGIC );
    end component;


    component increment_phases IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        group_V : IN STD_LOGIC_VECTOR (7 downto 0);
        tones_0_inc_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        tones_1_inc_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        tones_2_inc_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        tones_3_inc_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        tones_4_inc_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        tones_5_inc_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        tones_6_inc_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        tones_7_inc_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        tones_0_phase_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
        tones_1_phase_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
        tones_2_phase_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
        tones_3_phase_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
        tones_4_phase_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
        tones_5_phase_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
        tones_6_phase_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
        tones_7_phase_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (21 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (21 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (21 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (21 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (21 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (21 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (21 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component fetch_tones IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        res_in_TVALID : IN STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        res_in_TDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        res_in_TREADY : OUT STD_LOGIC;
        res_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        toneinc_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        toneinc_V_ce0 : OUT STD_LOGIC;
        toneinc_V_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        phase0_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        phase0_V_ce0 : OUT STD_LOGIC;
        phase0_V_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        group_V : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_in_TDATA_blk_n : OUT STD_LOGIC );
    end component;


    component resonator_dds_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        toneinc_V_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        toneinc_V_ce0 : IN STD_LOGIC;
        toneinc_V_q0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        phase0_V_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        phase0_V_ce0 : IN STD_LOGIC;
        phase0_V_q0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    resonator_dds_control_s_axi_U : component resonator_dds_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        toneinc_V_address0 => grp_fetch_tones_fu_194_toneinc_V_address0,
        toneinc_V_ce0 => grp_fetch_tones_fu_194_toneinc_V_ce0,
        toneinc_V_q0 => toneinc_V_q0,
        phase0_V_address0 => grp_fetch_tones_fu_194_phase0_V_address0,
        phase0_V_ce0 => grp_fetch_tones_fu_194_phase0_V_ce0,
        phase0_V_q0 => phase0_V_q0);

    grp_aphase_to_sincos_fu_111 : component aphase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_aphase_to_sincos_fu_111_ap_start,
        ap_done => grp_aphase_to_sincos_fu_111_ap_done,
        ap_idle => grp_aphase_to_sincos_fu_111_ap_idle,
        ap_ready => grp_aphase_to_sincos_fu_111_ap_ready,
        ap_ce => grp_aphase_to_sincos_fu_111_ap_ce,
        phases_0_V_read => phases_0_V_reg_624,
        phases_1_V_read => phases_1_V_reg_629,
        phases_2_V_read => phases_2_V_reg_634,
        phases_3_V_read => phases_3_V_reg_639,
        phases_4_V_read => phases_4_V_reg_644,
        phases_5_V_read => phases_5_V_reg_649,
        phases_6_V_read => phases_6_V_reg_654,
        phases_7_V_read => phases_7_V_reg_659,
        ap_return_0 => grp_aphase_to_sincos_fu_111_ap_return_0,
        ap_return_1 => grp_aphase_to_sincos_fu_111_ap_return_1,
        ap_return_2 => grp_aphase_to_sincos_fu_111_ap_return_2,
        ap_return_3 => grp_aphase_to_sincos_fu_111_ap_return_3,
        ap_return_4 => grp_aphase_to_sincos_fu_111_ap_return_4,
        ap_return_5 => grp_aphase_to_sincos_fu_111_ap_return_5,
        ap_return_6 => grp_aphase_to_sincos_fu_111_ap_return_6,
        ap_return_7 => grp_aphase_to_sincos_fu_111_ap_return_7,
        ap_return_8 => grp_aphase_to_sincos_fu_111_ap_return_8,
        ap_return_9 => grp_aphase_to_sincos_fu_111_ap_return_9,
        ap_return_10 => grp_aphase_to_sincos_fu_111_ap_return_10,
        ap_return_11 => grp_aphase_to_sincos_fu_111_ap_return_11,
        ap_return_12 => grp_aphase_to_sincos_fu_111_ap_return_12,
        ap_return_13 => grp_aphase_to_sincos_fu_111_ap_return_13,
        ap_return_14 => grp_aphase_to_sincos_fu_111_ap_return_14,
        ap_return_15 => grp_aphase_to_sincos_fu_111_ap_return_15);

    grp_downconvert_fu_127 : component downconvert
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_downconvert_fu_127_ap_start,
        ap_done => grp_downconvert_fu_127_ap_done,
        ap_idle => grp_downconvert_fu_127_ap_idle,
        ap_ready => grp_downconvert_fu_127_ap_ready,
        res_out_TREADY => grp_downconvert_fu_127_res_out_TREADY,
        ap_ce => grp_downconvert_fu_127_ap_ce,
        p_read => resdat_data_iq_0_i_s_reg_544_pp0_iter20_reg,
        p_read1 => resdat_data_iq_1_i_s_reg_549_pp0_iter20_reg,
        p_read2 => resdat_data_iq_2_i_s_reg_554_pp0_iter20_reg,
        p_read3 => resdat_data_iq_3_i_s_reg_559_pp0_iter20_reg,
        p_read4 => resdat_data_iq_4_i_s_reg_564_pp0_iter20_reg,
        p_read5 => resdat_data_iq_5_i_s_reg_569_pp0_iter20_reg,
        p_read6 => resdat_data_iq_6_i_s_reg_574_pp0_iter20_reg,
        p_read7 => resdat_data_iq_7_i_s_reg_579_pp0_iter20_reg,
        p_read8 => resdat_data_iq_0_q_s_reg_584_pp0_iter20_reg,
        p_read9 => resdat_data_iq_1_q_s_reg_589_pp0_iter20_reg,
        p_read10 => resdat_data_iq_2_q_s_reg_594_pp0_iter20_reg,
        p_read11 => resdat_data_iq_3_q_s_reg_599_pp0_iter20_reg,
        p_read12 => resdat_data_iq_4_q_s_reg_604_pp0_iter20_reg,
        p_read13 => resdat_data_iq_5_q_s_reg_609_pp0_iter20_reg,
        p_read14 => resdat_data_iq_6_q_s_reg_614_pp0_iter20_reg,
        p_read15 => resdat_data_iq_7_q_s_reg_619_pp0_iter20_reg,
        resdat_last_V => resdat_last_V_reg_459_pp0_iter20_reg,
        sincosines_0_i_V_re => sincosines_0_i_V_reg_664,
        sincosines_1_i_V_re => sincosines_1_i_V_reg_669,
        sincosines_2_i_V_re => sincosines_2_i_V_reg_674,
        sincosines_3_i_V_re => sincosines_3_i_V_reg_679,
        sincosines_4_i_V_re => sincosines_4_i_V_reg_684,
        sincosines_5_i_V_re => sincosines_5_i_V_reg_689,
        sincosines_6_i_V_re => sincosines_6_i_V_reg_694,
        sincosines_7_i_V_re => sincosines_7_i_V_reg_699,
        sincosines_0_q_V_re => sincosines_0_q_V_reg_704,
        sincosines_1_q_V_re => sincosines_1_q_V_reg_709,
        sincosines_2_q_V_re => sincosines_2_q_V_reg_714,
        sincosines_3_q_V_re => sincosines_3_q_V_reg_719,
        sincosines_4_q_V_re => sincosines_4_q_V_reg_724,
        sincosines_5_q_V_re => sincosines_5_q_V_reg_729,
        sincosines_6_q_V_re => sincosines_6_q_V_reg_734,
        sincosines_7_q_V_re => sincosines_7_q_V_reg_739,
        res_out_TDATA => grp_downconvert_fu_127_res_out_TDATA,
        res_out_TVALID => grp_downconvert_fu_127_res_out_TVALID,
        res_out_TLAST => grp_downconvert_fu_127_res_out_TLAST,
        res_out_TDATA_blk_n => grp_downconvert_fu_127_res_out_TDATA_blk_n);

    grp_increment_phases_fu_168 : component increment_phases
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_increment_phases_fu_168_ap_start,
        ap_done => grp_increment_phases_fu_168_ap_done,
        ap_idle => grp_increment_phases_fu_168_ap_idle,
        ap_ready => grp_increment_phases_fu_168_ap_ready,
        ap_ce => grp_increment_phases_fu_168_ap_ce,
        group_V => val_assign1_reg_80_pp0_iter2_reg,
        tones_0_inc_V_read => tones_0_inc_V_reg_464,
        tones_1_inc_V_read => tones_1_inc_V_reg_469,
        tones_2_inc_V_read => tones_2_inc_V_reg_474,
        tones_3_inc_V_read => tones_3_inc_V_reg_479,
        tones_4_inc_V_read => tones_4_inc_V_reg_484,
        tones_5_inc_V_read => tones_5_inc_V_reg_489,
        tones_6_inc_V_read => tones_6_inc_V_reg_494,
        tones_7_inc_V_read => tones_7_inc_V_reg_499,
        tones_0_phase_V_rea => tones_0_phase_V_reg_504,
        tones_1_phase_V_rea => tones_1_phase_V_reg_509,
        tones_2_phase_V_rea => tones_2_phase_V_reg_514,
        tones_3_phase_V_rea => tones_3_phase_V_reg_519,
        tones_4_phase_V_rea => tones_4_phase_V_reg_524,
        tones_5_phase_V_rea => tones_5_phase_V_reg_529,
        tones_6_phase_V_rea => tones_6_phase_V_reg_534,
        tones_7_phase_V_rea => tones_7_phase_V_reg_539,
        ap_return_0 => grp_increment_phases_fu_168_ap_return_0,
        ap_return_1 => grp_increment_phases_fu_168_ap_return_1,
        ap_return_2 => grp_increment_phases_fu_168_ap_return_2,
        ap_return_3 => grp_increment_phases_fu_168_ap_return_3,
        ap_return_4 => grp_increment_phases_fu_168_ap_return_4,
        ap_return_5 => grp_increment_phases_fu_168_ap_return_5,
        ap_return_6 => grp_increment_phases_fu_168_ap_return_6,
        ap_return_7 => grp_increment_phases_fu_168_ap_return_7);

    grp_fetch_tones_fu_194 : component fetch_tones
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fetch_tones_fu_194_ap_start,
        ap_done => grp_fetch_tones_fu_194_ap_done,
        ap_idle => grp_fetch_tones_fu_194_ap_idle,
        ap_ready => grp_fetch_tones_fu_194_ap_ready,
        res_in_TVALID => res_in_TVALID_int,
        ap_ce => grp_fetch_tones_fu_194_ap_ce,
        res_in_TDATA => res_in_TDATA_int,
        res_in_TREADY => grp_fetch_tones_fu_194_res_in_TREADY,
        res_in_TLAST => res_in_TLAST_int,
        toneinc_V_address0 => grp_fetch_tones_fu_194_toneinc_V_address0,
        toneinc_V_ce0 => grp_fetch_tones_fu_194_toneinc_V_ce0,
        toneinc_V_q0 => toneinc_V_q0,
        phase0_V_address0 => grp_fetch_tones_fu_194_phase0_V_address0,
        phase0_V_ce0 => grp_fetch_tones_fu_194_phase0_V_ce0,
        phase0_V_q0 => phase0_V_q0,
        group_V => val_assign1_reg_80,
        ap_return_0 => grp_fetch_tones_fu_194_ap_return_0,
        ap_return_1 => grp_fetch_tones_fu_194_ap_return_1,
        ap_return_2 => grp_fetch_tones_fu_194_ap_return_2,
        ap_return_3 => grp_fetch_tones_fu_194_ap_return_3,
        ap_return_4 => grp_fetch_tones_fu_194_ap_return_4,
        ap_return_5 => grp_fetch_tones_fu_194_ap_return_5,
        ap_return_6 => grp_fetch_tones_fu_194_ap_return_6,
        ap_return_7 => grp_fetch_tones_fu_194_ap_return_7,
        ap_return_8 => grp_fetch_tones_fu_194_ap_return_8,
        ap_return_9 => grp_fetch_tones_fu_194_ap_return_9,
        ap_return_10 => grp_fetch_tones_fu_194_ap_return_10,
        ap_return_11 => grp_fetch_tones_fu_194_ap_return_11,
        ap_return_12 => grp_fetch_tones_fu_194_ap_return_12,
        ap_return_13 => grp_fetch_tones_fu_194_ap_return_13,
        ap_return_14 => grp_fetch_tones_fu_194_ap_return_14,
        ap_return_15 => grp_fetch_tones_fu_194_ap_return_15,
        ap_return_16 => grp_fetch_tones_fu_194_ap_return_16,
        ap_return_17 => grp_fetch_tones_fu_194_ap_return_17,
        ap_return_18 => grp_fetch_tones_fu_194_ap_return_18,
        ap_return_19 => grp_fetch_tones_fu_194_ap_return_19,
        ap_return_20 => grp_fetch_tones_fu_194_ap_return_20,
        ap_return_21 => grp_fetch_tones_fu_194_ap_return_21,
        ap_return_22 => grp_fetch_tones_fu_194_ap_return_22,
        ap_return_23 => grp_fetch_tones_fu_194_ap_return_23,
        ap_return_24 => grp_fetch_tones_fu_194_ap_return_24,
        ap_return_25 => grp_fetch_tones_fu_194_ap_return_25,
        ap_return_26 => grp_fetch_tones_fu_194_ap_return_26,
        ap_return_27 => grp_fetch_tones_fu_194_ap_return_27,
        ap_return_28 => grp_fetch_tones_fu_194_ap_return_28,
        ap_return_29 => grp_fetch_tones_fu_194_ap_return_29,
        ap_return_30 => grp_fetch_tones_fu_194_ap_return_30,
        ap_return_31 => grp_fetch_tones_fu_194_ap_return_31,
        ap_return_32 => grp_fetch_tones_fu_194_ap_return_32,
        res_in_TDATA_blk_n => grp_fetch_tones_fu_194_res_in_TDATA_blk_n);

    regslice_both_res_in_data_iq_U : component regslice_both
    generic map (
        DataWidth => 256)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_in_TDATA,
        vld_in => res_in_TVALID,
        ack_in => regslice_both_res_in_data_iq_U_ack_in,
        data_out => res_in_TDATA_int,
        vld_out => res_in_TVALID_int,
        ack_out => res_in_TREADY_int,
        apdone_blk => regslice_both_res_in_data_iq_U_apdone_blk);

    regslice_both_res_in_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => res_in_TLAST,
        vld_in => res_in_TVALID,
        ack_in => regslice_both_res_in_last_V_U_ack_in,
        data_out => res_in_TLAST_int,
        vld_out => regslice_both_res_in_last_V_U_vld_out,
        ack_out => res_in_TREADY_int,
        apdone_blk => regslice_both_res_in_last_V_U_apdone_blk);

    regslice_both_res_out_data_iq_U : component regslice_both
    generic map (
        DataWidth => 256)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_downconvert_fu_127_res_out_TDATA,
        vld_in => grp_downconvert_fu_127_res_out_TVALID,
        ack_in => res_out_TREADY_int,
        data_out => res_out_TDATA,
        vld_out => regslice_both_res_out_data_iq_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_both_res_out_data_iq_U_apdone_blk);

    regslice_both_res_out_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_downconvert_fu_127_res_out_TLAST,
        vld_in => grp_downconvert_fu_127_res_out_TVALID,
        ack_in => regslice_both_res_out_last_V_U_ack_in_dummy,
        data_out => res_out_TLAST,
        vld_out => regslice_both_res_out_last_V_U_vld_out,
        ack_out => res_out_TREADY,
        apdone_blk => regslice_both_res_out_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_aphase_to_sincos_fu_111_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_aphase_to_sincos_fu_111_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    grp_aphase_to_sincos_fu_111_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_aphase_to_sincos_fu_111_ap_ready = ap_const_logic_1)) then 
                    grp_aphase_to_sincos_fu_111_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_downconvert_fu_127_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_downconvert_fu_127_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter20 = ap_const_logic_1))) then 
                    grp_downconvert_fu_127_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_downconvert_fu_127_ap_ready = ap_const_logic_1)) then 
                    grp_downconvert_fu_127_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fetch_tones_fu_194_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fetch_tones_fu_194_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_fetch_tones_fu_194_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fetch_tones_fu_194_ap_ready = ap_const_logic_1)) then 
                    grp_fetch_tones_fu_194_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_increment_phases_fu_168_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_increment_phases_fu_168_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    grp_increment_phases_fu_168_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_increment_phases_fu_168_ap_ready = ap_const_logic_1)) then 
                    grp_increment_phases_fu_168_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    val_assign1_reg_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln119_reg_455 = ap_const_lv1_0))) then 
                val_assign1_reg_80 <= group_reg_450;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_reg_455 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                val_assign1_reg_80 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                group_reg_450 <= group_fu_208_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln119_reg_455 <= icmp_ln119_fu_214_p2;
                icmp_ln119_reg_455_pp0_iter1_reg <= icmp_ln119_reg_455;
                val_assign1_reg_80_pp0_iter1_reg <= val_assign1_reg_80;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln119_reg_455_pp0_iter10_reg <= icmp_ln119_reg_455_pp0_iter9_reg;
                icmp_ln119_reg_455_pp0_iter11_reg <= icmp_ln119_reg_455_pp0_iter10_reg;
                icmp_ln119_reg_455_pp0_iter12_reg <= icmp_ln119_reg_455_pp0_iter11_reg;
                icmp_ln119_reg_455_pp0_iter13_reg <= icmp_ln119_reg_455_pp0_iter12_reg;
                icmp_ln119_reg_455_pp0_iter14_reg <= icmp_ln119_reg_455_pp0_iter13_reg;
                icmp_ln119_reg_455_pp0_iter15_reg <= icmp_ln119_reg_455_pp0_iter14_reg;
                icmp_ln119_reg_455_pp0_iter16_reg <= icmp_ln119_reg_455_pp0_iter15_reg;
                icmp_ln119_reg_455_pp0_iter17_reg <= icmp_ln119_reg_455_pp0_iter16_reg;
                icmp_ln119_reg_455_pp0_iter18_reg <= icmp_ln119_reg_455_pp0_iter17_reg;
                icmp_ln119_reg_455_pp0_iter19_reg <= icmp_ln119_reg_455_pp0_iter18_reg;
                icmp_ln119_reg_455_pp0_iter20_reg <= icmp_ln119_reg_455_pp0_iter19_reg;
                icmp_ln119_reg_455_pp0_iter21_reg <= icmp_ln119_reg_455_pp0_iter20_reg;
                icmp_ln119_reg_455_pp0_iter22_reg <= icmp_ln119_reg_455_pp0_iter21_reg;
                icmp_ln119_reg_455_pp0_iter23_reg <= icmp_ln119_reg_455_pp0_iter22_reg;
                icmp_ln119_reg_455_pp0_iter24_reg <= icmp_ln119_reg_455_pp0_iter23_reg;
                icmp_ln119_reg_455_pp0_iter25_reg <= icmp_ln119_reg_455_pp0_iter24_reg;
                icmp_ln119_reg_455_pp0_iter26_reg <= icmp_ln119_reg_455_pp0_iter25_reg;
                icmp_ln119_reg_455_pp0_iter27_reg <= icmp_ln119_reg_455_pp0_iter26_reg;
                icmp_ln119_reg_455_pp0_iter28_reg <= icmp_ln119_reg_455_pp0_iter27_reg;
                icmp_ln119_reg_455_pp0_iter29_reg <= icmp_ln119_reg_455_pp0_iter28_reg;
                icmp_ln119_reg_455_pp0_iter2_reg <= icmp_ln119_reg_455_pp0_iter1_reg;
                icmp_ln119_reg_455_pp0_iter30_reg <= icmp_ln119_reg_455_pp0_iter29_reg;
                icmp_ln119_reg_455_pp0_iter31_reg <= icmp_ln119_reg_455_pp0_iter30_reg;
                icmp_ln119_reg_455_pp0_iter3_reg <= icmp_ln119_reg_455_pp0_iter2_reg;
                icmp_ln119_reg_455_pp0_iter4_reg <= icmp_ln119_reg_455_pp0_iter3_reg;
                icmp_ln119_reg_455_pp0_iter5_reg <= icmp_ln119_reg_455_pp0_iter4_reg;
                icmp_ln119_reg_455_pp0_iter6_reg <= icmp_ln119_reg_455_pp0_iter5_reg;
                icmp_ln119_reg_455_pp0_iter7_reg <= icmp_ln119_reg_455_pp0_iter6_reg;
                icmp_ln119_reg_455_pp0_iter8_reg <= icmp_ln119_reg_455_pp0_iter7_reg;
                icmp_ln119_reg_455_pp0_iter9_reg <= icmp_ln119_reg_455_pp0_iter8_reg;
                phases_0_V_reg_624 <= grp_increment_phases_fu_168_ap_return_0;
                phases_1_V_reg_629 <= grp_increment_phases_fu_168_ap_return_1;
                phases_2_V_reg_634 <= grp_increment_phases_fu_168_ap_return_2;
                phases_3_V_reg_639 <= grp_increment_phases_fu_168_ap_return_3;
                phases_4_V_reg_644 <= grp_increment_phases_fu_168_ap_return_4;
                phases_5_V_reg_649 <= grp_increment_phases_fu_168_ap_return_5;
                phases_6_V_reg_654 <= grp_increment_phases_fu_168_ap_return_6;
                phases_7_V_reg_659 <= grp_increment_phases_fu_168_ap_return_7;
                resdat_data_iq_0_i_s_reg_544 <= grp_fetch_tones_fu_194_ap_return_17;
                resdat_data_iq_0_i_s_reg_544_pp0_iter10_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter9_reg;
                resdat_data_iq_0_i_s_reg_544_pp0_iter11_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter10_reg;
                resdat_data_iq_0_i_s_reg_544_pp0_iter12_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter11_reg;
                resdat_data_iq_0_i_s_reg_544_pp0_iter13_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter12_reg;
                resdat_data_iq_0_i_s_reg_544_pp0_iter14_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter13_reg;
                resdat_data_iq_0_i_s_reg_544_pp0_iter15_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter14_reg;
                resdat_data_iq_0_i_s_reg_544_pp0_iter16_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter15_reg;
                resdat_data_iq_0_i_s_reg_544_pp0_iter17_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter16_reg;
                resdat_data_iq_0_i_s_reg_544_pp0_iter18_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter17_reg;
                resdat_data_iq_0_i_s_reg_544_pp0_iter19_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter18_reg;
                resdat_data_iq_0_i_s_reg_544_pp0_iter20_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter19_reg;
                resdat_data_iq_0_i_s_reg_544_pp0_iter3_reg <= resdat_data_iq_0_i_s_reg_544;
                resdat_data_iq_0_i_s_reg_544_pp0_iter4_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter3_reg;
                resdat_data_iq_0_i_s_reg_544_pp0_iter5_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter4_reg;
                resdat_data_iq_0_i_s_reg_544_pp0_iter6_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter5_reg;
                resdat_data_iq_0_i_s_reg_544_pp0_iter7_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter6_reg;
                resdat_data_iq_0_i_s_reg_544_pp0_iter8_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter7_reg;
                resdat_data_iq_0_i_s_reg_544_pp0_iter9_reg <= resdat_data_iq_0_i_s_reg_544_pp0_iter8_reg;
                resdat_data_iq_0_q_s_reg_584 <= grp_fetch_tones_fu_194_ap_return_25;
                resdat_data_iq_0_q_s_reg_584_pp0_iter10_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter9_reg;
                resdat_data_iq_0_q_s_reg_584_pp0_iter11_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter10_reg;
                resdat_data_iq_0_q_s_reg_584_pp0_iter12_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter11_reg;
                resdat_data_iq_0_q_s_reg_584_pp0_iter13_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter12_reg;
                resdat_data_iq_0_q_s_reg_584_pp0_iter14_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter13_reg;
                resdat_data_iq_0_q_s_reg_584_pp0_iter15_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter14_reg;
                resdat_data_iq_0_q_s_reg_584_pp0_iter16_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter15_reg;
                resdat_data_iq_0_q_s_reg_584_pp0_iter17_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter16_reg;
                resdat_data_iq_0_q_s_reg_584_pp0_iter18_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter17_reg;
                resdat_data_iq_0_q_s_reg_584_pp0_iter19_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter18_reg;
                resdat_data_iq_0_q_s_reg_584_pp0_iter20_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter19_reg;
                resdat_data_iq_0_q_s_reg_584_pp0_iter3_reg <= resdat_data_iq_0_q_s_reg_584;
                resdat_data_iq_0_q_s_reg_584_pp0_iter4_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter3_reg;
                resdat_data_iq_0_q_s_reg_584_pp0_iter5_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter4_reg;
                resdat_data_iq_0_q_s_reg_584_pp0_iter6_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter5_reg;
                resdat_data_iq_0_q_s_reg_584_pp0_iter7_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter6_reg;
                resdat_data_iq_0_q_s_reg_584_pp0_iter8_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter7_reg;
                resdat_data_iq_0_q_s_reg_584_pp0_iter9_reg <= resdat_data_iq_0_q_s_reg_584_pp0_iter8_reg;
                resdat_data_iq_1_i_s_reg_549 <= grp_fetch_tones_fu_194_ap_return_18;
                resdat_data_iq_1_i_s_reg_549_pp0_iter10_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter9_reg;
                resdat_data_iq_1_i_s_reg_549_pp0_iter11_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter10_reg;
                resdat_data_iq_1_i_s_reg_549_pp0_iter12_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter11_reg;
                resdat_data_iq_1_i_s_reg_549_pp0_iter13_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter12_reg;
                resdat_data_iq_1_i_s_reg_549_pp0_iter14_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter13_reg;
                resdat_data_iq_1_i_s_reg_549_pp0_iter15_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter14_reg;
                resdat_data_iq_1_i_s_reg_549_pp0_iter16_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter15_reg;
                resdat_data_iq_1_i_s_reg_549_pp0_iter17_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter16_reg;
                resdat_data_iq_1_i_s_reg_549_pp0_iter18_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter17_reg;
                resdat_data_iq_1_i_s_reg_549_pp0_iter19_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter18_reg;
                resdat_data_iq_1_i_s_reg_549_pp0_iter20_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter19_reg;
                resdat_data_iq_1_i_s_reg_549_pp0_iter3_reg <= resdat_data_iq_1_i_s_reg_549;
                resdat_data_iq_1_i_s_reg_549_pp0_iter4_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter3_reg;
                resdat_data_iq_1_i_s_reg_549_pp0_iter5_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter4_reg;
                resdat_data_iq_1_i_s_reg_549_pp0_iter6_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter5_reg;
                resdat_data_iq_1_i_s_reg_549_pp0_iter7_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter6_reg;
                resdat_data_iq_1_i_s_reg_549_pp0_iter8_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter7_reg;
                resdat_data_iq_1_i_s_reg_549_pp0_iter9_reg <= resdat_data_iq_1_i_s_reg_549_pp0_iter8_reg;
                resdat_data_iq_1_q_s_reg_589 <= grp_fetch_tones_fu_194_ap_return_26;
                resdat_data_iq_1_q_s_reg_589_pp0_iter10_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter9_reg;
                resdat_data_iq_1_q_s_reg_589_pp0_iter11_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter10_reg;
                resdat_data_iq_1_q_s_reg_589_pp0_iter12_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter11_reg;
                resdat_data_iq_1_q_s_reg_589_pp0_iter13_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter12_reg;
                resdat_data_iq_1_q_s_reg_589_pp0_iter14_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter13_reg;
                resdat_data_iq_1_q_s_reg_589_pp0_iter15_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter14_reg;
                resdat_data_iq_1_q_s_reg_589_pp0_iter16_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter15_reg;
                resdat_data_iq_1_q_s_reg_589_pp0_iter17_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter16_reg;
                resdat_data_iq_1_q_s_reg_589_pp0_iter18_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter17_reg;
                resdat_data_iq_1_q_s_reg_589_pp0_iter19_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter18_reg;
                resdat_data_iq_1_q_s_reg_589_pp0_iter20_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter19_reg;
                resdat_data_iq_1_q_s_reg_589_pp0_iter3_reg <= resdat_data_iq_1_q_s_reg_589;
                resdat_data_iq_1_q_s_reg_589_pp0_iter4_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter3_reg;
                resdat_data_iq_1_q_s_reg_589_pp0_iter5_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter4_reg;
                resdat_data_iq_1_q_s_reg_589_pp0_iter6_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter5_reg;
                resdat_data_iq_1_q_s_reg_589_pp0_iter7_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter6_reg;
                resdat_data_iq_1_q_s_reg_589_pp0_iter8_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter7_reg;
                resdat_data_iq_1_q_s_reg_589_pp0_iter9_reg <= resdat_data_iq_1_q_s_reg_589_pp0_iter8_reg;
                resdat_data_iq_2_i_s_reg_554 <= grp_fetch_tones_fu_194_ap_return_19;
                resdat_data_iq_2_i_s_reg_554_pp0_iter10_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter9_reg;
                resdat_data_iq_2_i_s_reg_554_pp0_iter11_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter10_reg;
                resdat_data_iq_2_i_s_reg_554_pp0_iter12_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter11_reg;
                resdat_data_iq_2_i_s_reg_554_pp0_iter13_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter12_reg;
                resdat_data_iq_2_i_s_reg_554_pp0_iter14_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter13_reg;
                resdat_data_iq_2_i_s_reg_554_pp0_iter15_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter14_reg;
                resdat_data_iq_2_i_s_reg_554_pp0_iter16_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter15_reg;
                resdat_data_iq_2_i_s_reg_554_pp0_iter17_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter16_reg;
                resdat_data_iq_2_i_s_reg_554_pp0_iter18_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter17_reg;
                resdat_data_iq_2_i_s_reg_554_pp0_iter19_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter18_reg;
                resdat_data_iq_2_i_s_reg_554_pp0_iter20_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter19_reg;
                resdat_data_iq_2_i_s_reg_554_pp0_iter3_reg <= resdat_data_iq_2_i_s_reg_554;
                resdat_data_iq_2_i_s_reg_554_pp0_iter4_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter3_reg;
                resdat_data_iq_2_i_s_reg_554_pp0_iter5_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter4_reg;
                resdat_data_iq_2_i_s_reg_554_pp0_iter6_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter5_reg;
                resdat_data_iq_2_i_s_reg_554_pp0_iter7_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter6_reg;
                resdat_data_iq_2_i_s_reg_554_pp0_iter8_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter7_reg;
                resdat_data_iq_2_i_s_reg_554_pp0_iter9_reg <= resdat_data_iq_2_i_s_reg_554_pp0_iter8_reg;
                resdat_data_iq_2_q_s_reg_594 <= grp_fetch_tones_fu_194_ap_return_27;
                resdat_data_iq_2_q_s_reg_594_pp0_iter10_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter9_reg;
                resdat_data_iq_2_q_s_reg_594_pp0_iter11_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter10_reg;
                resdat_data_iq_2_q_s_reg_594_pp0_iter12_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter11_reg;
                resdat_data_iq_2_q_s_reg_594_pp0_iter13_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter12_reg;
                resdat_data_iq_2_q_s_reg_594_pp0_iter14_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter13_reg;
                resdat_data_iq_2_q_s_reg_594_pp0_iter15_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter14_reg;
                resdat_data_iq_2_q_s_reg_594_pp0_iter16_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter15_reg;
                resdat_data_iq_2_q_s_reg_594_pp0_iter17_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter16_reg;
                resdat_data_iq_2_q_s_reg_594_pp0_iter18_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter17_reg;
                resdat_data_iq_2_q_s_reg_594_pp0_iter19_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter18_reg;
                resdat_data_iq_2_q_s_reg_594_pp0_iter20_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter19_reg;
                resdat_data_iq_2_q_s_reg_594_pp0_iter3_reg <= resdat_data_iq_2_q_s_reg_594;
                resdat_data_iq_2_q_s_reg_594_pp0_iter4_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter3_reg;
                resdat_data_iq_2_q_s_reg_594_pp0_iter5_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter4_reg;
                resdat_data_iq_2_q_s_reg_594_pp0_iter6_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter5_reg;
                resdat_data_iq_2_q_s_reg_594_pp0_iter7_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter6_reg;
                resdat_data_iq_2_q_s_reg_594_pp0_iter8_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter7_reg;
                resdat_data_iq_2_q_s_reg_594_pp0_iter9_reg <= resdat_data_iq_2_q_s_reg_594_pp0_iter8_reg;
                resdat_data_iq_3_i_s_reg_559 <= grp_fetch_tones_fu_194_ap_return_20;
                resdat_data_iq_3_i_s_reg_559_pp0_iter10_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter9_reg;
                resdat_data_iq_3_i_s_reg_559_pp0_iter11_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter10_reg;
                resdat_data_iq_3_i_s_reg_559_pp0_iter12_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter11_reg;
                resdat_data_iq_3_i_s_reg_559_pp0_iter13_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter12_reg;
                resdat_data_iq_3_i_s_reg_559_pp0_iter14_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter13_reg;
                resdat_data_iq_3_i_s_reg_559_pp0_iter15_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter14_reg;
                resdat_data_iq_3_i_s_reg_559_pp0_iter16_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter15_reg;
                resdat_data_iq_3_i_s_reg_559_pp0_iter17_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter16_reg;
                resdat_data_iq_3_i_s_reg_559_pp0_iter18_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter17_reg;
                resdat_data_iq_3_i_s_reg_559_pp0_iter19_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter18_reg;
                resdat_data_iq_3_i_s_reg_559_pp0_iter20_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter19_reg;
                resdat_data_iq_3_i_s_reg_559_pp0_iter3_reg <= resdat_data_iq_3_i_s_reg_559;
                resdat_data_iq_3_i_s_reg_559_pp0_iter4_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter3_reg;
                resdat_data_iq_3_i_s_reg_559_pp0_iter5_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter4_reg;
                resdat_data_iq_3_i_s_reg_559_pp0_iter6_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter5_reg;
                resdat_data_iq_3_i_s_reg_559_pp0_iter7_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter6_reg;
                resdat_data_iq_3_i_s_reg_559_pp0_iter8_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter7_reg;
                resdat_data_iq_3_i_s_reg_559_pp0_iter9_reg <= resdat_data_iq_3_i_s_reg_559_pp0_iter8_reg;
                resdat_data_iq_3_q_s_reg_599 <= grp_fetch_tones_fu_194_ap_return_28;
                resdat_data_iq_3_q_s_reg_599_pp0_iter10_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter9_reg;
                resdat_data_iq_3_q_s_reg_599_pp0_iter11_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter10_reg;
                resdat_data_iq_3_q_s_reg_599_pp0_iter12_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter11_reg;
                resdat_data_iq_3_q_s_reg_599_pp0_iter13_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter12_reg;
                resdat_data_iq_3_q_s_reg_599_pp0_iter14_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter13_reg;
                resdat_data_iq_3_q_s_reg_599_pp0_iter15_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter14_reg;
                resdat_data_iq_3_q_s_reg_599_pp0_iter16_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter15_reg;
                resdat_data_iq_3_q_s_reg_599_pp0_iter17_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter16_reg;
                resdat_data_iq_3_q_s_reg_599_pp0_iter18_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter17_reg;
                resdat_data_iq_3_q_s_reg_599_pp0_iter19_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter18_reg;
                resdat_data_iq_3_q_s_reg_599_pp0_iter20_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter19_reg;
                resdat_data_iq_3_q_s_reg_599_pp0_iter3_reg <= resdat_data_iq_3_q_s_reg_599;
                resdat_data_iq_3_q_s_reg_599_pp0_iter4_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter3_reg;
                resdat_data_iq_3_q_s_reg_599_pp0_iter5_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter4_reg;
                resdat_data_iq_3_q_s_reg_599_pp0_iter6_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter5_reg;
                resdat_data_iq_3_q_s_reg_599_pp0_iter7_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter6_reg;
                resdat_data_iq_3_q_s_reg_599_pp0_iter8_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter7_reg;
                resdat_data_iq_3_q_s_reg_599_pp0_iter9_reg <= resdat_data_iq_3_q_s_reg_599_pp0_iter8_reg;
                resdat_data_iq_4_i_s_reg_564 <= grp_fetch_tones_fu_194_ap_return_21;
                resdat_data_iq_4_i_s_reg_564_pp0_iter10_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter9_reg;
                resdat_data_iq_4_i_s_reg_564_pp0_iter11_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter10_reg;
                resdat_data_iq_4_i_s_reg_564_pp0_iter12_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter11_reg;
                resdat_data_iq_4_i_s_reg_564_pp0_iter13_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter12_reg;
                resdat_data_iq_4_i_s_reg_564_pp0_iter14_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter13_reg;
                resdat_data_iq_4_i_s_reg_564_pp0_iter15_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter14_reg;
                resdat_data_iq_4_i_s_reg_564_pp0_iter16_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter15_reg;
                resdat_data_iq_4_i_s_reg_564_pp0_iter17_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter16_reg;
                resdat_data_iq_4_i_s_reg_564_pp0_iter18_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter17_reg;
                resdat_data_iq_4_i_s_reg_564_pp0_iter19_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter18_reg;
                resdat_data_iq_4_i_s_reg_564_pp0_iter20_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter19_reg;
                resdat_data_iq_4_i_s_reg_564_pp0_iter3_reg <= resdat_data_iq_4_i_s_reg_564;
                resdat_data_iq_4_i_s_reg_564_pp0_iter4_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter3_reg;
                resdat_data_iq_4_i_s_reg_564_pp0_iter5_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter4_reg;
                resdat_data_iq_4_i_s_reg_564_pp0_iter6_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter5_reg;
                resdat_data_iq_4_i_s_reg_564_pp0_iter7_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter6_reg;
                resdat_data_iq_4_i_s_reg_564_pp0_iter8_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter7_reg;
                resdat_data_iq_4_i_s_reg_564_pp0_iter9_reg <= resdat_data_iq_4_i_s_reg_564_pp0_iter8_reg;
                resdat_data_iq_4_q_s_reg_604 <= grp_fetch_tones_fu_194_ap_return_29;
                resdat_data_iq_4_q_s_reg_604_pp0_iter10_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter9_reg;
                resdat_data_iq_4_q_s_reg_604_pp0_iter11_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter10_reg;
                resdat_data_iq_4_q_s_reg_604_pp0_iter12_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter11_reg;
                resdat_data_iq_4_q_s_reg_604_pp0_iter13_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter12_reg;
                resdat_data_iq_4_q_s_reg_604_pp0_iter14_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter13_reg;
                resdat_data_iq_4_q_s_reg_604_pp0_iter15_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter14_reg;
                resdat_data_iq_4_q_s_reg_604_pp0_iter16_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter15_reg;
                resdat_data_iq_4_q_s_reg_604_pp0_iter17_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter16_reg;
                resdat_data_iq_4_q_s_reg_604_pp0_iter18_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter17_reg;
                resdat_data_iq_4_q_s_reg_604_pp0_iter19_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter18_reg;
                resdat_data_iq_4_q_s_reg_604_pp0_iter20_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter19_reg;
                resdat_data_iq_4_q_s_reg_604_pp0_iter3_reg <= resdat_data_iq_4_q_s_reg_604;
                resdat_data_iq_4_q_s_reg_604_pp0_iter4_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter3_reg;
                resdat_data_iq_4_q_s_reg_604_pp0_iter5_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter4_reg;
                resdat_data_iq_4_q_s_reg_604_pp0_iter6_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter5_reg;
                resdat_data_iq_4_q_s_reg_604_pp0_iter7_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter6_reg;
                resdat_data_iq_4_q_s_reg_604_pp0_iter8_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter7_reg;
                resdat_data_iq_4_q_s_reg_604_pp0_iter9_reg <= resdat_data_iq_4_q_s_reg_604_pp0_iter8_reg;
                resdat_data_iq_5_i_s_reg_569 <= grp_fetch_tones_fu_194_ap_return_22;
                resdat_data_iq_5_i_s_reg_569_pp0_iter10_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter9_reg;
                resdat_data_iq_5_i_s_reg_569_pp0_iter11_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter10_reg;
                resdat_data_iq_5_i_s_reg_569_pp0_iter12_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter11_reg;
                resdat_data_iq_5_i_s_reg_569_pp0_iter13_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter12_reg;
                resdat_data_iq_5_i_s_reg_569_pp0_iter14_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter13_reg;
                resdat_data_iq_5_i_s_reg_569_pp0_iter15_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter14_reg;
                resdat_data_iq_5_i_s_reg_569_pp0_iter16_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter15_reg;
                resdat_data_iq_5_i_s_reg_569_pp0_iter17_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter16_reg;
                resdat_data_iq_5_i_s_reg_569_pp0_iter18_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter17_reg;
                resdat_data_iq_5_i_s_reg_569_pp0_iter19_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter18_reg;
                resdat_data_iq_5_i_s_reg_569_pp0_iter20_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter19_reg;
                resdat_data_iq_5_i_s_reg_569_pp0_iter3_reg <= resdat_data_iq_5_i_s_reg_569;
                resdat_data_iq_5_i_s_reg_569_pp0_iter4_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter3_reg;
                resdat_data_iq_5_i_s_reg_569_pp0_iter5_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter4_reg;
                resdat_data_iq_5_i_s_reg_569_pp0_iter6_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter5_reg;
                resdat_data_iq_5_i_s_reg_569_pp0_iter7_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter6_reg;
                resdat_data_iq_5_i_s_reg_569_pp0_iter8_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter7_reg;
                resdat_data_iq_5_i_s_reg_569_pp0_iter9_reg <= resdat_data_iq_5_i_s_reg_569_pp0_iter8_reg;
                resdat_data_iq_5_q_s_reg_609 <= grp_fetch_tones_fu_194_ap_return_30;
                resdat_data_iq_5_q_s_reg_609_pp0_iter10_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter9_reg;
                resdat_data_iq_5_q_s_reg_609_pp0_iter11_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter10_reg;
                resdat_data_iq_5_q_s_reg_609_pp0_iter12_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter11_reg;
                resdat_data_iq_5_q_s_reg_609_pp0_iter13_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter12_reg;
                resdat_data_iq_5_q_s_reg_609_pp0_iter14_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter13_reg;
                resdat_data_iq_5_q_s_reg_609_pp0_iter15_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter14_reg;
                resdat_data_iq_5_q_s_reg_609_pp0_iter16_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter15_reg;
                resdat_data_iq_5_q_s_reg_609_pp0_iter17_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter16_reg;
                resdat_data_iq_5_q_s_reg_609_pp0_iter18_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter17_reg;
                resdat_data_iq_5_q_s_reg_609_pp0_iter19_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter18_reg;
                resdat_data_iq_5_q_s_reg_609_pp0_iter20_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter19_reg;
                resdat_data_iq_5_q_s_reg_609_pp0_iter3_reg <= resdat_data_iq_5_q_s_reg_609;
                resdat_data_iq_5_q_s_reg_609_pp0_iter4_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter3_reg;
                resdat_data_iq_5_q_s_reg_609_pp0_iter5_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter4_reg;
                resdat_data_iq_5_q_s_reg_609_pp0_iter6_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter5_reg;
                resdat_data_iq_5_q_s_reg_609_pp0_iter7_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter6_reg;
                resdat_data_iq_5_q_s_reg_609_pp0_iter8_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter7_reg;
                resdat_data_iq_5_q_s_reg_609_pp0_iter9_reg <= resdat_data_iq_5_q_s_reg_609_pp0_iter8_reg;
                resdat_data_iq_6_i_s_reg_574 <= grp_fetch_tones_fu_194_ap_return_23;
                resdat_data_iq_6_i_s_reg_574_pp0_iter10_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter9_reg;
                resdat_data_iq_6_i_s_reg_574_pp0_iter11_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter10_reg;
                resdat_data_iq_6_i_s_reg_574_pp0_iter12_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter11_reg;
                resdat_data_iq_6_i_s_reg_574_pp0_iter13_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter12_reg;
                resdat_data_iq_6_i_s_reg_574_pp0_iter14_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter13_reg;
                resdat_data_iq_6_i_s_reg_574_pp0_iter15_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter14_reg;
                resdat_data_iq_6_i_s_reg_574_pp0_iter16_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter15_reg;
                resdat_data_iq_6_i_s_reg_574_pp0_iter17_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter16_reg;
                resdat_data_iq_6_i_s_reg_574_pp0_iter18_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter17_reg;
                resdat_data_iq_6_i_s_reg_574_pp0_iter19_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter18_reg;
                resdat_data_iq_6_i_s_reg_574_pp0_iter20_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter19_reg;
                resdat_data_iq_6_i_s_reg_574_pp0_iter3_reg <= resdat_data_iq_6_i_s_reg_574;
                resdat_data_iq_6_i_s_reg_574_pp0_iter4_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter3_reg;
                resdat_data_iq_6_i_s_reg_574_pp0_iter5_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter4_reg;
                resdat_data_iq_6_i_s_reg_574_pp0_iter6_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter5_reg;
                resdat_data_iq_6_i_s_reg_574_pp0_iter7_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter6_reg;
                resdat_data_iq_6_i_s_reg_574_pp0_iter8_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter7_reg;
                resdat_data_iq_6_i_s_reg_574_pp0_iter9_reg <= resdat_data_iq_6_i_s_reg_574_pp0_iter8_reg;
                resdat_data_iq_6_q_s_reg_614 <= grp_fetch_tones_fu_194_ap_return_31;
                resdat_data_iq_6_q_s_reg_614_pp0_iter10_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter9_reg;
                resdat_data_iq_6_q_s_reg_614_pp0_iter11_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter10_reg;
                resdat_data_iq_6_q_s_reg_614_pp0_iter12_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter11_reg;
                resdat_data_iq_6_q_s_reg_614_pp0_iter13_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter12_reg;
                resdat_data_iq_6_q_s_reg_614_pp0_iter14_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter13_reg;
                resdat_data_iq_6_q_s_reg_614_pp0_iter15_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter14_reg;
                resdat_data_iq_6_q_s_reg_614_pp0_iter16_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter15_reg;
                resdat_data_iq_6_q_s_reg_614_pp0_iter17_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter16_reg;
                resdat_data_iq_6_q_s_reg_614_pp0_iter18_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter17_reg;
                resdat_data_iq_6_q_s_reg_614_pp0_iter19_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter18_reg;
                resdat_data_iq_6_q_s_reg_614_pp0_iter20_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter19_reg;
                resdat_data_iq_6_q_s_reg_614_pp0_iter3_reg <= resdat_data_iq_6_q_s_reg_614;
                resdat_data_iq_6_q_s_reg_614_pp0_iter4_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter3_reg;
                resdat_data_iq_6_q_s_reg_614_pp0_iter5_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter4_reg;
                resdat_data_iq_6_q_s_reg_614_pp0_iter6_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter5_reg;
                resdat_data_iq_6_q_s_reg_614_pp0_iter7_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter6_reg;
                resdat_data_iq_6_q_s_reg_614_pp0_iter8_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter7_reg;
                resdat_data_iq_6_q_s_reg_614_pp0_iter9_reg <= resdat_data_iq_6_q_s_reg_614_pp0_iter8_reg;
                resdat_data_iq_7_i_s_reg_579 <= grp_fetch_tones_fu_194_ap_return_24;
                resdat_data_iq_7_i_s_reg_579_pp0_iter10_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter9_reg;
                resdat_data_iq_7_i_s_reg_579_pp0_iter11_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter10_reg;
                resdat_data_iq_7_i_s_reg_579_pp0_iter12_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter11_reg;
                resdat_data_iq_7_i_s_reg_579_pp0_iter13_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter12_reg;
                resdat_data_iq_7_i_s_reg_579_pp0_iter14_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter13_reg;
                resdat_data_iq_7_i_s_reg_579_pp0_iter15_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter14_reg;
                resdat_data_iq_7_i_s_reg_579_pp0_iter16_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter15_reg;
                resdat_data_iq_7_i_s_reg_579_pp0_iter17_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter16_reg;
                resdat_data_iq_7_i_s_reg_579_pp0_iter18_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter17_reg;
                resdat_data_iq_7_i_s_reg_579_pp0_iter19_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter18_reg;
                resdat_data_iq_7_i_s_reg_579_pp0_iter20_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter19_reg;
                resdat_data_iq_7_i_s_reg_579_pp0_iter3_reg <= resdat_data_iq_7_i_s_reg_579;
                resdat_data_iq_7_i_s_reg_579_pp0_iter4_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter3_reg;
                resdat_data_iq_7_i_s_reg_579_pp0_iter5_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter4_reg;
                resdat_data_iq_7_i_s_reg_579_pp0_iter6_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter5_reg;
                resdat_data_iq_7_i_s_reg_579_pp0_iter7_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter6_reg;
                resdat_data_iq_7_i_s_reg_579_pp0_iter8_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter7_reg;
                resdat_data_iq_7_i_s_reg_579_pp0_iter9_reg <= resdat_data_iq_7_i_s_reg_579_pp0_iter8_reg;
                resdat_data_iq_7_q_s_reg_619 <= grp_fetch_tones_fu_194_ap_return_32;
                resdat_data_iq_7_q_s_reg_619_pp0_iter10_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter9_reg;
                resdat_data_iq_7_q_s_reg_619_pp0_iter11_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter10_reg;
                resdat_data_iq_7_q_s_reg_619_pp0_iter12_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter11_reg;
                resdat_data_iq_7_q_s_reg_619_pp0_iter13_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter12_reg;
                resdat_data_iq_7_q_s_reg_619_pp0_iter14_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter13_reg;
                resdat_data_iq_7_q_s_reg_619_pp0_iter15_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter14_reg;
                resdat_data_iq_7_q_s_reg_619_pp0_iter16_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter15_reg;
                resdat_data_iq_7_q_s_reg_619_pp0_iter17_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter16_reg;
                resdat_data_iq_7_q_s_reg_619_pp0_iter18_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter17_reg;
                resdat_data_iq_7_q_s_reg_619_pp0_iter19_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter18_reg;
                resdat_data_iq_7_q_s_reg_619_pp0_iter20_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter19_reg;
                resdat_data_iq_7_q_s_reg_619_pp0_iter3_reg <= resdat_data_iq_7_q_s_reg_619;
                resdat_data_iq_7_q_s_reg_619_pp0_iter4_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter3_reg;
                resdat_data_iq_7_q_s_reg_619_pp0_iter5_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter4_reg;
                resdat_data_iq_7_q_s_reg_619_pp0_iter6_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter5_reg;
                resdat_data_iq_7_q_s_reg_619_pp0_iter7_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter6_reg;
                resdat_data_iq_7_q_s_reg_619_pp0_iter8_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter7_reg;
                resdat_data_iq_7_q_s_reg_619_pp0_iter9_reg <= resdat_data_iq_7_q_s_reg_619_pp0_iter8_reg;
                resdat_last_V_reg_459 <= grp_fetch_tones_fu_194_ap_return_0;
                resdat_last_V_reg_459_pp0_iter10_reg <= resdat_last_V_reg_459_pp0_iter9_reg;
                resdat_last_V_reg_459_pp0_iter11_reg <= resdat_last_V_reg_459_pp0_iter10_reg;
                resdat_last_V_reg_459_pp0_iter12_reg <= resdat_last_V_reg_459_pp0_iter11_reg;
                resdat_last_V_reg_459_pp0_iter13_reg <= resdat_last_V_reg_459_pp0_iter12_reg;
                resdat_last_V_reg_459_pp0_iter14_reg <= resdat_last_V_reg_459_pp0_iter13_reg;
                resdat_last_V_reg_459_pp0_iter15_reg <= resdat_last_V_reg_459_pp0_iter14_reg;
                resdat_last_V_reg_459_pp0_iter16_reg <= resdat_last_V_reg_459_pp0_iter15_reg;
                resdat_last_V_reg_459_pp0_iter17_reg <= resdat_last_V_reg_459_pp0_iter16_reg;
                resdat_last_V_reg_459_pp0_iter18_reg <= resdat_last_V_reg_459_pp0_iter17_reg;
                resdat_last_V_reg_459_pp0_iter19_reg <= resdat_last_V_reg_459_pp0_iter18_reg;
                resdat_last_V_reg_459_pp0_iter20_reg <= resdat_last_V_reg_459_pp0_iter19_reg;
                resdat_last_V_reg_459_pp0_iter3_reg <= resdat_last_V_reg_459;
                resdat_last_V_reg_459_pp0_iter4_reg <= resdat_last_V_reg_459_pp0_iter3_reg;
                resdat_last_V_reg_459_pp0_iter5_reg <= resdat_last_V_reg_459_pp0_iter4_reg;
                resdat_last_V_reg_459_pp0_iter6_reg <= resdat_last_V_reg_459_pp0_iter5_reg;
                resdat_last_V_reg_459_pp0_iter7_reg <= resdat_last_V_reg_459_pp0_iter6_reg;
                resdat_last_V_reg_459_pp0_iter8_reg <= resdat_last_V_reg_459_pp0_iter7_reg;
                resdat_last_V_reg_459_pp0_iter9_reg <= resdat_last_V_reg_459_pp0_iter8_reg;
                sincosines_0_i_V_reg_664 <= grp_aphase_to_sincos_fu_111_ap_return_0;
                sincosines_0_q_V_reg_704 <= grp_aphase_to_sincos_fu_111_ap_return_8;
                sincosines_1_i_V_reg_669 <= grp_aphase_to_sincos_fu_111_ap_return_1;
                sincosines_1_q_V_reg_709 <= grp_aphase_to_sincos_fu_111_ap_return_9;
                sincosines_2_i_V_reg_674 <= grp_aphase_to_sincos_fu_111_ap_return_2;
                sincosines_2_q_V_reg_714 <= grp_aphase_to_sincos_fu_111_ap_return_10;
                sincosines_3_i_V_reg_679 <= grp_aphase_to_sincos_fu_111_ap_return_3;
                sincosines_3_q_V_reg_719 <= grp_aphase_to_sincos_fu_111_ap_return_11;
                sincosines_4_i_V_reg_684 <= grp_aphase_to_sincos_fu_111_ap_return_4;
                sincosines_4_q_V_reg_724 <= grp_aphase_to_sincos_fu_111_ap_return_12;
                sincosines_5_i_V_reg_689 <= grp_aphase_to_sincos_fu_111_ap_return_5;
                sincosines_5_q_V_reg_729 <= grp_aphase_to_sincos_fu_111_ap_return_13;
                sincosines_6_i_V_reg_694 <= grp_aphase_to_sincos_fu_111_ap_return_6;
                sincosines_6_q_V_reg_734 <= grp_aphase_to_sincos_fu_111_ap_return_14;
                sincosines_7_i_V_reg_699 <= grp_aphase_to_sincos_fu_111_ap_return_7;
                sincosines_7_q_V_reg_739 <= grp_aphase_to_sincos_fu_111_ap_return_15;
                tones_0_inc_V_reg_464 <= grp_fetch_tones_fu_194_ap_return_1;
                tones_0_phase_V_reg_504 <= grp_fetch_tones_fu_194_ap_return_9;
                tones_1_inc_V_reg_469 <= grp_fetch_tones_fu_194_ap_return_2;
                tones_1_phase_V_reg_509 <= grp_fetch_tones_fu_194_ap_return_10;
                tones_2_inc_V_reg_474 <= grp_fetch_tones_fu_194_ap_return_3;
                tones_2_phase_V_reg_514 <= grp_fetch_tones_fu_194_ap_return_11;
                tones_3_inc_V_reg_479 <= grp_fetch_tones_fu_194_ap_return_4;
                tones_3_phase_V_reg_519 <= grp_fetch_tones_fu_194_ap_return_12;
                tones_4_inc_V_reg_484 <= grp_fetch_tones_fu_194_ap_return_5;
                tones_4_phase_V_reg_524 <= grp_fetch_tones_fu_194_ap_return_13;
                tones_5_inc_V_reg_489 <= grp_fetch_tones_fu_194_ap_return_6;
                tones_5_phase_V_reg_529 <= grp_fetch_tones_fu_194_ap_return_14;
                tones_6_inc_V_reg_494 <= grp_fetch_tones_fu_194_ap_return_7;
                tones_6_phase_V_reg_534 <= grp_fetch_tones_fu_194_ap_return_15;
                tones_7_inc_V_reg_499 <= grp_fetch_tones_fu_194_ap_return_8;
                tones_7_phase_V_reg_539 <= grp_fetch_tones_fu_194_ap_return_16;
                val_assign1_reg_80_pp0_iter2_reg <= val_assign1_reg_80_pp0_iter1_reg;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(grp_fetch_tones_fu_194_res_in_TDATA_blk_n, ap_enable_reg_pp0_iter1, grp_downconvert_fu_127_res_out_TDATA_blk_n, ap_enable_reg_pp0_iter31, regslice_both_res_out_data_iq_U_apdone_blk, ap_enable_reg_pp0_iter32)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter32 = ap_const_logic_1) and (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1)) or ((grp_downconvert_fu_127_res_out_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_1)) or ((grp_fetch_tones_fu_194_res_in_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp110_assign_proc : process(grp_fetch_tones_fu_194_res_in_TDATA_blk_n, ap_enable_reg_pp0_iter1, grp_downconvert_fu_127_res_out_TDATA_blk_n, ap_enable_reg_pp0_iter31, regslice_both_res_out_data_iq_U_apdone_blk, ap_enable_reg_pp0_iter32)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp110 <= (((ap_enable_reg_pp0_iter32 = ap_const_logic_1) and (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1)) or ((grp_downconvert_fu_127_res_out_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_1)) or ((grp_fetch_tones_fu_194_res_in_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp140_assign_proc : process(grp_fetch_tones_fu_194_res_in_TDATA_blk_n, ap_enable_reg_pp0_iter1, regslice_both_res_out_data_iq_U_apdone_blk, ap_enable_reg_pp0_iter32)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp140 <= (((ap_enable_reg_pp0_iter32 = ap_const_logic_1) and (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1)) or ((grp_fetch_tones_fu_194_res_in_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp45_assign_proc : process(grp_downconvert_fu_127_res_out_TDATA_blk_n, ap_enable_reg_pp0_iter31, regslice_both_res_out_data_iq_U_apdone_blk, ap_enable_reg_pp0_iter32)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp45 <= (((ap_enable_reg_pp0_iter32 = ap_const_logic_1) and (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1)) or ((grp_downconvert_fu_127_res_out_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp82_assign_proc : process(grp_fetch_tones_fu_194_res_in_TDATA_blk_n, ap_enable_reg_pp0_iter1, grp_downconvert_fu_127_res_out_TDATA_blk_n, ap_enable_reg_pp0_iter31, regslice_both_res_out_data_iq_U_apdone_blk, ap_enable_reg_pp0_iter32)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp82 <= (((ap_enable_reg_pp0_iter32 = ap_const_logic_1) and (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1)) or ((grp_downconvert_fu_127_res_out_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_1)) or ((grp_fetch_tones_fu_194_res_in_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(grp_fetch_tones_fu_194_res_in_TDATA_blk_n, ap_enable_reg_pp0_iter1, grp_downconvert_fu_127_res_out_TDATA_blk_n, ap_enable_reg_pp0_iter31, regslice_both_res_out_data_iq_U_apdone_blk, ap_enable_reg_pp0_iter32)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter32 = ap_const_logic_1) and (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1)) or ((grp_downconvert_fu_127_res_out_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_1)) or ((grp_fetch_tones_fu_194_res_in_TDATA_blk_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter7_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter7_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter7_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter7_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter8_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter9_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter10_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter11_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter12_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter13_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter14_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter15_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter16_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter17_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter17_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter17_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter17_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter18_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter18_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter18_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter18_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter19_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter19_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter19_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter19_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter20_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter20_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter20_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter20_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter21_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter21_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter21_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter21_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter22_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter22_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter22_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter22_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter23_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter23_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter23_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter23_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter24_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter24_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter24_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter24_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter25_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter25_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter25_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter25_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter26_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter26_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter26_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter26_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter27_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter27_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter27_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter27_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter28_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter28_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter28_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter28_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter29_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter29_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter29_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter29_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter30_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter30_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter30_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter30_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state34_pp0_stage0_iter31_assign_proc : process(grp_downconvert_fu_127_res_out_TDATA_blk_n)
    begin
                ap_block_state34_pp0_stage0_iter31 <= (grp_downconvert_fu_127_res_out_TDATA_blk_n = ap_const_logic_0);
    end process;


    ap_block_state34_pp0_stage0_iter31_ignore_call2_assign_proc : process(grp_downconvert_fu_127_res_out_TDATA_blk_n)
    begin
                ap_block_state34_pp0_stage0_iter31_ignore_call2 <= (grp_downconvert_fu_127_res_out_TDATA_blk_n = ap_const_logic_0);
    end process;


    ap_block_state34_pp0_stage0_iter31_ignore_call36_assign_proc : process(grp_downconvert_fu_127_res_out_TDATA_blk_n)
    begin
                ap_block_state34_pp0_stage0_iter31_ignore_call36 <= (grp_downconvert_fu_127_res_out_TDATA_blk_n = ap_const_logic_0);
    end process;


    ap_block_state34_pp0_stage0_iter31_ignore_call45_assign_proc : process(grp_downconvert_fu_127_res_out_TDATA_blk_n)
    begin
                ap_block_state34_pp0_stage0_iter31_ignore_call45 <= (grp_downconvert_fu_127_res_out_TDATA_blk_n = ap_const_logic_0);
    end process;

        ap_block_state34_pp0_stage0_iter31_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(grp_fetch_tones_fu_194_res_in_TDATA_blk_n)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (grp_fetch_tones_fu_194_res_in_TDATA_blk_n = ap_const_logic_0);
    end process;

        ap_block_state3_pp0_stage0_iter1_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_ignore_call36_assign_proc : process(grp_fetch_tones_fu_194_res_in_TDATA_blk_n)
    begin
                ap_block_state3_pp0_stage0_iter1_ignore_call36 <= (grp_fetch_tones_fu_194_res_in_TDATA_blk_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter1_ignore_call45_assign_proc : process(grp_fetch_tones_fu_194_res_in_TDATA_blk_n)
    begin
                ap_block_state3_pp0_stage0_iter1_ignore_call45 <= (grp_fetch_tones_fu_194_res_in_TDATA_blk_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter1_ignore_call62_assign_proc : process(grp_fetch_tones_fu_194_res_in_TDATA_blk_n)
    begin
                ap_block_state3_pp0_stage0_iter1_ignore_call62 <= (grp_fetch_tones_fu_194_res_in_TDATA_blk_n = ap_const_logic_0);
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter32_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state6_pp0_stage0_iter32 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state6_pp0_stage0_iter32_ignore_call2_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state6_pp0_stage0_iter32_ignore_call2 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state6_pp0_stage0_iter32_ignore_call36_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state6_pp0_stage0_iter32_ignore_call36 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state6_pp0_stage0_iter32_ignore_call45_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state6_pp0_stage0_iter32_ignore_call45 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state6_pp0_stage0_iter32_ignore_call62_assign_proc : process(regslice_both_res_out_data_iq_U_apdone_blk)
    begin
                ap_block_state6_pp0_stage0_iter32_ignore_call62 <= (regslice_both_res_out_data_iq_U_apdone_blk = ap_const_logic_1);
    end process;

        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6_ignore_call2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6_ignore_call45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter6_ignore_call62 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_114_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_114 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter32, ap_block_pp0_stage0_11001, icmp_ln119_reg_455_pp0_iter31_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_reg_455_pp0_iter31_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter32 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30)
    begin
        if (((ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to31_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30)
    begin
        if (((ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to31 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to31 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_val_assign1_phi_fu_84_p6_assign_proc : process(val_assign1_reg_80, group_reg_450, icmp_ln119_reg_455, ap_condition_114)
    begin
        if ((ap_const_boolean_1 = ap_condition_114)) then
            if ((icmp_ln119_reg_455 = ap_const_lv1_1)) then 
                ap_phi_mux_val_assign1_phi_fu_84_p6 <= ap_const_lv8_0;
            elsif ((icmp_ln119_reg_455 = ap_const_lv1_0)) then 
                ap_phi_mux_val_assign1_phi_fu_84_p6 <= group_reg_450;
            else 
                ap_phi_mux_val_assign1_phi_fu_84_p6 <= val_assign1_reg_80;
            end if;
        else 
            ap_phi_mux_val_assign1_phi_fu_84_p6 <= val_assign1_reg_80;
        end if; 
    end process;


    ap_ready_assign_proc : process(icmp_ln119_fu_214_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_214_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to31)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to31 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    group_fu_208_p2 <= std_logic_vector(unsigned(ap_phi_mux_val_assign1_phi_fu_84_p6) + unsigned(ap_const_lv8_1));

    grp_aphase_to_sincos_fu_111_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp110)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp110) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_aphase_to_sincos_fu_111_ap_ce <= ap_const_logic_1;
        else 
            grp_aphase_to_sincos_fu_111_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_aphase_to_sincos_fu_111_ap_start <= grp_aphase_to_sincos_fu_111_ap_start_reg;

    grp_downconvert_fu_127_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp140)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp140) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_downconvert_fu_127_ap_ce <= ap_const_logic_1;
        else 
            grp_downconvert_fu_127_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_downconvert_fu_127_ap_start <= grp_downconvert_fu_127_ap_start_reg;
    grp_downconvert_fu_127_res_out_TREADY <= (res_out_TREADY_int and ap_CS_fsm_pp0_stage0);

    grp_fetch_tones_fu_194_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp45))) then 
            grp_fetch_tones_fu_194_ap_ce <= ap_const_logic_1;
        else 
            grp_fetch_tones_fu_194_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fetch_tones_fu_194_ap_start <= grp_fetch_tones_fu_194_ap_start_reg;

    grp_increment_phases_fu_168_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp82)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp82) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_increment_phases_fu_168_ap_ce <= ap_const_logic_1;
        else 
            grp_increment_phases_fu_168_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_increment_phases_fu_168_ap_start <= grp_increment_phases_fu_168_ap_start_reg;
    icmp_ln119_fu_214_p2 <= "1" when (ap_phi_mux_val_assign1_phi_fu_84_p6 = ap_const_lv8_FF) else "0";

    res_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, grp_fetch_tones_fu_194_res_in_TDATA_blk_n, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            res_in_TDATA_blk_n <= grp_fetch_tones_fu_194_res_in_TDATA_blk_n;
        else 
            res_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_in_TREADY_assign_proc : process(res_in_TVALID, regslice_both_res_in_data_iq_U_ack_in)
    begin
        if (((res_in_TVALID = ap_const_logic_1) and (regslice_both_res_in_data_iq_U_ack_in = ap_const_logic_1))) then 
            res_in_TREADY <= ap_const_logic_1;
        else 
            res_in_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    res_in_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, grp_fetch_tones_fu_194_res_in_TREADY)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            res_in_TREADY_int <= grp_fetch_tones_fu_194_res_in_TREADY;
        else 
            res_in_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    res_out_TDATA_blk_n_assign_proc : process(grp_downconvert_fu_127_res_out_TDATA_blk_n, ap_enable_reg_pp0_iter31, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter31 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            res_out_TDATA_blk_n <= grp_downconvert_fu_127_res_out_TDATA_blk_n;
        else 
            res_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_out_TVALID <= regslice_both_res_out_data_iq_U_vld_out;
    res_out_ap_lwr <= ap_const_logic_0;
end behav;
