DIV_ROUND_UP,FUNC_0
DPG_PIPE_URGENCY_CONTROL__URGENCY_HIGH_WATERMARK__SHIFT,VAR_0
DPG_PIPE_URGENCY_CONTROL__URGENCY_LOW_WATERMARK__SHIFT,VAR_1
DPG_WATERMARK_MASK_CONTROL__URGENCY_WATERMARK_MASK__SHIFT,VAR_2
DRM_DEBUG_KMS,FUNC_1
DRM_MODE_FLAG_INTERLACE,VAR_3
RMX_OFF,VAR_4
RREG32,FUNC_2
WREG32,FUNC_3
amdgpu_dpm_get_mclk,FUNC_4
amdgpu_dpm_get_sclk,FUNC_5
cik_get_number_of_dram_channels,FUNC_6
dce_v8_0_average_bandwidth_vs_available_bandwidth,FUNC_7
dce_v8_0_average_bandwidth_vs_dram_bandwidth_for_display,FUNC_8
dce_v8_0_check_latency_hiding,FUNC_9
dce_v8_0_latency_watermark,FUNC_10
div_u64,FUNC_11
min,FUNC_12
mmDPG_PIPE_URGENCY_CONTROL,VAR_5
mmDPG_WATERMARK_MASK_CONTROL,VAR_6
dce_v8_0_program_watermarks,FUNC_13
adev,VAR_7
amdgpu_crtc,VAR_8
lb_size,VAR_9
num_heads,VAR_10
mode,VAR_11
wm_low,VAR_12
wm_high,VAR_13
active_time,VAR_14
line_time,VAR_15
latency_watermark_a,VAR_16
latency_watermark_b,VAR_17
tmp,VAR_18
wm_mask,VAR_19
lb_vblank_lead_lines,VAR_20
