{"vcs1":{"timestamp_begin":1750453097.188638752, "rt":0.98, "ut":0.42, "st":0.11}}
{"vcselab":{"timestamp_begin":1750453098.261653128, "rt":0.75, "ut":0.23, "st":0.06}}
{"link":{"timestamp_begin":1750453099.092506455, "rt":0.19, "ut":0.13, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750453096.790920520}
{"VCS_COMP_START_TIME": 1750453096.790920520}
{"VCS_COMP_END_TIME": 1750453101.982329053}
{"VCS_USER_OPTIONS": "-R -sverilog tb_1.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2549259}}
{"stitch_vcselab": {"peak_mem": 2549318}}
