

@article{vachharajani2006liberty,
  title={The liberty simulation environment: A deliberate approach to high-level system modeling},
  author={Vachharajani, Manish and Vachharajani, Neil and Penry, David A and Blome, Jason A and Malik, Sharad and August, David I},
  journal={ACM Transactions on Computer Systems (TOCS)},
  volume={24},
  number={3},
  pages={211--249},
  year={2006},
  publisher={ACM}
}

@article{build_a_bong,
author = {Dirk Fischer and Jürgen Teich and Ralph Weper and Michael Thies},
title = {BUILDABONG: A Framework for Architecture/Compiler Co-Exploration for ASIPs},
journal = {Journal of Circuits, Systems and Computers},
volume = {12},
number = {03},
pages = {353-375},
year = {2003},
doi = {10.1142/S0218126603000799},

URL = {http://www.worldscientific.com/doi/abs/10.1142/S0218126603000799},
eprint = {http://www.worldscientific.com/doi/pdf/10.1142/S0218126603000799}
}


@ARTICLE{5209959, 
author={Martin, G. and Smith, G.}, 
journal={Design Test of Computers, IEEE}, 
title={High-Level Synthesis: Past, Present, and Future}, 
year={2009}, 
month={July}, 
volume={26}, 
number={4}, 
pages={18-25}, 
keywords={high level synthesis;HLS tools;high-level synthesis;industry adoption;system-level design;Algorithm design and analysis;Commercialization;Computer industry;Electronic design automation and methodology;Electronics industry;Hardware;High level synthesis;History;Machinery production industries;Physics computing;ESL synthesis;High-level synthesis;behavioral synthesis;commercial use;design and test;history}, 
doi={10.1109/MDT.2009.83}, 
ISSN={0740-7475},}


@INPROCEEDINGS{upfast, 
author={Onder, S. and Gupta, R.}, 
booktitle={Computer Languages, 1998. Proceedings. 1998 International Conference on}, 
title={Automatic generation of microarchitecture simulators}, 
year={1998}, 
month={May}, 
pages={80-89}, 
keywords={automatic programming;computer architecture;formal specification;high level languages;object-oriented programming;program assemblers;virtual machines;ADL code;Architecture Description Language;C++ code;UPFAST system;assembler;automatic generation;automatically generated simulators;automatically generated software;complicated out-of-order issue processors;cycle level simulator;disassembler;domain specific language;input specification;microarchitecture simulators;modified architecture;porting;simple pipelined processors;Architecture description languages;Assembly systems;Computational modeling;Computer architecture;Computer science;Computer simulation;Microarchitecture;Out of order;Silicon;Statistics}, 
doi={10.1109/ICCL.1998.674159}, 
ISSN={1074-8970},}


@inproceedings{Wall:1991:LIP:106972.106991,
 author = {Wall, David W.},
 title = {Limits of Instruction-level Parallelism},
 booktitle = {Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS IV},
 year = {1991},
 isbn = {0-89791-380-9},
 location = {Santa Clara, California, USA},
 pages = {176--188},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/106972.106991},
 doi = {10.1145/106972.106991},
 acmid = {106991},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Azizi:2010:ETP:1815961.1815967,
 author = {Azizi, Omid and Mahesri, Aqeel and Lee, Benjamin C. and Patel, Sanjay J. and Horowitz, Mark},
 title = {Energy-performance Tradeoffs in Processor Architecture and Circuit Design: A Marginal Cost Analysis},
 booktitle = {Proceedings of the 37th Annual International Symposium on Computer Architecture},
 series = {ISCA '10},
 year = {2010},
 isbn = {978-1-4503-0053-7},
 location = {Saint-Malo, France},
 pages = {26--36},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1815961.1815967},
 doi = {10.1145/1815961.1815967},
 acmid = {1815967},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {co-optimization, design space exploration, design trade-offs, energy efficiency, microarchitecture, optimization},
}

@inproceedings{Wang:2009:PMR:1616625.1616631,
 author = {Wang, Gang and Chen, Du and Chen, Jian and Ma, Jianliang and Chen, Tianzhou},
 title = {A Performance Model for Run-Time Reconfigurable Hardware Accelerator},
 booktitle = {Proceedings of the 8th International Symposium on Advanced Parallel Processing Technologies},
 series = {APPT '09},
 year = {2009},
 isbn = {978-3-642-03643-9},
 location = {Rapperswil, Switzerland},
 pages = {54--66},
 numpages = {13},
 url = {http://dx.doi.org/10.1007/978-3-642-03644-6_5},
 doi = {10.1007/978-3-642-03644-6_5},
 acmid = {1616631},
 publisher = {Springer-Verlag},
 address = {Berlin, Heidelberg},
} 

@article{Kumar:2013:SCO:2431282.2431342,
 author = {Kumar, Karthik and Liu, Jibang and Lu, Yung-Hsiang and Bhargava, Bharat},
 title = {A Survey of Computation Offloading for Mobile Systems},
 journal = {Mob. Netw. Appl.},
 issue_date = {February  2013},
 volume = {18},
 number = {1},
 month = feb,
 year = {2013},
 issn = {1383-469X},
 pages = {129--140},
 numpages = {12},
 url = {http://dx.doi.org/10.1007/s11036-012-0368-0},
 doi = {10.1007/s11036-012-0368-0},
 acmid = {2431342},
 publisher = {Springer-Verlag New York, Inc.},
 address = {Secaucus, NJ, USA},
 keywords = {computation offloading, energy, mobile cloud computing, performance, survey},
}


@INPROCEEDINGS{boat-hull1,
AUTHOR = "Cedric Nugteren and Henk Corporaal",
TITLE = "The boat hull model: adapting the roofline model to enable performance prediction for parallel computing",
BOOKTITLE = "PPOPP '12",
PAGES = {291-292},
YEAR = {2012}, 
}

@techreport{boat-hull0,
  author="Cedric Nugteren and Henk Corporaal",
  title={A Modular and Parameterisable Classification of Algorithms},
  NUMBER =        {ESR-2011-02},
  INSTITUTION = {Eindhoven University of Technology},
 year={2011}
}

@article{Williams:2009:RIV:1498765.1498785,
 author = {Williams, Samuel and Waterman, Andrew and Patterson, David},
 title = {Roofline: an insightful visual performance model for multicore architectures},
 journal = {Commun. ACM},
 issue_date = {April 2009},
 volume = {52},
 number = {4},
 month = apr,
 year = {2009},
 issn = {0001-0782},
 pages = {65--76},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1498765.1498785},
 doi = {10.1145/1498765.1498785},
 acmid = {1498785},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{hongkimperf2,
 author = {Sim, Jaewoong and Dasgupta, Aniruddha and Kim, Hyesoon and Vuduc, Richard},
 title = {A performance analysis framework for identifying potential benefits in GPGPU applications},
 booktitle = {Proceedings of the 17th ACM SIGPLAN symposium on Principles and Practice of Parallel Programming},
 series = {PPoPP '12},
 year = {2012},
 isbn = {978-1-4503-1160-1},
 location = {New Orleans, Louisiana, USA},
 pages = {11--22},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2145816.2145819},
 doi = {10.1145/2145816.2145819},
 acmid = {2145819},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CUDA, GPGPU architecture, analytical model, performance benefit prediction, performance prediction},
} 

@inproceedings{Hong:2010:IGP:1815961.1815998,
 author = {Hong, Sunpyo and Kim, Hyesoon},
 title = {An integrated GPU power and performance model},
 booktitle = {ISCA '10}
} 

@inproceedings{meng2011grophecy,
   title={GROPHECY: GPU performance projection from CPU code skeletons},
   author={Meng, J. and Morozov, V.A. and Kumaran, K. and Vishwanath, V. and Uram, T.D.},
   booktitle={Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis},
   pages={14},
   year={2011},
   organization={ACM}
}


@article{Cascaval:2010:TAA:1940702.1940705,
 author = {Ca\c{s}caval, C. and Chatterjee, S. and Franke, H. and Gildea, K. J. and Pattnaik, P.},
 title = {A Taxonomy of Accelerator Architectures and Their Programming Models},
 journal = {IBM J. Res. Dev.},
 issue_date = {September 2010},
 volume = {54},
 number = {5},
 month = sep,
 year = {2010},
 issn = {0018-8646},
 pages = {473--482},
 numpages = {10},
 url = {http://dx.doi.org/10.1147/JRD.2010.2059721},
 doi = {10.1147/JRD.2010.2059721},
 acmid = {1940705},
 publisher = {IBM Corp.},
 address = {Riverton, NJ, USA},
} 

@INPROCEEDINGS{6114198,
author={Meswani, M.R. and Carrington, L. and Unat, D. and Snavely, A. and Baden, S. and Poole, S.},
booktitle={Workload Characterization (IISWC), 2011 IEEE International Symposium on},
title={Modeling and predicting application performance on hardware accelerators},
year={2011},
pages={73-73},
keywords={parallel machines;performance evaluation;programming;compute operation;hardware accelerator;performance-modeling framework;porting effort;procurement cost;programming;top500 supercomputer;Computational modeling;Data models;Hardware;Integrated circuit modeling;Performance evaluation;Predictive models;Supercomputers},
doi={10.1109/IISWC.2011.6114198},}

@INPROCEEDINGS{6164927,
author={Iyer, R.},
booktitle={Design Automation Conference (ASP-DAC), 2012 17th Asia and South Pacific},
title={Accelerator-rich architectures: Implications, opportunities and challenges},
year={2012},
pages={106-107},
keywords={computer architecture;low-power electronics;multiprocessing systems;system-on-chip;accelerator-rich architecture;chip-multiprocessor;system-on-chip;ultra-low power;Acceleration;Multicore processing;Performance evaluation;Quality of service;Random access memory;System-on-a-chip},
doi={10.1109/ASPDAC.2012.6164927},
ISSN={2153-6961},}


@ARTICLE{6336691,
author={Zidenberg, T. and Keslassy, I. and Weiser, U.},
journal={Computer},
title={Optimal Resource Allocation with MultiAmdahl},
year={2013},
volume={46},
number={7},
pages={70-77},
keywords={microprocessor chips;multiprocessing systems;resource allocation;MultiAmdahl framework;heterogeneous multiprocessor chips;on-chip component;optimal resource allocation;workload model;Analytical models;Central Processing Unit;Modeling;Multiprocessing systems;Optimization;Program processors;Resource management;Amdahl's law;MultiAmdahl;heterogeneous systems;hybrid systems;modeling techniques;multiprocessor chips},
doi={10.1109/MC.2012.359},
ISSN={0018-9162},}

@article{held2011combinatorial,
  title={Combinatorial optimization in VLSI design},
  author={Held, Stephan and Korte, Bernhard and Rautenbach, Dieter and Vygen, Jens},
  journal={Combinatorial optimization methods and applications},
  volume={31},
  pages={33--96},
  year={2011}
}

@article{Sartin-Tarm:2013:CCS:2490302.2490306,
 author = {Sartin-Tarm, Michael and Nowatzki, Tony and De Carli, Lorenzo and Sankaralingam, Karthikeyan and Estan, Cristian},
 title = {Constraint centric scheduling guide},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2013},
 volume = {41},
 number = {2},
 month = may,
 year = {2013},
 issn = {0163-5964},
 pages = {17--21},
 numpages = {5},
 url = {http://doi.acm.org/10.1145/2490302.2490306},
 doi = {10.1145/2490302.2490306},
 acmid = {2490306},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@book{comp-arch-perf-eval,
author = {Lieven Eeckhout},
title = {{Computer Architecture Performance Evaluation Methods}},
volume = {5},
year = {2010},
pages = {1--145},
issue = {1},
doi = {10.2200/S00273ED1V01Y201006CAC010},
masid = {13999858}
}

@article{doi:10.2200/S00273ED1V01Y201006CAC010,
author = { Eeckhout ,  Lieven },
title = {Computer Architecture Performance Evaluation Methods},
journal = {Synthesis Lectures on Computer Architecture},
volume = {5},
number = {1},
pages = {1-145},
year = {2010},
doi = {10.2200/S00273ED1V01Y201006CAC010},

URL = {http://www.morganclaypool.com/doi/abs/10.2200/S00273ED1V01Y201006CAC010},
eprint = {http://www.morganclaypool.com/doi/pdf/10.2200/S00273ED1V01Y201006CAC010}
}


@article{Eyerman:2009:MPM:1534909.1534910,
 author = {Eyerman, Stijn and Eeckhout, Lieven and Karkhanis, Tejas and Smith, James E.},
 title = {A Mechanistic Performance Model for Superscalar Out-of-order Processors},
 journal = {ACM Trans. Comput. Syst.},
 issue_date = {May 2009},
 volume = {27},
 number = {2},
 month = may,
 year = {2009},
 issn = {0734-2071},
 pages = {3:1--3:37},
 articleno = {3},
 numpages = {37},
 url = {http://doi.acm.org/10.1145/1534909.1534910},
 doi = {10.1145/1534909.1534910},
 acmid = {1534910},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Superscalar out-of-order processor, analytical modeling, balanced processor design, mechanistic modeling, overprovisioned processor design, performance modeling, pipeline depth, pipeline width, resource scaling, wide front-end dispatch processors},
} 

@article{gem5,
 author = {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven K. and Saidi, Ali and Basu, Arkaprava and Hestness, Joel and Hower, Derek R. and Krishna, Tushar and Sardashti, Somayeh and Sen, Rathijit and Sewell, Korey and Shoaib, Muhammad and Vaish, Nilay and Hill, Mark D. and Wood, David A.},
 title = {The gem5 simulator},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2011},
 volume = {39},
 number = {2},
 month = aug,
 year = {2011},
 issn = {0163-5964},
 pages = {1--7},
 numpages = {7},
 url = {http://doi.acm.org/10.1145/2024716.2024718},
 doi = {10.1145/2024716.2024718},
 acmid = {2024718},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Hameed:2010:USI:1815961.1815968,
 author = {Hameed, Rehan and Qadeer, Wajahat and Wachs, Megan and Azizi, Omid and Solomatnikov, Alex and Lee, Benjamin C. and Richardson, Stephen and Kozyrakis, Christos and Horowitz, Mark},
 title = {Understanding Sources of Inefficiency in General-purpose Chips},
 booktitle = {Proceedings of the 37th Annual International Symposium on Computer Architecture},
 series = {ISCA '10},
 year = {2010},
 isbn = {978-1-4503-0053-7},
 location = {Saint-Malo, France},
 pages = {37--47},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1815961.1815968},
 doi = {10.1145/1815961.1815968},
 acmid = {1815968},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {ASIC, chip multiprocessor, customization, energy efficiency, h.264, high performance, tensilica},
}  
@inproceedings{Wu:2013:NBD:2485922.2485944,
 author = {Wu, Lisa and Barker, Raymond J. and Kim, Martha A. and Ross, Kenneth A.},
 title = {Navigating Big Data with High-throughput, Energy-efficient Data Partitioning},
 booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
 series = {ISCA '13},
 year = {2013},
 isbn = {978-1-4503-2079-5},
 location = {Tel-Aviv, Israel},
 pages = {249--260},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2485922.2485944},
 doi = {10.1145/2485922.2485944},
 acmid = {2485944},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {accelerator, data partitioning, microarchitecture, specialized functional unit, streaming data},
} 
@inproceedings{npu,
 author = {Esmaeilzadeh, Hadi and Sampson, Adrian and Ceze, Luis and Burger, Doug},
 title = {Neural Acceleration for General-Purpose Approximate Programs},
 booktitle = {Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO '12},
 year = {2012},
 isbn = {978-0-7695-4924-8},
 pages = {449--460},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/MICRO.2012.48},
 doi = {10.1109/MICRO.2012.48},
 acmid = {2457519},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {Approximate Computing, Neural Networks, Accelerator, Neural Processing Unit, NPU},
} 

@inproceedings{chrysos2012intel,
  title={Intel{\textregistered} Xeon Phi™ coprocessor (codename Knights Corner)},
  author={Chrysos, George and Engineer, Senior Principal},
  booktitle={Proceedings of the 24th Hot Chips Symposium, HC},
  year={2012}
}

@inproceedings{path-profiling,
 author = {Ball, Thomas and Larus, James R.},
 title = {Efficient path profiling},
 booktitle = {Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture},
 series = {MICRO 29},
 year = {1996},
 isbn = {0-8186-7641-8},
 location = {Paris, France},
 pages = {46--57},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=243846.243857},
 acmid = {243857},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 


@inproceedings{Qadeer:2013:CEB:2485922.2485925,
 author = {Qadeer, Wajahat and Hameed, Rehan and Shacham, Ofer and Venkatesan, Preethi and Kozyrakis, Christos and Horowitz, Mark A.},
 title = {Convolution Engine: Balancing Efficiency \&\#38; Flexibility in Specialized Computing},
 booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
 series = {ISCA '13},
 year = {2013},
 isbn = {978-1-4503-2079-5},
 location = {Tel-Aviv, Israel},
 pages = {24--35},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2485922.2485925},
 doi = {10.1145/2485922.2485925},
 acmid = {2485925},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {H.264, computational photography, convolution, demosaic, energy efficiency, specialized computing, tensilica},
} 


@inproceedings{Lin:2006:SLA:1135775.1136494,
 author = {Lin, Yuan and Lee, Hyunseok and Woh, Mark and Harel, Yoav and Mahlke, Scott and Mudge, Trevor and Chakrabarti, Chaitali and Flautner, Krisztian},
 title = {SODA: A Low-power Architecture For Software Radio},
 booktitle = {Proceedings of the 33rd Annual International Symposium on Computer Architecture},
 series = {ISCA '06},
 year = {2006},
 isbn = {0-7695-2608-X},
 pages = {89--101},
 numpages = {13},
 url = {http://dx.doi.org/10.1109/ISCA.2006.37},
 doi = {10.1109/ISCA.2006.37},
 acmid = {1136494},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 



@inproceedings{Clark:2004:APG:1038264.1038929,
 author = {Clark, Nathan and Kudlur, Manjunath and Park, Hyunchul and Mahlke, Scott and Flautner, Krisztian},
 title = {Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization},
 booktitle = {Proceedings of the 37th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 37},
 year = {2004},
 isbn = {0-7695-2126-6},
 location = {Portland, Oregon},
 pages = {30--40},
 numpages = {11},
 url = {http://dx.doi.org/10.1109/MICRO.2004.5},
 doi = {10.1109/MICRO.2004.5},
 acmid = {1038929},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 


@ARTICLE{1629148,
author={Galanis, M.D. and Theodoridis, G. and Tragoudas, S. and Goutis, C.E.},
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
title={A high-performance data path for synthesizing DSP kernels},
year={2006},
volume={25},
number={6},
pages={1154-1162},
keywords={combinational circuits;data flow graphs;digital signal processing chips;scheduling;DSP kernels;combinational circuit;data flow graph;digital signal processing;flexible computational component;high-performance data path;scheduling;template units;Circuit synthesis;Combinational circuits;Digital signal processing;FCC;Flexible structures;Flow graphs;Kernel;Scheduling algorithm;Signal processing algorithms;Signal synthesis;Binding;chaining;high-performance data path;scheduling;template units},
doi={10.1109/TCAD.2005.855965},
ISSN={0278-0070},}


@inproceedings{optimoDE,
  title={OptimoDE: Programmable accelerator engines through retargetable customization},
  month={Aug},
  year={2004},
  booktitle={Hot Chips 16},
  author={Nathan Clark and Hongtao Zhong and Krisztián Flautner and Kevin Fan and Scott Mahlke and Koen Van Nieuwenhove}
}

@inproceedings{ILP_Sched,
 author = {Tony Nowatzki and Michael Sartin-Tarm and Lorenzo {De Carli} and Karthikeyan Sankaralingam and Cristian Estan and Behnam Robatmili},
 title = {A General Constraint-centric Scheduling Framework for Spatial Architectures},
 booktitle = {PLDI '13,~{\textbf{\emph{To Appear}}}}
}

@inproceedings{Pugh:1991:OTF:125826.125848,
 author = {Pugh, William},
 title = {The Omega test: a fast and practical integer programming algorithm for dependence analysis},
 booktitle = {Supercomputing '91}
} 

@inproceedings{Ancourt:1991:SPL:109625.109631,
 author = {Ancourt, Corinne and Irigoin, Fran\c{c}ois},
 title = {Scanning polyhedra with DO loops},
 booktitle = {PPOPP '91}
} 

@inproceedings{Kudlur:2008:OES:1375581.1375596,
 author = {Kudlur, Manjunath and Mahlke, Scott},
 title = {Orchestrating the execution of stream programs on multicore platforms},
 booktitle = {PLDI '08}
} 

@inproceedings{Karkowski:1997:DHM:522659.825644,
 author = {Karkowski, I. and Corporaal, H.},
 title = {Design of heterogenous multi-processor embedded systems: applying functional pipelining},
 booktitle = {PACT '97},
} 

@article{Cong:2009:SAA:1721450.1721465,
 author = {Cong, Jason and Gururaj, Karthik and Han, Guoling and Jiang, Wei},
 title = {Synthesis algorithm for application-specific homogeneous processor networks},
 journal = {IEEE Trans. Very Large Scale Integr. Syst.},
 volume = {17},
 number = {9},
 month = sep,
 year = {2009},
} 


@inproceedings{Gebhart:2009:ETC:1508244.1508246,
 author = {Gebhart, Mark and Maher, Bertrand A. and Coons, Katherine E. and Diamond, Jeff and Gratz, Paul and Marino, Mario and Ranganathan, Nitya and Robatmili, Behnam and Smith, Aaron and Burrill, James and Keckler, Stephen W. and Burger, Doug and McKinley, Kathryn S.},
 title = {An evaluation of the TRIPS computer system},
 booktitle = {ASPLOS '09}
} 

@book{dragonbook,
 title={Compilers: Principles, Techniques, and Tools},
 author={Alfred V. Aho and Monica S. Lam and Ravi Sethi and Jeffrey D. Ullman},}

@article {springerlink:10.1007/BF01407835,
   author = {Feautrier, Paul},
   affiliation = {Laboratoire MASI, Institut Blaise Pascal Université de Versailles St. Quentin 78035 Versailles Cedex France},
   title = {Some efficient solutions to the affine scheduling problem.},
   journal = {International Journal of Parallel Programming},
   pages = {313-347},
   volume = {21},
   issue = {5},
   year = {1992}
}

@inproceedings{Gordon:2009:FMI:1795114.1795140,
 author = {Gordon, Geoffrey J. and Hong, Sue Ann and Dud\'{\i}k, Miroslav},
 title = {First-order mixed integer linear programming},
 booktitle = {UAI '09}
} 

@article{Hooker:INFORMS,
  author={J. N. Hooker},
  title={Logic, optimization and constraint programming},
  journal={INFORMS Journal on Computing},
  volume={14},
  year={2002},
  pages={295-321}
}


@article{Hooker:1999:MLP:334232.334274,
 author = {Hooker, J. N. and Osorio, M. A.},
 title = {Mixed logical-linear programming},
 journal = {Discrete Appl. Math.},
 issue_date = {Oct. 19, 1999},
 volume = {96-97},
 number = {1},
 month = oct,
 year = {1999},
} 

@article{DBLP:journals/ior/Hooker07,
  author    = {John N. Hooker},
  title     = {Planning and Scheduling by Logic-Based Benders Decomposition},
  journal   = {Operations Research},
  volume    = {55},
  number    = {3},
  year      = {2007},
  pages     = {588-602},
  ee        = {http://dx.doi.org/10.1287/opre.1060.0371},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@book{ilpbook,
  title={Integer and Combinatorial Optimization},
  author={Laurence A. Wolsey and George L. Nemhauser}
}


@article{ieeemicro12:dyser,
  author={Venkatraman Govindaraju and Chen-Han Ho and Tony Nowatzki
  and Jatin Chhugani and 
  Nadathur Satish and Karthikeyan Sankaralingam and Changkyu Kim},
  title={DySER: Unifying Functionality and Parallelism Specialization for Energy Efficient Computing},
  journal="{IEEE Micro}",
  year={2012},
  volume={33},
  number={5}
}

@misc{gams,
  title={General Algebraic Modeling Language, http://www.gams.com/},
  key=gams
}

@inproceedings{Joshi:2002:DGS:512529.512566,
 author = {Joshi, Rajeev and Nelson, Greg and Randall, Keith},
 title = {Denali: a goal-directed superoptimizer},
 booktitle = {PLDI '02},
}

@article{Huang:2004:DDR:993396.993403,
 author = {Huang, Zhining and Malik, Sharad and Moreano, Nahri and Araujo, Guido},
 title = {The design of dynamically reconfigurable datapath coprocessors},
 journal = {ACM Trans. Embed. Comput. Syst.},
 issue_date = {May 2004},
 volume = {3},
 number = {2},
 month = may,
 year = {2004},
 pages = {361--384},
} 


@ARTICLE{277628, 
author={Amellal, S. and Kaminska, B.}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, title={Functional synthesis of digital systems with TASS}, 
year={1994}, 
month={may}, 
volume={13}, 
number={5}, 
pages={537 -552}, 
keywords={FSM synthesis;TASS;Tabu Search Synthesis System;VHDL behavioral description;combinatorial optimization problems;conditional branches;control flow;critical path reduction;data flow graph model;digital system synthesis;functional synthesis;high-level transformations;interdependent modules;mutual exclusion testing procedure;optimized resource sharing;penalty weights;scheduling problem;finite state machines;graph theory;logic CAD;logic circuits;scheduling;specification languages;}, 
}

@MISC{Palsberg04ilp-basedresource-aware,
    author = {Jens Palsberg and Mayur Naik},
    title = {ILP-based Resource-aware Compilation},
    year = {2004}
}

@inproceedings{Satish:2007:DCO:1266366.1266381,
 author = {Satish, Nadathur and Ravindran, Kaushik and Keutzer, Kurt},
 title = {A decomposition-based constraint optimization approach for statically scheduling task graphs with communication delays to multiprocessors},
 booktitle = {DATE '07}
} 

@article {NAV:NAV3800060205,
author = {Wagner, Harvey M.},
title = {An integer linear-programming model for machine scheduling},
journal = {Naval Research Logistics Quarterly},
volume = {6},
number = {2},
publisher = {Wiley Subscription Services, Inc., A Wiley Company},
pages = {131--140},
year = {1959},
}

@inproceedings{Gupta:2011:BER:2155620.2155623,
 author = {Gupta, Shantanu and Feng, Shuguang and Ansari, Amin and Mahlke, Scott and August, David},
 title = {Bundled execution of recurring traces for energy-efficient general purpose processing},
 booktitle = {MICRO '11}
} 


@inproceedings{Venkatesh:2010:CCR:1736020.1736044,
 author = {Venkatesh, Ganesh and Sampson, Jack and Goulding, Nathan and Garcia, Saturnino and Bryksin, Vladyslav and Lugo-Martinez, Jose and Swanson, Steven and Taylor, Michael Bedford},
 title = {Conservation cores: reducing the energy of mature computations},
 booktitle = {ASPLOS XV},
} 


@misc{smtcomp,
 key=smtcomp,
 title={SMT-COMP},
 url={http://www.smtcomp.org/2011/}
}

@inproceedings{Lee:1998:SSI:291069.291018,
 author = {Lee, Walter and Barua, Rajeev and Frank, Matthew and Srikrishna, Devabhaktuni and Babb, Jonathan and Sarkar, Vivek and Amarasinghe, Saman},
 title = {Space-time scheduling of instruction-level parallelism on a raw machine},
 booktitle = {ASPLOS-VIII}
} 

@INPROCEEDINGS{RAW:ASPLOS1998,
  author = {Walter Lee and Rajeev Barua and Matthew Frank and Devabhaktuni Srikrishna
    and Jonathan Babb and Vivek Sarkar and Saman Amarasinghe},
  title = {{Space-time scheduling of instruction-level parallelism on a RAW
    machine}},
  booktitle = {ASPLOS VIII}
}


@inproceedings{Eichenberger:1997:EFO:258915.258933,
 author = {Eichenberger, Alexandre E. and Davidson, Edward S.},
 title = {Efficient formulation for optimal modulo schedulers},
 booktitle = {PLDI '97}
} 

@article{Adams-88,
title="The Shifting Bottleneck Procedure for Job Shop Scheduling",
author="J. Adams and E. Balas and D. Zawack",
journal = "Management Science",
volume="34",
year="1988"}

@inproceedings{Abdeddaim-01,
  author = {Abdedda�m, Yasmina and Maler, Oded},
title="Job-Shop Scheduling using Timed Automata",
booktitle="CAV '01"}

@inproceedings{Niebert-2002,
  author    = {Peter Niebert and
               Moez Mahfoudh and
               Eugene Asarin and
               Marius Bozga and
               Oded Maler and
               Navendu Jain},
  title     = {Verification of Timed Automata via Satisfiability Checking},
  booktitle = {FTRTFT 2002}
}

@inproceeding{Cimatti-2002,
author="A. Cimatti and A. Franzen and A. Griggio and R. Sebastiani  C. Stenico",
title="Satisfiability Modulo the Theory of Costs: Foundations and Applications", 
booktitle="TACAS",
year="2010"}


@article{DBLP:journals/micro/HardavellasFFA11,
  author    = {Nikos Hardavellas and
               Michael Ferdman and
               Babak Falsafi and
               Anastasia Ailamaki},
  title     = {Toward Dark Silicon in Servers},
  journal   = {IEEE Micro},
  volume    = {31},
  number    = {4},
  year      = {2011},
  pages     = {6-15},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/MM.2011.77},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@INPROCEEDINGS{DBLP:conf/cc/BalakrishnanGRT05,
  author = {Gogul Balakrishnan and Radu Gruian and Thomas W. Reps and Tim Teitelbaum},
  title = {CodeSurfer/x86-A Platform for Analyzing x86 Executables},
  booktitle = {CC},
  year = {2005},
  pages = {250-254},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  crossref = {DBLP:conf/cc/2005},
  ee = {http://springerlink.metapress.com/openurl.asp?genre=article{\&}issn=0302-9743{\&}volume=3443{\&}spage=250},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{dummy,
  author = {author},
  title = {{Title}},
  booktitle = {booktitle},
  year = {1995},
  pages = {2--13},
  month = {June}
}

@INPROCEEDINGS{Kim2007,
  author = {Changkyu Kim et al.},
  title = {Composable Lightweight Processors},
  booktitle = {MICRO '07},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Ozer:1998:UAS:290940.291004,
  author = {\"{O}zer, Emre and Banerjia, Sanjeev and Conte, Thomas M.},
  title = {Unified assign and schedule: a new approach to scheduling for clustered
    register file microarchitectures},
  booktitle = {MICRO 31}
}

@ARTICLE{amorphous:acm2000,
  author = {Harold Abelson and Don Allen and Daniel Coore and Chris Hanson and
    George Homsy and Thomas F. Knight, Jr. and Radhika Nagpal and Erik
    Rauch and Gerald Jay Sussman and Ron Weiss},
  title = {Amorphous computing},
  journal = {Commun. ACM},
  year = {2000},
  volume = {43},
  pages = {74--82},
  number = {5},
  doi = {http://doi.acm.org/10.1145/332833.332842},
  issn = {0001-0782},
  publisher = {ACM Press}
}

@ARTICLE{amorphouscomputing2000,
  author = {Harold Abelson and Don Allen and Daniel Coore and Chris Hanson and
    George Homsy and Thomas F. Knight, Jr. and Radhika Nagpal and Erik
    Rauch and Gerald Jay Sussman and Ron Weiss},
  title = {Amorphous computing},
  journal = {Communications of the ACM},
  year = {2000},
  volume = {43},
  pages = {74--82},
  number = {5},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/332833.332842},
  issn = {0001-0782},
  publisher = {ACM Press}
}

@INPROCEEDINGS{adve_llva:low-level_2003,
  author = {V. Adve and C. Lattner and M. Brukman and A. Shukla and B. Gaeke},
  title = {{LLVA}: A Low-Level Virtual Instruction Set Architecture},
  booktitle = {MICRO '03},
  pages = {205--216},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{alewife,
  author = {Anant Agarwal and Ricardo Bianchini and David Chaiken and Kirk L.
    Johnson and David Kranz and John Kubiatowicz and Beng-Hong Lim and
    Kenneth Mackenzie and Donald Yeung},
  title = {{The MIT Alewife Machine: Architecture and Performance}},
  booktitle = {Proceedings of the 22nd Annual International Symposium on Computer
    Architecture},
  year = {1995},
  pages = {2--13},
  month = {June},
  isbn = {0-89791-698-0}
}

@INPROCEEDINGS{variations:cad1,
  author = {Aseem Agarwal and David Blaauw and Vladimir Zolotov},
  title = {Statistical Timing Analysis for Intra-Die Process Variations with
    Spatial Correlations},
  booktitle = {{ICCAD '03: Proceedings of the International Conference on Computer-aided
    design}},
  year = {2003},
  pages = {900},
  doi = {http://dx.doi.org/10.1109/ICCAD.2003.130},
  isbn = {1-58113-762-1}
}

@ARTICLE{variation:devices4,
  author = {A. Agarwal and B. C. Paul and H. Mahmoodi and A. Datta and K. Roy},
  title = {{A Process-Tolerant Cache Architecture for Improved Yield in Nanoscale
    Technologies}},
  journal = {IEEE Transactions on Very Large Scale Integrated Systems},
  year = {2005},
  volume = {13},
  pages = {27--38}
}

@INPROCEEDINGS{Agarwal:SELSE2007,
  author = {Mridul Agarwal and Subhasish Mitra and Bipul Paul and Ming Zhang},
  title = {{Circuit Failure Prediction}},
  booktitle = {{Silicon Errors in Logic - System Effects Workshop}},
  year = {2007},
  month = {April}
}

@INPROCEEDINGS{circuit_failure_prediction,
  author = {Agarwal, Mridul and Paul, Bipul C. and Zhang, Ming and Mitra, Subhasish},
  title = {Circuit Failure Prediction and Its Application to Transistor Aging},
  booktitle = {VLSI Test Symposium},
  year = {2007},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{mitra:vts2007,
  author = {Mridul Agarwal and Bipul C. Paul and Ming Zhang and Subhasish Mitra},
  title = {Circuit Failure Prediction and Its Application to Transistor Aging},
  booktitle = {VTS '07: Proceedings of the 25th IEEE VLSI Test Symmposium},
  year = {2007},
  pages = {277--286},
  publisher = {IEEE Computer Society},
  doi = {http://dx.doi.org/10.1109/VTS.2007.22},
  isbn = {0-7695-2812-0}
}

@INPROCEEDINGS{Agarwal01:ISCA,
  author = {Vikas Agarwal and M. S. Hrishikesh and Stephen W. Keckler and Doug
    Burger },
  title = {{Clock Rate Vs. IPC : The End of the Road for Conventional Microprocessors}},
  booktitle = {Proceedings of the 27th Annual International Symposium on Computer
    Architecture},
  year = {2000},
  pages = {248--259},
  month = {June}
}

@TECHREPORT{Agarwal00:TechTR,
  author = {Vikas Agarwal and Stephen W. Keckler and Doug Burger},
  title = {Scaling of Microarchitectural Structures in Future Process Technologies},
  institution = {Department of Computer Sciences, The University of Texas at Austin},
  year = {2000},
  number = {TR2000-02},
  address = {Austin, TX},
  month = {February},
  school = {The University of Texas at Austin}
}

@INPROCEEDINGS{aggarwal:isca2007,
  author = {Nidhi Aggarwal and Parthasarathy Ranganathan and Norman P Jouppi
    and James E Smith},
  title = {{Configurable Isolation: Building High Availability Systems with
    Commodity Multi-Core Processors}},
  booktitle = {{ISCA '07: Proceedings of the 34th Annual International Symposium
    on Computer Architecture}},
  year = {2007},
  month = {June}
}

@INPROCEEDINGS{aggarwal_configurable_2007,
  author = {Nidhi Aggarwal and Parthasarathy Ranganathan and Norman P. Jouppi
    and James E. Smith},
  title = {Configurable isolation: building high availability systems with commodity
    multi-core processors},
  booktitle = {Proceedings of the 34th annual international symposium on Computer
    architecture},
  year = {2007},
  pages = {470--481},
  address = {San Diego, California, {USA}},
  publisher = {{ACM}},
  doi = {10.1145/1250662.1250720},
  isbn = {978-1-59593-706-3},
  keywords = {fault isolation,fault tolerance,hardware},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1250720}
}

@BOOK{dragon,
  title = {Compilers: Principles, Techniques, and Tools},
  publisher = {Addison Wesley},
  year = {2007},
  author = {Aho, Alfred V. and Lam, Monica S. and Sethi, Ravi and Ullman, Jeffrey
    D.},
  edition = {2nd},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{testscaling1,
  author = {Robert C. Aitken},
  title = {{Nanometer technology effects on fault models for IC testing}},
  journal = {Computer},
  year = {1999},
  volume = {32},
  pages = {46--51},
  number = {11}
}

@INPROCEEDINGS{Akeley:CompGraph93,
  author = {Kurt Akeley},
  title = {{Reality Engine Graphics}},
  booktitle = {{Proceedings of the 20th Annual Conference on Computer Graphics}},
  year = {1993},
  pages = {109-116},
  month = {June}
}

@INPROCEEDINGS{akkary_checkpoint_2003,
  author = {Akkary, H. and Rajwar, R. and Srinivasan, S.T.},
  title = {Checkpoint processing and recovery: Towards scalable large instruction
    window processors},
  booktitle = {MICRO '03},
  pages = { 423-434},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Akkary03:Micro,
  author = {Haitham Akkary and Ravi Rajwar and Srikanth T. Srinivasan},
  title = {Checkpoint Processing and Recovery: Towards Scalable Large Instruction
    Window Processors},
  booktitle = {Proceedings of the 36th Annual International Symposium on Microarchitecture},
  year = {2003},
  pages = {423--434},
  month = {December}
}

@INPROCEEDINGS{AKKARY:HPCA04,
  author = {Haitham Akkary and Srikanth Srinivasan},
  title = {Using Perceptron-based Branch Confidence Estimation for Speculation
    Control},
  booktitle = {Proceedings of The Tenth International Symposium on High-Performance
    Computer Architecture },
  year = {2004},
  pages = {265--274},
  month = {December}
}

@INPROCEEDINGS{1175801,
  author = {Alam, M.A. and Smith, R.K. and Weir, B.E. and Silverman, P.J.},
  title = {Statistically independent soft breakdowns redefine oxide reliability
    specifications},
  year = {2002},
  pages = { 151 - 154},
  journal = {Electron Devices Meeting, 2002. IEDM '02. Digest. International},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Albonesi98:SelectiveWays,
  author = {D.H. Albonesi},
  title = {Selective Cache Ways: On-Demand Cache Resource Allocation},
  booktitle = {Proceedings of the 32nd Annual International Symposium on Microarchitecture},
  year = {1999},
  pages = {248-259},
  month = Dec
}

@ARTICLE{adaptiveprocessing,
  author = {David H. Albonesi and Rajeev Balasubramonian and Steven G. Dropsho
    and Sandhya Dwarkadas and Eby G. Friedman and Michael C. Huang and
    Volkan Kursun and Grigorios Magklis and Michael L. Scott and Greg
    Semeraro and Pradip Bose and Alper Buyuktosunoglu and Peter W. Cook
    and Stanley E. Schuster},
  title = {Dynamically Tuning Processor Resources with Adaptive Processing},
  journal = {Computer},
  year = {2003},
  volume = {36},
  pages = {49--58},
  number = {12},
  address = {Los Alamitos, CA, USA},
  issn = {0018-9162},
  publisher = {IEEE Computer Society Press}
}

@INPROCEEDINGS{alverson90tera,
  author = {Robert Alverson and David Callahan and Daniel Cummings and Brian
    Koblenz and Allan Porterfield and Burton Smith},
  title = {{The Tera Computer System}},
  booktitle = {Proceedings of the 4th International Conference on Supercomputing},
  year = {1990},
  pages = {1--6},
  url = {citeseer.ist.psu.edu/alverson90tera.html}
}

@TECHREPORT{Amarasinghe02atheoretical,
  author = {S. Amarasinghe and D. R. Karger and W. Lee and V. S. Mirrokni},
  title = {A Theoretical and Practical Approach to Instruction Scheduling on
    Spatial Architectures},
  institution = {MIT},
  year = {2002}
}

@INPROCEEDINGS{Amdahl,
  author = {Gene M. Amdahl},
  title = {Validity of the Single Processor Approach to Achieving Large-Scale
    Computing Capabilities},
  booktitle = {Proceedings of Am. Federation of Information Processing Societies
    Conference, AFIPS},
  year = {1967},
  pages = {483--485},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{tomasulo,
  author = {Anderson, D. W. and Sparacio, F. J. and Tomasulo, R. M.},
  title = {The {IBM} system/360 model 91: machine philosophy and instruction-handling},
  journal = {IBM J. Res. Dev.},
  year = {1967},
  volume = {11},
  pages = {8--24},
  number = {1},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{xbox360:ieeemicro,
  author = {Jeff Andrews and Nick Baker},
  title = {{Xbox 360 System Architecture}},
  journal = {IEEE Micro},
  year = {2006},
  volume = {26},
  pages = {25-37},
  number = {2},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/MM.2006.45}
}

@ARTICLE{warp,
  author = {Marco Annaratone and Emmanuel A. Arnould and Thomas Gross and H.
    T. Kung and Monica S. Lam and Onat Menzilcioglu and Jon A. Webb},
  title = {{The Warp Computer: Architecture, Implementation, and Performance}},
  journal = {IEEE Transactions on Computers},
  year = {1987},
  volume = {36},
  pages = {1523-1538},
  number = {4},
  month = {December}
}

@INPROCEEDINGS{necromancer,
  author = {Ansari, Amin and Feng, Shuguang and Gupta, Shantanu and Mahlke, Scott},
  title = {Necromancer: enhancing system throughput by animating dead cores},
  year = {2010},
  pages = {473--484},
  booktite = {ISCA},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{ARAGON:HPCA03,
  author = {Juan L. Arag�n and Jos� Gonz�lez and Antonio Gonz�lez},
  title = { Power-Aware Control Speculation through Selective Throttling},
  booktitle = {Proceedings of The Ninth International Symposium on High-Performance
    Computer Architecture (HPCA'03)},
  year = {2003},
  pages = {103-112},
  month = {Feb}
}

@BOOK{arm11_manual,
  title = {ARM1136JF-S and ARM1136J-S Technical Reference Manual, Rev. r1p5},
  author = {ARM},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{cortex-a15,
  title = {Cortex-A15 Processor},
  publisher = {http://www.arm.com/products/processors/cortex-a/cortex-a15.php},
  author = {ARM},
  owner = {karu},
  timestamp = {2011.10.31}
}

@TECHREPORT{ramp,
  author = {Arvind and Krste Asanovic and Derek Chiou and James C. Hoe and Christoforos
    Kozyrakis and Shih-Lien Lu and Mark Oskin and David Patterson and
    Jan Rabaey and John Wawrzynek},
  title = {{RAMP: Research Accelerator for Multiple Processors - A Community
    Vision for a Shared Experimental Parallel HW/SW Platform}},
  institution = {EECS Department, Berkeley University},
  year = {2005}
}

@ARTICLE{dataflowreview,
  author = {Arvind and David E. Culler},
  title = {{Dataflow Architectures}},
  journal = {Annual Review of Computer Science},
  year = {1986},
  volume = {1},
  pages = {225--253},
  address = {Palo Alto, CA, USA},
  isbn = {0-8243-3201-6},
  publisher = {Annual Reviews Inc.}
}

@ARTICLE{uinterpreter,
  author = {Arvind and Gostelow, K.P. },
  title = {{The U-Interpreter}},
  journal = {Computer},
  year = {1982},
  volume = {15},
  pages = {42-49},
  number = {2}
}

@ARTICLE{ref:arvind90,
  author = {Arvind and R. S. Nikhil},
  title = {Executing a Program on the {MIT} {T}agged-{T}oken {D}ataflow {A}rchitecture},
  journal = {IEEE Transactions on Computers},
  year = {1990},
  volume = {39},
  pages = {300--318},
  number = {3},
  publisher = {IEEE Computer Society}
}

@INPROCEEDINGS{T0,
  author = {K. Asanovic and J. Beck and B. Irissou and B. Kingsbury and N. Morgan
    and J. Wawrzynek },
  title = {{The T0 Vector Microprocessor}},
  booktitle = {Proc. HOT Chips VII},
  year = {1995},
  month = {August}
}

@ARTICLE{variations:devices1,
  author = {A. Asenov and A. R. Brown and J. H. Davies and S. Kaya and G. Slavcheva},
  title = {{Simulation of Intrinsic Parameter Fluctuations in Decananometer
    and Nanometer-Scale MOSFETs}},
  journal = {IEEE Transactions on Electron Devices},
  year = {2003},
  volume = {50},
  pages = {1837--1852},
  issue = {9}
}

@INPROCEEDINGS{DBLP:conf/vts/AshoueiBC07,
  author = {Maryam Ashouei and Soumendu Bhattacharya and Abhijit Chatterjee},
  title = {Probabilistic Compensation for Digital Filters Using Pervasive Noise-Induced
    Operator Errors},
  booktitle = {VTS '07: Proceedings VLSI Test Symposium},
  year = {2007},
  pages = {125-130},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@INPROCEEDINGS{adaptiveyield:2007,
  author = {Maryam Ashouei and Muhammad M. Nisar and Abhijit Chatterjee and Adit
    D. Singh and Abdulkadir U. Diril},
  title = {{Probabilistic Self-Adaptation of Nanoscale CMOS Circuits: Yield
    Maximization under Increased Intra-Die Variations}},
  booktitle = {VLSID '07: Proceedings of the 20th International Conference on VLSI
    Design},
  year = {2007},
  pages = {711--716},
  doi = {http://dx.doi.org/10.1109/VLSID.2007.130},
  isbn = {0-7695-2762-0}
}

@INPROCEEDINGS{AUSTIN:ISCA99,
  author = {Todd Austin},
  title = {{DIVA: A Reliable Substrate for Deep Submicron MicroarchitectureDesign}},
  booktitle = {{MICRO '99}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{AUSTIN:ISCA99,
  author = {Todd Austin},
  title = {{DIVA: A Reliable Substrate for Deep Submicron MicroarchitectureDesign}},
  booktitle = {{MICRO '99: International Symposium on Microarchitecture}},
  year = {1999},
  pages = {196-207},
  month = {November}
}

@ARTICLE{austin_reliable_2008-1,
  author = {Todd Austin and Valeria Bertacco and Scott Mahlke and Yu Cao},
  title = {Reliable Systems on Unreliable Fabrics},
  journal = {{IEEE} Des. Test},
  year = {2008},
  volume = {25},
  pages = {322--332},
  number = {4},
  abstract = {The continued scaling of silicon fabrication technology has led to
    significant reliability concerns, which are quickly becoming a dominant
    design challenge. Design integrity is threatened by complexity challenges
    in the form of immense designs defying complete verification, and
    physical challenges such as silicon aging and soft errors, which
    impair correct system operation. The Gigascale Systems Research Center
    {Resilient-System} Design Team is addressing these key challenges
    through synergistic research thrusts, ranging from near-term reliability
    stress reduction techniques to methods for improving the quality
    of today's silicon, to longer-term technologies that can detect,
    recover, and repair faulty systems. These efforts are supported and
    complemented by an active fault-modeling research effort and a strong
    focus on functional-verification methodologies. The team's goal is
    to provide highly effective, low-cost solutions to ensure both correctness
    and reliability in future designs and technology nodes, thereby extending
    the lifetime of silicon fabrication technologies beyond what can
    be currently foreseen as profitable.},
  keywords = {fault detection,fault isolation,fault-modeling research,fault recovery,fault
    tolerance,gsrc,reliability stress reduction,reliable systems,resilient-system
    design team,silicon fabrication technologies,unreliable fabrics},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1440425}
}

@INPROCEEDINGS{austin_diva:reliable_1999,
  author = {Todd M. Austin},
  title = {{DIVA}: A Reliable Substrate for Deep Submicron Microarchitecture
    Design},
  booktitle = {Proceedings of the 32nd International Symposium on Microarchitecture},
  year = {1999},
  pages = {196--207},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{quaddedlogic:1963,
  author = {A. Avizienis},
  title = {{Quadded Logic}},
  journal = {IEEE Transactions on Electronic Computers},
  year = {1963},
  volume = {12},
  pages = {30--30},
  number = {1}
}

@INPROCEEDINGS{1815967,
  author = {Azizi, Omid and Mahesri, Aqeel and Lee, Benjamin C. and Patel, Sanjay
    J. and Horowitz, Mark},
  title = {Energy-performance tradeoffs in processor architecture and circuit
    design: a marginal cost analysis},
  booktitle = {ISCA '10},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Bahar01:PipelineBalancing,
  author = {R. Iris Bahar and Srilatha Manne},
  title = {{Power and energy reduction via pipeline balancing}},
  booktitle = {Proceedings of the 28th Annual International Symposium on Computer
    Architecture},
  year = {2001},
  pages = {218-229}
}

@INPROCEEDINGS{mrf:icad2003,
  author = {R. I. Bahar and J. Mundy and J. Chen},
  title = {{A Probabilistic-based Design Methodology for Nanoscale Computation}},
  booktitle = {{Proceedings of the International Conference on CAD}},
  year = {2003},
  month = {November}
}

@INPROCEEDINGS{latent-disk-errors,
  author = {Bairavasundaram, Lakshmi N. and Goodson, Garth R. and Pasupathy,
    Shankar and Schindler, Jiri},
  title = {An analysis of latent sector errors in disk drives},
  booktitle = {SIGMETRICS},
  year = {2007},
  pages = {289--300},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{gurinew,
  author = {Saisanthosh Balakrishnan and Gurindar S. Sohi},
  title = {{Program Demultiplexing: Data-flow based Speculative Parallelization
    of Methods in Sequential Programs}},
  booktitle = {Proceedings of the 33rd Annual International Symposium on Computer
    Architecture},
  year = {2006},
  pages = {302--313},
  month = {June},
  isbn = {0-7695-2608-X}
}

@INPROCEEDINGS{Balensiefer_quantum_2005,
  author = {Balensiefer, S. and Kregor-Stickles, L. and Oskin, M.},
  title = {An evaluation framework and instruction set architecture for ion-trap
    based quantum micro-architectures},
  year = {2005},
  pages = { 186-196},
  doi = {10.1109/ISCA.2005.10},
  issn = {1063-6897 },
  journal = {Computer Architecture, 2005. ISCA '05. Proceedings. 32nd International
    Symposium on},
  keywords = { computer architecture, fault tolerant computing, instruction sets,
    quantum computing evaluation framework, fault-tolerant version, instruction
    set architecture, ion-trap based quantum micro-architecture, large
    scale quantum computing, physical implementation technology, quantum
    software},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{intel:scc,
  author = {Max Baron},
  title = {The Single-Chip Cloud Computer},
  journal = {Microprocessor Report},
  year = {2010},
  month = {April},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{MPR06:OMAP,
  author = {Max Baron},
  title = {{OMAP3 Sets Specs for Cellphones}},
  journal = {Microprocessor Report},
  year = {2006},
  volume = {20},
  number = {4},
  month = {April}
}

@ARTICLE{a8:MPR,
  author = {Baron, M.},
  title = {{Cortex-A8}: High Speed, Low Power},
  journal = {Microprocessor Report},
  year = {2005},
  month = november,
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{MPR05:NEC,
  author = {Max Baron},
  title = {{MP Cores for Handheld Apps}},
  journal = {Microprocessor Report},
  year = {2005},
  volume = {19},
  number = {12},
  month = {December}
}

@INPROCEEDINGS{piranha:isca00,
  author = {Barroso, L.A. and Gharachorloo, K. and McNamara, R. and Nowatzyk,
    A. and Qadeer, S. and Sano, B. and Smith, S. and Stets, R. and Verghese,
    B. },
  title = {{Piranha: a Scalable Architecture based on Single-Chip Multiprocessing}},
  booktitle = {Proceedings of the 27th Annual International Symposium on Computer
    Architecture},
  year = {2000},
  pages = {282-293},
  month = {June}
}

@TECHREPORT{tandemfault,
  author = {Joel Bartlett and Wendy Bartlett and Richard Carr and Dave Garcia
    and Jim Gray and Robert Horst and Robert Jardine and Dan Lenoski
    and Wendy Bartlett and Richard Carr and Dave Garcia and Jim Gray
    and Robert Horst and Robert Jardine and Dan Lenoski and Dix Mcguire
    and Joel Bartlett},
  title = {Fault Tolerance in Tandem Computer Systems},
  institution = {HP},
  year = {1990},
  number = {TR-90.5},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{Battacharyya:1996:SSD:547038,
  title = {Software Synthesis from Dataflow Graphs},
  publisher = {Kluwer Academic Publishers},
  year = {1996},
  author = {Battacharyya, Shuvra S. and Lee, Edward A. and Murthy, Praveen K.},
  isbn = {0792397223}
}

@INPROCEEDINGS{bau_error_2007,
  author = {Jason Bau and Richard Hankins and Quinn Jacobson and Subhasish Mitra
    and Bratin Saha and {Ali-Reza} {Adl-Tabatabai}},
  title = {Error Resilient System Architecture {(ERSA)} For Probabilistic Applications},
  booktitle = {SELSE '07},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{ersa:SELSE2007,
  author = {Jason Bau and Subhasish Mitra and Quinn Jacobson and Richard Hankins
    and Bratin Saha and Ali-Reza Adl-Tabatabai},
  title = {{Error-Resilient System Architecture (ERSA) for Probabilistic Applications}},
  booktitle = {{Silicon Errors in Logic - System Effects Workshop}},
  year = {2007},
  month = {April}
}

@INPROCEEDINGS{pactxpp,
  author = {V. Baumgarte and F. May and A. N\"{u}ckel and M. Vorbach and M. Weinhardt},
  title = {{PACT XPP -- A Self-Reconfigurable Data Processing Architecture}},
  booktitle = {1st International Conference on Engineering of Reconfigurable Systems
    and Algorithms},
  year = {2001},
  month = {June}
}

@book{DBLP:series/synthesis/2013Sankaralingam,
  author    = {Tony Nowatzki and
               Michael Ferris and
               Karu Sankaralingam and
               Cristian Estan and
               Nilay Vaish and
               David A. Wood},
  title     = {Optimization and Mathematical Modeling in Computer Architecture},
  booktitle = {Optimization and Mathematical Modeling in Computer Architecture},
  publisher = {Morgan {\&} Claypool Publishers},
  series    = {Synthesis Lectures on Computer Architecture},
  year      = {2013},
  pages     = {1-144},
}

@inproceedings{Lukefahr:2012:CCP:2457472.2457508,
 author = {Lukefahr, Andrew and Padmanabha, Shruti and Das, Reetuparna and Sleiman, Faissal M. and Dreslinski, Ronald and Wenisch, Thomas F. and Mahlke, Scott},
 title = {Composite Cores: Pushing Heterogeneity Into a Core},
 series = {MICRO-45},
 year = {2012},
 publisher = {IEEE Computer Society},
} 

@inproceedings{Navada:2013:UVN:2523721.2523743,
 author = {Navada, Sandeep and Choudhary, Niket K. and Wadhavkar, Salil V. and Rotenberg, Eric},
 title = {A Unified View of Non-monotonic Core Selection and Application Steering in Heterogeneous Chip Multiprocessors},
 series = {PACT '13},
 year = {2013},
} 


@inproceedings{conf/micro/PadmanabhaLDM13,
  author = {Padmanabha, Shruti and Lukefahr, Andrew and Das, Reetuparna and Mahlke, Scott A.},
  booktitle = {MICRO},
  publisher = {ACM},
  title = {Trace based phase prediction for tightly-coupled heterogeneous cores.},
  year = 2013
}


@ARTICLE{quantumchemistry,
  author = {G. Baumgartner and A. Auer and D.E. Bernholdt and A. Bibireata and
    V. Choppella and D. Cociorva and X. Gao and R.J. Harrison and S.
    Hirata and S. Krishnamoorthy and S. Krishnan and C. Lam and Q. Lu
    and M. Nooijen and R.M. Pitzer and J. Ramanujam and P. Sadayappan
    and A. Sibiryakov},
  title = {{ Synthesis of High-Performance Parallel Programs for a Class of
    Ab Initio Quantum Chemistry Models}},
  journal = {Proceedings of the IEEE},
  year = {2005},
  volume = {93},
  pages = {276-292},
  number = {2}
}

@INPROCEEDINGS{Bell:2004,
  author = {Bell, G. B. and Lipasti, M. H.},
  title = {Deconstructing commit},
  booktitle = {ISPASS '04},
  pages = {68--77},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{yield:SPIE2003,
  author = {C. Neil Berglund},
  title = {{Trends in systematic nonparticle yield loss mechanisms and the implications
    for IC design}},
  journal = {Proceedings SPIE},
  year = {2003},
  volume = {5040},
  pages = {457--465}
}

@INPROCEEDINGS{hpnonstop,
  author = {David Bernick and Bill Bruckert and Paul Del Vigna and David Garcia
    and Robert Jardine and Jim Klecka and Jim Smullen},
  title = {NonStop Advanced Architecture},
  booktitle = {International Conference on Dependable Systems and Networks},
  year = {2005},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{variations:IBM2006,
  author = {K. Bernstein and D. J. Frank and A. E. Gattiker and W. Haensch and
    B. L. Ji and S. R. Nassif and E. J. Nowak and D. J. Pearson and and
    N. J. Rohrer},
  title = {{High-performance CMOS variability in the 65-nm regime and beyond}},
  journal = {IBM Journal of Research and Development},
  year = {2006},
  volume = {50},
  number = {4/5}
}

@INPROCEEDINGS{bienia_parsec_2008,
  author = {Bienia,, Christian and Kumar,, Sanjeev and Singh,, Jaswinder Pal
    and Li,, Kai},
  title = {The {PARSEC} benchmark suite: Characterization and architectural
    implications},
  booktitle = {PACT '08},
  pages = {72--81},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{parsec,
  author = {Christian Bienia and Sanjeev Kumar and Jaswinder Pal Singh and Kai
    Li},
  title = {The PARSEC Benchmark Suite: Characterization and Architectural Implications},
  booktitle = {PACT '08},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{m5,
  author = {Binkert, Nathan L. and Dreslinski, Ronald G. and Hsu, Lisa R. and
    Lim, Kevin T. and Saidi, Ali G. and Reinhardt, Steven K.},
  title = {The {M5} Simulator: Modeling Networked Systems},
  journal = {IEEE Micro},
  year = {2006},
  volume = {26},
  pages = {52--60},
  month = {July},
  issue = {4},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{DBLP:conf:isca:BiswasRCEMR05,
  author = {Arijit Biswas and Paul Racunas and Razvan Cheveresan and Joel S.
    Emer and Shubhendu S. Mukherjee and Ram Rangan},
  title = {Computing Architectural Vulnerability Factors for Address-Based Structures.},
  booktitle = {ISCA '05: Proceedings of the 32nd International Symposium on Computer
    Architecture},
  year = {2005},
  pages = {532-543},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://csdl.computer.org/comp/proceedings/isca/2005/2270/00/22700532abs.htm}
}

@ARTICLE{onlinetesting:biswas,
  author = {Santosh Biswas and Siddhartha Mukhopadhyay and Amit Patra},
  title = {A Formal Approach to On-Line Monitoring of Digital VLSI Circuits:
    Theory, Design and Implementation},
  journal = {J. Electron. Test.},
  year = {2005},
  volume = {21},
  pages = {503--537},
  number = {5},
  doi = {http://dx.doi.org/10.1007/s10836-005-1139-7},
  issn = {0923-8174},
  publisher = {Kluwer Academic Publishers}
}

@ARTICLE{EM1,
  author = {D.T. Blaauw and Oh Chanhee and V. Zolotov and A. Dasgupta},
  title = {{Static Electromigration Analysis for On-Chip Signal Interconnects}},
  journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits
    and Systems},
  year = {2003},
  volume = {22},
  pages = {39--48},
  month = {Jan},
  issue = {1}
}

@ARTICLE{EM0,
  author = {Black, J.R.},
  title = {{Electromigration failure modes in aluminum metallization for semiconductor
    devices}},
  journal = {Proceedings of the IEEE},
  year = {1969},
  volume = {57},
  pages = {1587--1594},
  month = {September},
  issue = {9}
}

@INPROCEEDINGS{mp1,
  author = {Tom Blank},
  title = {{The Maspar MP-1 architecture}},
  booktitle = {Proceedings of the IEEE Compcon, Spring 1990},
  pages = {20--24}
}

@ARTICLE{blathras,
  author = {Kostas Blathras and Daniel B. Szyld and Yuan Shi},
  title = {Timing Models and Local Stopping Criteria for Asynchronous Iterative
    Algorithms},
  journal = {Journal of Parallel and Distributed Computing},
  year = {1999},
  volume = {58},
  pages = {446--465},
  issue = {3}
}

@ARTICLE{dataparallelpredication2,
  author = {Donald W. Blevins and Edward W. Davis and Robert A. Heaton and John
    H. Reif},
  title = {{BLITZEN: A Highly Integrated Massively Parallel Machine}},
  journal = {Journal of Parallel and Distributed Computing},
  year = {1990},
  volume = {8},
  pages = {150--160},
  number = {2},
  address = {Orlando, FL, USA},
  issn = {0743-7315},
  publisher = {Academic Press, Inc.}
}

@INPROCEEDINGS{blome:WAR2006,
  author = {Jason A. Blome and Shuguang Feng and Shantanu Gupta and Scott Mahlke},
  title = {{Online timing analysis for wearout detection}},
  booktitle = {{Proceedings of 2nd Workshop on Architectural Reliability}},
  year = {2006},
  month = {December}
}

@ARTICLE{blow:acmqueue06,
  author = {Jonathan Blow},
  title = {{Game Development: Harder Than You Think}},
  journal = {{ACM Queue}},
  year = {2004},
  volume = {1},
  number = {10},
  month = {February}
}

@INPROCEEDINGS{blum93,
  author = {Manuel Blum},
  title = {Designing programs to check their work (abstract)},
  booktitle = {ISSTA '93: Proceedings of the 1993 ACM SIGSOFT international symposium
    on Software testing and analysis},
  year = {1993},
  pages = {1},
  address = {New York, NY, USA},
  publisher = {ACM Press},
  doi = {http://doi.acm.org/10.1145/154183.154185},
  isbn = {0-89791-608-5},
  location = {Cambridge, Massachusetts, United States}
}

@INPROCEEDINGS{loops_sink_chips,
  author = {Borch, Eric and Manne, Srilatha and Emer, Joel and Tune, Eric},
  title = {Loose Loops Sink Chips},
  booktitle = {HPCA '02},
  pages = {299--310},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{borin_software-based_2006,
  author = {Edson Borin and Cheng Wang and Youfeng Wu and Guido Araujo},
  title = {{Software-Based} Transparent and Comprehensive {Control-Flow} Error
    Detection},
  booktitle = {Proceedings of the International Symposium on Code Generation and
    Optimization},
  year = {2006},
  pages = {333--345},
  publisher = {{IEEE} Computer Society},
  abstract = {Shrinking microprocessor feature size and growing transistor density
    may increase the soft-error rates to unacceptable levels in the near
    future. While reliable systems typically employ hardware techniques
    to address soft-errors, software-based techniques can provide a less
    expensive and more flexible alternative. This paper presents a control-flow
    error classification and proposes two new software-based comprehensive
    control-flow error detection techniques. The new techniques are better
    than the previous ones in the sense that they detect errors in all
    the branch-error categories. We implemented the techniques in our
    dynamic binary translator so that the techniques can be applied to
    existing x86 binaries transparently. We compared our new techniques
    with the previous ones and we show that our methods cover more errors
    while has similar performance overhead.},
  isbn = {0-7695-2499-0},
  keywords = {control flow,fault detection,fault tolerance},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1121992.1122415}
}

@INPROCEEDINGS{Borkar,
  author = {Shekhar Borkar},
  title = {Thousand core chips: a technology perspective},
  booktitle = {DAC '07},
  pages = {746--749},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{borkar:destest2006,
  author = {Shekhar Borkar},
  title = {Tackling variability and reliability challenges},
  journal = {IEEE Design and Test},
  year = {2006},
  volume = {23},
  pages = {520},
  number = {6},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MDT.2006.156},
  issn = {0740-7475},
  publisher = {IEEE Computer Society Press}
}

@ARTICLE{borkar05:micro,
  author = {Shekhar Borkar},
  title = {{Designing reliable systems from unreliable components: the challenges
    of transistor variability and degradation}},
  journal = {IEEE Micro},
  year = {2005},
  volume = {25},
  pages = {10--16},
  month = {November},
  issue = {6}
}

@article{DBLP:journals/cacm/BorkarC11,
  author    = {Shekhar Borkar and
               Andrew A. Chien},
  title     = {The future of microprocessors},
  journal   = {Commun. ACM},
  volume    = {54},
  number    = {5},
  year      = {2011},
  pages     = {67-77},
  ee        = {http://doi.acm.org/10.1145/1941487.1941507},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}


@ARTICLE{borkar_designing_2005,
  author = {S. Borkar},
  title = {Designing reliable systems from unreliable components: the challenges
    of transistor variability and degradation},
  journal = {Micro, {IEEE}},
  year = {2005},
  volume = {25},
  pages = {10--16},
  number = {6},
  owner = {karu},
  timestamp = {2011.10.31}
}


@inproceedings{10by10,
  author = {Chien, Andrew A. and Snavely, Allan and Gahagan, Mark},
  booktitle = {ICCS},
  title = {10x10: A General-purpose Architectural Approach to Heterogeneity and Energy Efficiency.},
  year = 2011
}

@MISC{BorkarScaling,
  author = {Shekhar Borkar and Andrew A. Chien},
  title = {The Future of Microprocessors},
  year = {2010},
  note = {Under review},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{iwarp,
  author = {S. Borkar and R. Cohn and G. Cox and S. Gleason and T. Gross and
    H. T. Kung and M. Lam and B. Moore and C. Peterson and J. Pieper
    and L. Rankin and P. S. Tseng and J. Sutton and J. Urbanski and J.
    Webb},
  title = {{iWarp: An Integrated Solution to High-Speed Parallel Computing}},
  booktitle = {Proceedings of Supercomputing 1988},
  year = {1988},
  pages = {330-339},
  month = {November}
}

@INPROCEEDINGS{DBLP:conf/date/BorkarJS07,
  author = {Shekhar Borkar and Norman P. Jouppi and Per Stenstr{\"o}m},
  title = {Microprocessors in the era of terascale integration.},
  booktitle = {Conference on Design, Automation and Test in Europe},
  year = {2007},
  pages = {237-242},
  ee = {http://doi.acm.org/10.1145/1266366.1266417}
}

@INPROCEEDINGS{DBLP:conf/dac/BorkarKNTKD03,
  author = {Shekhar Borkar and Tanay Karnik and Siva Narendra and James Tschanz
    and Ali Keshavarzi and Vivek De},
  title = {Parameter variations and impact on circuits and microarchitecture.},
  booktitle = {DAC '03: Proceedings of the Annual Conference on Design Automation},
  year = {2003},
  pages = {338-342},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.acm.org/10.1145/775832.775920}
}

@ARTICLE{ieeemicro05:Borkar05,
  author = {Shekhar Y. Borkar},
  title = {{Designing Reliable Systems from Unreliable Components: The Challenges
    of Transistor Variability and Degradation}},
  journal = {IEEE Micro},
  year = {2005},
  volume = {25},
  pages = {10-16},
  number = {6},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/MM.2005.110}
}

@ARTICLE{bove95cheops,
  author = {V. Bove and J. Watlington},
  title = {Cheops: A Reconfigurable Data-Flow System for Video Processing},
  journal = {{IEEE} Transactions on Circuits and Systems for Video Technology},
  year = {1995},
  volume = {5},
  pages = {140-149},
  number = {2},
  url = {citeseer.nj.nec.com/bove95cheops.html}
}

@INPROCEEDINGS{hardfaults2005:sorin,
  author = {Fred A. Bower and Daniel J. Sorin and Sule Ozev},
  title = {A Mechanism for Online Diagnosis of Hard Faults in Microprocessors},
  booktitle = {MICRO '05: Proceedings of the 38th Annual International Symposium
    on Microarchitecture},
  year = {2005},
  pages = {197--208},
  doi = {http://dx.doi.org/10.1109/MICRO.2005.8},
  isbn = {0-7695-2440-0},
  location = {Barcelona, Spain}
}

@INPROCEEDINGS{DBLP:conf/islped/BowmanASW07,
  author = {Keith A. Bowman and Alaa R. Alameldeen and Srikanth T. Srinivasan
    and Chris Wilkerson},
  title = {Impact of die-to-die and within-die parameter variations on the throughput
    distribution of multi-core processors},
  booktitle = {ISLPED},
  year = {2007},
  pages = {50-55},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{breuer1999,
  author = {Melvin A. Breuer and Sandeep K. Gupta},
  title = {{Intelligible Testing}},
  booktitle = {Proceedings of 2nd IEEE International Workshop on Microprocessor
    Test and Verification},
  year = {1999}
}

@ARTICLE{breuer2004,
  author = {Melvin A. Breuer and Sandeep K. Gupta and T.M. Mak},
  title = {{Defect and Error Tolerance in the Presence of Massive Numbers of
    Defects}},
  journal = {IEEE Design and Test},
  year = {2004},
  volume = {21},
  pages = {216--227},
  number = {3},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MDT.2004.8},
  issn = {0740-7475},
  publisher = {IEEE Computer Society Press}
}

@INPROCEEDINGS{1639575,
  author = {Bronevetsky, G. and Fernandes, R. and Marques, D. and Pingali, K.
    and Stodghill, P.},
  title = {Recent advances in checkpoint/recovery systems},
  booktitle = {IPDPS 2006},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{LinAl:SELSE2007,
  author = {Grigory Bronevetsky and Bronis R. de Supinski},
  title = {{Soft Error Vulnerability of Iterative Linear Algebra Methods}},
  booktitle = {{Silicon Errors in Logic - System Effects Workshop}},
  year = {2007},
  month = {April}
}

@INPROCEEDINGS{buck:graphicshardwarepanel2003,
  author = {Ian Buck},
  title = {Data Parallel Computation on Graphics Hardware},
  booktitle = {Graphics Hardware 2003: Panel Presentation},
  year = {2003},
  key = {buck:graphicshardwarepanel2003}
}

@ARTICLE{brookgpu2004,
  author = {Ian Buck and Tim Foley and Daniel Horn and Jeremy Sugerman and Kayvon
    Fatahalian and Mike Houston and Pat Hanrahan},
  title = {{Brook for GPUs: Stream computing on graphics hardware}},
  journal = {ACM Transactions on Graphics},
  year = {2004},
  volume = {23},
  pages = {777--786},
  number = {3},
  address = {New York, NY, USA},
  issn = {0730-0301},
  publisher = {ACM Press}
}

@INPROCEEDINGS{Budiu04:ASH,
  author = {Mihai Budiu and Girish Venkataramani and Tiberiu Chelcea and Seth
    Copen Goldstein},
  title = {{Spatial Computation}},
  booktitle = {ASPLOS XI}
}


@TECHREPORT{Burger97:SS2,
  author = {Doug Burger and Todd M. Austin},
  title = {{The SimpleScalar Tool Set Version 2.0}},
  institution = {Computer Sciences Department, University of Wisconsin-Madison},
  year = {1997},
  number = {1342},
  month = Jun,
  school = {University of Wisconsin}
}

@ARTICLE{BURGER:IEEECOMP04,
  author = {Doug Burger and Stephen. W. Keckler and Kathryn S. McKinley and Michael
    Dahlin and Lizy K. John and Calvin Lin and Chuck R. Moore and Jim
    Burrill and Robert G. McDonald and William Yoder and the TRIPS Team},
  title = {Scaling to the End of Silicon with {EDGE} Architectures},
  journal = {IEEE Computer},
  year = {2004},
  volume = {37},
  pages = {44-55},
  number = {7},
}

@ARTICLE{BURTSCHER:IEEE02,
  author = {Martin Burtscher and Benjamin G. Zorn},
  title = {Hybrid Load Value Predictors},
  journal = {IEEE Transactions on Computers},
  year = {2002},
  volume = {51},
  pages = {759--774},
  number = {7},
  month = {July}
}

@INPROCEEDINGS{BURTSCHER:PACT99,
  author = {Martin Burtscher and B. G. Zorn},
  title = {Exploring Last n Value Prediction},
  booktitle = {Proceedings of the 7th International Conference on Parallel Architectures
    and Compilation Techniques (PACT)},
  year = {1999},
  pages = {66--76},
  month = {Oct}
}

@INPROCEEDINGS{bose:isca2003,
  author = {A. Buyuktosunoglu and T. Karkhanis and D.H. Albonesi and P. Bose},
  title = {{Energy Efficient Co-Adaptive Instruction Fetch and Issue}},
  booktitle = {Proc. of the 30th Int'l Symp. on Computer Architecture},
  year = {2003}
}

@MISC{em:cad0,
  author = {Cadence},
  title = {{Learning to Live with Electromigration. [Online].\\vailable http://www.cadence.com/whitepapers/4252\_EM\_WP\_fnl.pdf}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{em:cad0,
  author = {Cadence},
  title = {{Learning to Live with Electromigration. [Online].\\vailable http://www.cadence.com/whitepapers/4252\_EM\_WP\_fnl.pdf}}
}

@ARTICLE{CALDER:JILP99,
  author = {B. Calder and P. Feller and A. Eustace},
  title = {Value profiling and optimization},
  journal = {Journal of Instruction Level Parallelism},
  year = {1999},
  volume = {1},
  pages = {1--6},
  annote = {This paper discusses value-based compiler optimizations, i.e. optimizations
    based on a predictable value or range of values for a variable or
    instruction at run-time. This value behavior is found by profiling
    load and memory instructions. The value predictability and invariability
    of instructions and variables is compared for different input sets,
    and value profiles is shown to reduce execution time by upto 21\%.}
}

@ARTICLE{CALDER:JILP00,
  author = {B. Calder and G. Reinman},
  title = {A Comparative Survey of Load Speculation Architectures},
  journal = {Journal of Instruction-Level Parallelism},
  year = {2000},
  volume = {2},
  month = {May},
  annote = {Four different load speculation techniques are examined in detail
    namely dependence prediction, address prediction, value prediction,
    and memory renaming in conjunction with two misprediction recovery
    mechanisms, reexecution and squashing. Performance of a load speculation
    chosser is evaluated which combines these techniques to provide performance
    improvement over any one of them. The authors found that value prediction
    with reexecution provides the greatest speedup, 21\%. Adding store
    set prediction and address prediction along with check-load prediction
    increased the speedup to 28\%. The results showed that designing
    intelligent predictors can improve performance significantly, and
    speculatively updating the predictors has a definite performance
    advantage.}
}

@INPROCEEDINGS{CALDER:ISCA99,
  author = {Brad Calder and Glenn Reinman and Dean M. Tullsen},
  title = {Selective Value Prediction},
  booktitle = {Proceedings of the 26th International Symposium on Computer Architecture,
    ISCA-99},
  year = {1999},
  pages = {64-74},
  annote = { Paper examines techniques for selective value prediction using predictors
    with capacity constraints and reasonable misprediction penalty. Instruction
    filtering is done for both producers and consumers of predicted values.
    A hybrid value predictor (hybrid of stride and context) with confidence
    counters is evaluated. Even with high misprediction penalty, the
    authors show speedups of upto 10\% with confidence counters. With
    fixed capacity tables, filtering instructions using longest path
    criteria increases performance. Identifying which instructions should
    consume predicted values is as important as identifying which instructions
    which produce the values. }
}

@INPROCEEDINGS{variations:cad0,
  author = {Yu Cao and Lawrence T. Clark},
  title = {{Mapping statistical process variations toward circuit performance
    variability: An analytical modeling approach}},
  booktitle = {DAC '05: Proceedings of the 42nd Annual Conference on Design Automation},
  year = {2005},
  pages = {658--663},
  doi = {http://doi.acm.org/10.1145/1065579.1065752},
  isbn = {1-59593-058-2},
  location = {San Diego, California, USA}
}

@INPROCEEDINGS{date05:obd,
  author = {Jonathan R. Carter and Sule Ozev and Daniel J. Sorin},
  title = {{Circuit-Level Modeling for Concurrent Testing of Operational Defects
    due to Gate Oxide Breakdown}},
  booktitle = {DATE '05: Proceedings of the conference on Design, Automation and
    Test in Europe},
  year = {2005},
  pages = {300--305},
  doi = {http://dx.doi.org/10.1109/DATE.2005.94},
  isbn = {0-7695-2288-2}
}

@PHDTHESIS{ChakrabortyThesis,
  author = {Koushik Chakraborty},
  title = {Over-provisioned Multicore Systems},
  school = {University of Wisconsin-Madison},
  year = {2008},
  owner = {karu},
  timestamp = {2011.10.31}
}

@TECHREPORT{overprovisioned,
  author = {Koushik Chakraborty and Philip M. Wells and Gurindar S. Sohi},
  title = {A Case for an Over-provisioned Multicore System: Energy Efficient
    Processing of Multithreaded Programs},
  year = {2007},
  type = {University of Wisconsin Computer Sciences Technical Report},
  number = {CS-TR-2007-1607},
  month = {August},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{palem:date2006,
  author = {Lakshmi N. Chakrapani and Bilge E. S. Akgul and Suresh Cheemalavagu
    and Pinar Korkmaz and Krishna V. Palem and Balasubramanian Seshasayee},
  title = {{Ultra-efficient (embedded) SOC architectures based on probabilistic
    CMOS (PCMOS) technology}},
  booktitle = {DATE '06: Proceedings of the Conference on Design, Automation and
    Test in Europe},
  year = {2006},
  pages = {1110--1115},
  isbn = {3-9810801-0-6},
  location = {Munich, Germany}
}

@ARTICLE{chandy_1972,
  author = {Chandy, K. M. and Ramamoorthy, C. V.},
  title = {Rollback and Recovery Strategies for Computer Programs},
  journal = {IEEE Trans. Comput.},
  year = {1972},
  volume = {21},
  pages = {546--556},
  number = {6},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{CHANG:VPW03,
  author = {Jichuan Chang and Jaehyuk Huh and Rajagopalan Desikan and Doug Burger
    and Guri Sohi},
  title = {Coherence Decoupling: Using Sharing Speculation and Value Prediction
    to Improve Multiprocessor Performance},
  booktitle = {Proceedings of the First Value Prediction Workshop VPW03},
  year = {2003},
  month = {June}
}

@INPROCEEDINGS{chang_automatic_2006,
  author = {Jonathan Chang and George A. Reis and David I. August},
  title = {Automatic Instruction-Level Software-Only Recovery},
  booktitle = {DSN '06},
  pages = {83--92},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{choi:dft2006,
  author = {Sanghoan Chang and Gwan Choi},
  title = {{Timing Failure Analysis of Commercial CPUs Under Operating Stress}},
  booktitle = {DFT '06: Proceedings of the 21st IEEE International Symposium on
    on Defect and Fault-Tolerance in VLSI Systems},
  year = {2006},
  pages = {245--253},
  publisher = {IEEE Computer Society},
  doi = {http://dx.doi.org/10.1109/DFT.2006.66},
  isbn = {0-7695-2706-X}
}

@INPROCEEDINGS{NBTI2,
  author = {P. Chaparala and J. Shibley and P. Lim},
  title = {{Threshold voltage drifts in PMOSFETS due to NBTI and HCI}},
  booktitle = {{Integrated Reliability Workshop}},
  year = {2000},
  pages = {95--97}
}

@INPROCEEDINGS{CHATTERJEE:MICRO00,
  author = { Saugata Chatterjee and Chris Weaver and Todd Austin},
  title = {Efficient checker processor design },
  booktitle = {Proceedings of the 33rd Annual ACM/IEEE International Symposium on
    Microarchitecture},
  year = {2000},
  pages = {87--97},
  month = {December}
}

@ARTICLE{highk:2004,
  author = {Robert Chau and Suman Datta and Mark Doczy and Brian Doyle and Jack
    Kavalieros and Matthew Metz},
  title = {{High-k/Metal-Gate Stack and its MOSFET Characteristics}},
  journal = {IEEE Electron Device Letters},
  year = {2004},
  volume = {25},
  pages = {408-410},
  number = {6}
}

@ARTICLE{ref:chaoticiterations,
  author = {D Chazan and W Miranker},
  title = {Chaotic relaxation},
  journal = {Linear Algebra Applications},
  year = {1969},
  volume = {2},
  pages = {199--222},
  url = {http://citeseer.nj.nec.com/context/156863/0}
}

@ARTICLE{che-rodinia,
  author = {Che, S. and Boyer, M. anoyer, M. and Meng, J. and Tarjan, D. and
    Sheaffer, J.W. and Lee, S.H. and Skadron, K.},
  title = {Rodinia: A Benchmark Suite for Heterogeneous Computing},
  booktitle = {IISWC '09}
}

@BOOK{mrf:1993,
  title = {{Markov Random Fields: Theory and Applications}},
  publisher = {New York: Academic Press},
  year = {1993},
  author = {R Chellappa}
}

@INPROCEEDINGS{10.1109/ISCA.2008.18,
  author = {Haibo Chen and Xi Wu and Liwei Yuan and Binyu Zang and Pen-chung
    Yew and Frederic T. Chong},
  title = {From Speculation to Security: Practical and Efficient Information
    Flow Tracking Using Speculative Hardware},
  booktitle = {ISCA '08},
  pages = {401-412},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{chen_hardware-modulated_2005,
  author = {Julia Chen and Philo Juang and Kevin Ko and Gilberto Contreras and
    David Penry and Ram Rangan and Adam Stoler and {Li-Shiuan} Peh and
    Margaret Martonosi},
  title = {Hardware-modulated parallelism in chip multiprocessors},
  journal = {{SIGARCH} Comput. Archit. News},
  year = {2005},
  volume = {33},
  pages = {54--63},
  number = {4},
  abstract = {Chip multi-processors {(CMPs)} already have widespread commercial
    availability, and technology roadmaps project enough on-chip transistors
    to replicate tens or hundreds of current processor cores. How will
    we express parallelism, partition applications, and schedule/place/migrate
    threads on these highly-parallel {CMPs?This} paper presents and evaluates
    a new approach to highly-parallel {CMPs,} advocating a new hardware-software
    contract. The software layer is encouraged to expose large amounts
    of multi-granular, heterogeneous parallelism. The hardware, meanwhile,
    is designed to offer low-overhead, low-area support for orchestrating
    and modulating this parallelism on {CMPs} at runtime. Specifically,
    our proposed {CMP} architecture consists of architectural and {ISA}
    support targeting thread creation, scheduling and context-switching,
    designed to facilitate effective hardware run-time mapping of threads
    to cores at low {overheads.Dynamic} modulation of parallelism provides
    the ability to respond to run-time variability that arises from dataset
    changes, memory system effects and power spikes and lulls, to name
    a few. It also naturally provides a long-term {CMP} platform with
    performance portability and tolerance to frequency and reliability
    variations across multiple {CMP} generations. Our simulations of
    a range of applications possessing do-all, streaming and recursive
    parallellism show speedups of {4-11.5X} and energy-delay-product
    savings of {3.8X,} on average, on a 16-core vs. a 1-core system.
    This is achieved with modest amounts of hardware support that allows
    for low overheads in thread creation, scheduling and context-switching.
    In particular, our simulations motivated the need for hardware support,
    showing that the large thread management overheads of current run-time
    software systems can lead to up to {6.5X} slowdown. The difficulties
    faced in static scheduling were shown in our simulations with a static
    scheduling algorithm, fed with oracle profiled inputs suffering up
    to 107\% slowdown compared to {NDP's} hardware scheduler, due to
    its inability to handle memory system variabilities. More broadly,
    we feel that the ideas presented here show promise for scaling to
    the systems expected in ten years, where the advantages of high transistor
    counts may be dampened by difficulties in circuit variations and
    reliability. These issues will make dynamic scheduling and adaptation
    mandatory; our proposals represent a first step towards that direction.},
  doi = {10.1145/1105734.1105742},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1105734.1105742&coll=GUIDE&dl=GUIDE&CFID=68280001&CFTOKEN=82186044}
}

@INPROCEEDINGS{shangrila,
  author = {Michael K. Chen and Xiao Feng Li and Ruiqi Lian and Jason H. Lin
    and Lixia Liu and Tao Liu and Roy Ju},
  title = {{Shangri-La: Achieving High Performance from Compiled Network Applications
    while Enabling Ease of Programming}},
  booktitle = {Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language
    Design and Implementation},
  year = {2005},
  pages = {224--236},
  publisher = {ACM Press},
  doi = {http://doi.acm.org/10.1145/1065010.1065038},
  isbn = {1-59593-056-6},
  location = {Chicago, IL, USA}
}

@ARTICLE{multi_retry_assisted,
  author = {Chen, Shyh-Kwei and Alewine, Neal J. and Kent Fuchs, W. and Hwu,
    Wen-mei W.},
  title = {Compiler-Assisted Multiple Instruction Rollback Recovery Using a
    Read Buffer},
  journal = {IEEE Transactions on Computers},
  year = {1995},
  volume = {44},
  pages = {1096--1107},
  issue = {9},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{multi_retry2,
  author = {Shyh-Kwei Chen and Fuchs, W.K.},
  title = {Compiler-assisted multiple instruction word retry for {VLIW} architectures},
  journal = {IEEE Transactions on Parallel and Distributed Systems},
  year = {2001},
  volume = {12},
  pages = {1293 -1304},
  number = {12},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{cmosfuture:isscc2006,
  author = {Tze-Chiang Chen},
  title = {{Where CMOS is going: trendy hype vs. real technology}},
  booktitle = {{Solid-State Circuits, 2006 IEEE International Conference Digest
    of Technical Papers}},
  year = {2006},
  pages = {1--18},
  month = {February}
}

@INPROCEEDINGS{chen_prefetching_2008,
  author = {Tong Chen and Tao Zhang and Zehra Sura and Mar Gonzales Tallada},
  title = {Prefetching irregular references for software cache on cell},
  booktitle = {Proceedings of the sixth annual {IEEE/ACM} international symposium
    on Code generation and optimization},
  year = {2008},
  pages = {155--164},
  address = {Boston, {MA,} {USA}},
  publisher = {{ACM}},
  isbn = {978-1-59593-978-4},
  keywords = {cell,dma,prefetch,software cache,software caching},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1356058.1356079&coll=ACM&dl=ACM&type=series&idx=SERIES10852&part=series&WantType=Proceedings&title=CGO}
}

@INPROCEEDINGS{CHENG:MICRO98,
  author = {Ben-Chung Cheng and Daniel A. Connors and Wen-mei W. Hwu},
  title = {Compiler-Directed Early Load-Address Generation},
  booktitle = {Proceedings of the 31st Annual ACM/IEEE International Symposium on
    Microarchitecture},
  year = {1998},
  pages = {138--147},
  month = {December}
}

@INPROCEEDINGS{srambist,
  author = {Chuang Cheng and Chih Tsun Huang and Jing Reng Huang and Cheng Wen
    Wu and Chen Jong Wey and Ming Chang Tsai},
  title = {{BRAINS: a BIST compiler for embedded memories}},
  booktitle = {{Proceedings of IEEE International Symposium on Defect and Fault
    Tolerance in VLSI Systems}},
  year = {2000},
  pages = { 299--307}
}

@ARTICLE{chinn_treisman_2007,
  author = {Donald Chinn and Kristofer Martin and Catherine Spencer},
  title = {Treisman workshops and student performance in {CS}},
  journal = {{SIGCSE} Bull.},
  year = {2007},
  volume = {39},
  pages = {203--207},
  number = {1},
  abstract = {Active learning techniques, including collaborative programming and
    problem solving environments, have been widely adopted by many computer
    science educators. A related approach is the Treisman model, which
    was originally designed for the first-year calculus course and involves
    intensive workshops where students collaborate in small groups to
    solve problems. We have adapted the model for both the data structures
    and algorithms courses at our institution. Regression analysis indicates
    that students who participate in the workshops for the algorithms
    course perform better (0.561 grade points on a 4-point scale) than
    those who do not, even after accounting for prior academic performance.
    However, the workshops appear to have less of an effect on student
    grades in the data structures course. This study provides evidence
    that the workshop model can be an effective learning environment
    for students in courses primarily involving analysis, but that for
    courses that involve large amounts of programming, further adaptations
    to the model might be needed.},
  doi = {10.1145/1227504.1227383},
  keywords = {collaborative learning environments,problem-based learning,treisman
    workshops},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1227504.1227383&coll=GUIDE&dl=GUIDE&idx=J688&part=newsletter&WantType=Newsletters&title=ACM%20SIGCSE%20Bulletin&CFID=7910075&CFTOKEN=65404214}
}

@ARTICLE{Cho,
  author = {Sangyeun Cho and Rami Melhem},
  title = {Corollaries to Amdahl's Law for Energy},
  journal = {Computer Architecture Letters},
  year = {2008},
  volume = {7},
  pages = {25--28},
  number = {1},
  month = {January},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{probinference,
  title = {{Pattern Recognition and Machine Learning (Information Science and
    Statistics)}},
  publisher = {Springer},
  author = {{Christopher M. Bishop}},
  isbn = {0387310738}
}

@INPROCEEDINGS{694770,
  author = {Chrysos, G.Z. and Emer, J.S.},
  title = {Memory dependence prediction using store sets},
  booktitle = {ISCA '98},
  pages = {142 -153},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{CHRYSOS:ISCA98,
  author = {George Z. Chrysos and Joel S. Emer},
  title = {Memory Dependence Prediction Using Store Sets},
  booktitle = {Proc. of the 25th Annual Int'l Symp. on Computer Architecture ({ISCA}'98)},
  year = {1998},
  pages = {142--153},
  month = {June}
}

@INPROCEEDINGS{CHUANG:ICS03,
  author = {Weihaw Chuang and Brad Calder},
  title = {{Predicate prediction for efficient out-of-order execution}},
  booktitle = {Proceedings of the 17th Annual International Conference on Supercomputing},
  year = {2003},
  pages = {183--192},
  month = {November}
}

@INPROCEEDINGS{chun_shapeshifter:_2008,
  author = {E. Chun and Z. Chishti and {T.N.} Vijaykumar},
  title = {Shapeshifter: Dynamically changing pipeline width and speed to address
    process variations},
  booktitle = {Microarchitecture, 2008. {MICRO-41.} 2008 41st {IEEE/ACM} International
    Symposium on},
  year = {2008},
  pages = {411--422},
  abstract = {Process variations are a manufacturing phenomenon that result in some
    parameters of the transistors in a real chip to be different from
    those specified in the design. One impact of these variations is
    that the affected circuits may perform faster or slower than the
    design target. Unfortunately, only a small fraction of chips speed
    up whereas the vast majority incur slow downs. While die-to-die variations
    have been addressed by clock binning, within-die variations are increasing
    in importance with scaling. Clock binning in the presence of within-die
    variations results in slow clock speeds for dies with many components
    that can operate at higher clock speeds. A recent paper addressing
    within-die variations proposes variable-latency functional units
    and register file so that the fast instances of these components
    take fewer clock cycles to operate than the slower instances. However,
    in pipeline stages where the instances are interdependent, the fast
    instances would be held up by the slow instances. Also, variable
    latency may complicate timing-critical instruction scheduling. Instead
    of varying the number of clock cycles, we advocate varying the clock
    speed. Our scheme, called Shapeshifter, maintains high clock speeds
    during {low-ILP} program phases by using a narrower pipeline of only
    the faster instances, and reduces the clock speed only in the {high-ILP}
    phases which use all the instances. Shapeshifter simply turns off
    the slow instances, removing them from any interdependence among
    all the instances. Also, Shapeshifter requires minimal additions
    to the pipeline because almost all pipelines already support varying
    the clock speed for power management purposes. Using simulations,
    we show that Shapeshifter performs better than clock binning and
    the variable-latency approach.},
  doi = {{10.1109/MICRO.2008.4771809}},
  isbn = {1072-4451},
  keywords = {chips,clock binning,clock cycles,die-to-die variations,fault tolerance,hardware,microprocessor
    chips,pipeline processing,pipeline width,process variations,register
    {file,Shapeshifter,timing-critical} instruction scheduling,variable
    latency functional units,within-die variations},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{VEAL,
  author = {Clark, N. and Hormati, A. and Mahlke, S.},
  title = {VEAL: Virtualized Execution Accelerator for Loops},
  booktitle = {ISCA '08},
  pages = {389 -400},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{cca,
  author = {Clark, Nathan and Kudlur, Manjunath and Park, Hyunchul and Mahlke,
    Scott and Flautner, Krisztian},
  title = {Application-Specific Processing on a General-Purpose Core via Transparent
    Instruction Set Customization},
  booktitle = {MICRO 37}
}

@ARTICLE{cohoon_introductory_2007,
  author = {James P. Cohoon},
  title = {An introductory course format for promoting diversity and retention},
  journal = {{SIGCSE} Bull.},
  year = {2007},
  volume = {39},
  pages = {395--399},
  number = {1},
  abstract = {We report on a pilot section of an introductory computing course offered
    at a top tier university through its engineering school. Although
    targeted for students with no prior programming experience, its goals
    were same as the goals of the other sections. The course enrolled
    43 students. They were 49\% female, 23\% black, and 12\% Hispanic.
    The demographics are different from the typical 1st year class at
    the school, which is 26\% female, 6\% black, and 3\% Hispanic. Two
    important pedagogies differentiated the pilot section from other
    sections: computer availability at all class meetings and the methodology
    for selecting motivating examples. A priori only one student in the
    section intended a computing major, but upon completion the students
    chose a computing major at a higher rate than the rates for other
    sections: 19\% versus 13\%. More striking is that 33\% of the pilot
    section women and 27\% of its minority students chose a computing
    major. All students completed the course and no student left the
    school. These outcomes compare favorably to a school course withdrawal
    rate of 12\% and a school attrition rate of 10\%, a female attrition
    rate of 12\%, and a minority rate attrition of 25\%.},
  doi = {10.1145/1227504.1227450},
  keywords = {diversity,introductory computer science,programming},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1227504.1227450&coll=GUIDE&dl=GUIDE&idx=J688&part=newsletter&WantType=Newsletters&title=ACM%20SIGCSE%20Bulletin&CFID=7910075&CFTOKEN=65404214}
}

@ARTICLE{overclocking,
  author = {Bob Colwell},
  title = {The Zen of Overclocking},
  journal = {Computer},
  year = {2004},
  volume = {37},
  pages = {9--12},
  number = {3},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MC.2004.1273994},
  issn = {0018-9162},
  publisher = {IEEE Computer Society Press}
}

@BOOK{cor98,
  title = {Alpha architecture handbook},
  year = {1998},
  author = {Compaq},
  month = {October},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{bulletproof:hpca2006,
  author = {Kypros Constantinides and Jason Blome and Stephan Plaza and Bin Zhang
    and Valeria Bertacco and Scott Mahlke and Todd Austin and Michael
    Orshansky},
  title = {{BulletProof: A Defect Tolerant CMP Switch Architecture}},
  booktitle = {{HPCA '06: Proceedings of the 12th International Symposium on High-Performance
    Computer Architecture}},
  year = {2006},
  month = {February}
}

@INPROCEEDINGS{ace:micro2007,
  author = {Kypros Constantinides and Onur Mutlu and Todd M. Austin and Valeria
    Bertacco},
  title = {Software-Based Online Detection of Hardware Defects Mechanisms, Architectural
    Support, and Evaluation},
  booktitle = {MICRO '07},
  pages = {97-108},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{asplos06:coons,
  author = {K. Coons and X. Chen and S. Kushwaha and K. S. McKinley and D. Burger},
  title = {{A Spatial Path Scheduling Algorithm for EDGE Architectures}},
  booktitle = {{ASPLOS XII}}
}


@ARTICLE{colossus,
  author = {Copeland, B.J.},
  title = {{Colossus: its origins and originators}},
  journal = {{IEEE Annals of Computing}},
  volume = {26},
  pages = {38-45},
  issue = {4}
}

@BOOK{clrs,
  title = {Introduction to Algorithms},
  publisher = {The MIT Press},
  year = {2001},
  author = {Cormen, Thomas H. and Leiserson, Charles E. and Rivest, Ronald L.
    and Stein, Clifford},
  edition = {2nd},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{gpu,
  author = {NVIDIA Corp},
  title = {{NVIDIA GPU programming guide, v2.2.1, November, 2004}}
}

@MISC{gpu,
  author = {NVIDIA Corp},
  title = {{NVIDIA GPU programming guide, v2.2.1, November, 2004}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Cristal:2004,
  author = {Cristal, Adrian and Ortega, Daniel and Llosa, Josep and Valero, Mateo},
  title = {Out-of-Order Commit Processors},
  booktitle = {HPCA '04},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{Valero:KiloInst06,
  author = {Adrian Cristal and Oliverio J. Santana and Mateo Valero and Jose
    F. Martinez},
  title = {Toward Kilo-instruction processors},
  journal = {ACM Transactions on Architecture and Code Optimization},
  year = {2004},
  volume = {1},
  pages = {389-417},
  number = {4},
  month = {December}
}

@TECHREPORT{virtualROB,
  author = {Cristal, A. and Valero, M. and Llosa, J.-L. and Gonzalez, A.},
  title = {Large virtual {ROB}s by processor checkpointing},
  year = {2002},
  type = {Univ. Pol. de Catalunya Technical Report},
  number = {UPC-DAC-2002-39},
  month = {July},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{criswell_secure_2007,
  author = {John Criswell and Andrew Lenharth and Dinakar Dhurjati and Vikram
    Adve},
  title = {Secure virtual architecture: a safe execution environment for commodity
    operating systems},
  booktitle = {Proceedings of twenty-first {ACM} {SIGOPS} symposium on Operating
    systems principles},
  year = {2007},
  pages = {351--366},
  address = {Stevenson, Washington, {USA}},
  publisher = {{ACM}},
  abstract = {This paper describes an efficient and robust approach to provide a
    safe execution environment for an entire operating system, such as
    Linux, and all its applications. The approach, which we call Secure
    Virtual Architecture {(SVA),} defines a virtual, low-level, typed
    instruction set suitable for executing all code on a system, including
    kernel and application code. {SVA} code is translated for execution
    by a virtual machine transparently, offline or online. {SVA} aims
    to enforce fine-grained (object level) memory safety, control-flow
    integrity, type safety for a subset of objects, and sound analysis.
    A virtual machine implementing {SVA} achieves these goals by using
    a novel approach that exploits properties of existing memory pools
    in the kernel and by preserving the kernel's explicit control over
    memory, including custom allocators and explicit deallocation. Furthermore,
    the safety properties can be encoded compactly as extensions to the
    {SVA} type system, allowing the (complex) safety checking compiler
    to be outside the trusted computing base. {SVA} also defines a set
    of {OS} interface operations that abstract all privileged hardware
    instructions, allowing the virtual machine to monitor all privileged
    operations and control the physical resources on a given hardware
    platform. We have ported the Linux kernel to {SVA,} treating it as
    a new architecture, and made only minimal code changes (less than
    300 lines of code) to the machine-independent parts of the kernel
    and device drivers. {SVA} is able to prevent 4 out of 5 memory safety
    exploits previously reported for the Linux 2.4.22 kernel for which
    exploit code is available, and would prevent the fifth one simply
    by compiling an additional kernel library.},
  doi = {10.1145/1294261.1294295},
  isbn = {978-1-59593-591-5},
  keywords = {compilers,operating systems,security,virtual machine},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1294295&jmp=cit&coll=ACM&dl=ACM}
}

@INPROCEEDINGS{ref:culler,
  author = {David E. Culler and Anurag Sah and Klaus Erik Schauser and Thorsten
    von Eicken and John Wawrzynek},
  title = {Fine-grain Parallelism with Minimal Hardware Support: A Compiler-controlled
    Threaded Abstract Machine},
  booktitle = {Proceedings of the 4th International Conference on Architectural
    Support for Programming Languages and Operating Systems},
  year = {1991},
  pages = {164--175},
  month = {April}
}

@BOOK{variations:devices0,
  title = {Models of Process Variations in Device and Interconnect, in Design
    of High-Performance Microprocessor Circuits , A. Chandrakasan (ed.)},
  publisher = {{IEEE Press}},
  year = {2000},
  author = {{D. Boning and S. Nassif}},
  url = {citeseer.ist.psu.edu/article/boning00models.html}
}

@ARTICLE{jmachine,
  author = {Dally, William J. and Fiske, J.A. Stuart and Keen, John S. and Lethin,
    Richard A. and Noakes, Michael D. and Nuth, Peter R. and Davison,
    Roy E. and Fyler, Gregory A.},
  title = {{The Message-Driven Processor: A Multicomputer Processing Node with
    Efficient Mechanisms}},
  journal = {IEEE Micro},
  year = {1992},
  volume = {12},
  pages = {23--39},
  number = {2},
  month = {March}
}

@INPROCEEDINGS{merrimac2003,
  author = {William J. Dally and Patrick Hanrahan and Mattan Erez and Timothy
    J. Knight and Fran�ois Labont� and Jung Ho Ahn and Nuwan Jayasena
    and Ujval J. Kapasi and Abhishek Das and Jayanth Gummaraju and Ian
    Buck},
  title = {{Merrimac: Supercomputing with Streams}},
  booktitle = {{The Proceeding of the 2003 International Conference for High Performance
    Computing, Networking, Storage, and Analysis}},
  year = {2003},
  month = {November}
}

@INPROCEEDINGS{DBLP:conf/aspdac/DattaBCMR06,
  author = {Animesh Datta and Swarup Bhunia and Jung Hwan Choi and Saibal Mukhopadhyay
    and Kaushik Roy},
  title = {Speed binning aware design methodology to improve profit under parameter
    variations.},
  booktitle = {{Proceedings of the 2006 Conference on Asia South Pacific Design
    Automation: ASP-DAC}},
  year = {2006},
  pages = {712-717},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.acm.org/10.1145/1118299.1118466}
}

@ARTICLE{variations:cadics2007,
  author = {A. Datta and S. Bhunia and S. Mukhopadhyay and K. Roy},
  title = {{Delay Modeling and Statistical Design of Pipelined Circuit Under
    Process Variation}},
  journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits
    and Systems},
  year = {2006}
}

@INPROCEEDINGS{NTF2005,
  author = {Scott Davidson},
  title = {Towards an Understanding of No Trouble Found Devices},
  booktitle = {VTS '05: Proceedings of the 23rd IEEE VLSI Test Symposium (VTS'05)},
  year = {2005},
  pages = {147--152},
  publisher = {IEEE Computer Society},
  doi = {http://dx.doi.org/10.1109/VTS.2005.86},
  isbn = {0-7695-2314-5}
}

@INPROCEEDINGS{sigcomm09:plug,
  author = {Lorenzo {De Carli} and Yi Pan and Amit Kumar and Cristian Estan and
    Karthikeyan Sankaralingam},
  title = {PLUG: Flexible Lookup Modules for Rapid Deployment of New Protocols
    in High-speed Routers},
  booktitle = {{SIGCOMM '09}}
}

@INPROCEEDINGS{burnin1,
  author = {Vivek De},
  title = {Leakage-tolerant design techniques for high performance processors},
  booktitle = {ISPD '02: Proceedings of the 2002 international symposium on Physical
    design},
  year = {2002},
  pages = {28--28},
  address = {New York, NY, USA},
  publisher = {ACM Press},
  doi = {http://doi.acm.org/10.1145/505388.505396},
  isbn = {1-58113-460-6},
  location = {San Diego, CA, USA}
}

@INPROCEEDINGS{softhv,
  author = {Abhishek Deb and Josep Maria Codina and Antonion Gonzales},
  title = {SoftHV: A HW/SW Co-designed Processor with Horizontal and Vertical
    Fusion},
  booktitle = {International Conference on Computing Frontiers '11}
}

@INPROCEEDINGS{transmeta,
  author = {Dehnert, James C. and Grant, Brian K. and Banning, John P. and Johnson,
    Richard and Kistler, Thomas and Klaiber, Alexander and Mattson, Jim},
  title = {The {Transmeta} Code Morphing Software: Using Speculation, Recovery,
    and Adaptive Retranslation to Address Real-Life Challenges},
  booktitle = {CGO '03},
  pages = {15-24},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{denard,
  author = {R. H. Denard and F. H. Gaensslen and V.L. Rideout and E. Bassous
    and A.R. LeBlanc},
  title = {{Design of ion-implanted MOSFETs with very small physical dimensions}},
  journal = {IEEE Journal of Solid-state Circuits},
  year = {1974},
  volume = {98},
  issue = {5}
}

@ARTICLE{Dennard,
  author = {R. H. Dennard and F. H. Gaensslen and V. L. Rideout and E. Bassous
    and A. R. LeBlanc},
  title = {Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions},
  journal = {IEEE Journal of Solid-State Circuits},
  year = {1974},
  volume = {9},
  pages = {256--268},
  month = {October},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{DENNIS:ISCA75,
  author = {Dennis, J.B.},
  title = {A preliminary architecture for a basic data-flow processor},
  booktitle = {Proceedings of the 2nd Annual International Symposium on Computer
    Architecture},
  year = {1975},
  pages = {126-132},
  month = {January}
}

@INPROCEEDINGS{dennis,
  author = {J. Dennis and D. Misunas},
  title = {A Preliminary Architecture for a basic data-flow processor},
  booktitle = {Proceedings of the 2nd Annual Symposium on Computer Architecture},
  year = {1975},
  pages = {126-132},
  month = {January}
}

@PHDTHESIS{diss05:desikan,
  author = {Rajagopalan Desikan},
  title = {{Distributed Selective Re-Execution for EDGE Architectures}},
  school = {The University of Texas at Austin, Department of Computer Sciences},
  year = {2005},
  month = {December}
}

@INPROCEEDINGS{simalpha,
  author = {Rajagopalan Desikan and Doug Burger and Stephen W. Keckler},
  title = {{Measuring Experimental Error in Microprocessor Simulation}},
  booktitle = {Proceedings of the 28th Annual International Symposium on Computer
    Architecture},
  year = {2001},
  pages = {266-277},
  month = {July}
}

@INPROCEEDINGS{simulationerror,
  author = {Rajagopalan Desikan and Doug Burger and Stephen W. Keckler},
  title = {Measuring Experimental Error in Microprocessor Simulation},
  booktitle = {ISCA 28},
  year = {2001},
  pages = {266--277},
  owner = {karu},
  timestamp = {2011.10.31}
}

@TECHREPORT{Desikan:sa,
  author = {Rajagopalan Desikan and Doug Burger and Stephen W. Keckler and Todd
    M. Austin},
  title = {Sim-alpha: a Validated Execution Driven Alpha 21264 Simulator},
  institution = {Department of Computer Sciences, University of Texas at Austin},
  year = {2001},
  number = {TR-01-23},
  school = {University of Texas at Austin}
}

@INPROCEEDINGS{devietti_hardbound:_2008,
  author = {Joe Devietti and Colin Blundell and Milo M. K. Martin and Steve Zdancewic},
  title = {Hardbound: architectural support for spatial safety of the C programming
    language},
  booktitle = {Proceedings of the 13th international conference on Architectural
    support for programming languages and operating systems},
  year = {2008},
  pages = {103--114},
  address = {Seattle, {WA,} {USA}},
  publisher = {{ACM}},
  doi = {10.1145/1346281.1346295},
  isbn = {978-1-59593-958-6},
  keywords = {c programming language,spatial memory safety},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1346295&jmp=cit&coll=&dl=GUIDE}
}

@INPROCEEDINGS{dhurjati_backwards-compatible_2006,
  author = {Dinakar Dhurjati and Vikram Adve},
  title = {Backwards-compatible array bounds checking for C with very low overhead},
  booktitle = {Proceedings of the 28th international conference on Software engineering},
  year = {2006},
  pages = {162--171},
  address = {Shanghai, China},
  publisher = {{ACM}},
  abstract = {The problem of enforcing correct usage of array and pointer references
    in C and C++ programs remains unsolved. The approach proposed by
    Jones and Kelly (extended by Ruwase and Lam) is the only one we know
    of that does not require significant manual changes to programs,
    but it has extremely high overheads of 5x-6x and 11x-12x in the two
    versions. In this paper, we describe a collection of techniques that
    dramatically reduce the overhead of this approach, by exploiting
    a fine-grain partitioning of memory called Automatic Pool Allocation.
    Together, these techniques bring the average overhead checks down
    to only 12\% for a set of benchmarks (but 69\% for one case). We
    show that the memory partitioning is key to bringing down this overhead.
    We also show that our technique successfully detects all buffer overrun
    violations in a test suite modeling reported violations in some important
    real-world programs.},
  doi = {10.1145/1134285.1134309},
  isbn = {1-59593-375-1},
  keywords = {compilers},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1134309}
}

@ARTICLE{mmxreview,
  author = {Keith Diefendorff and Pradeep K. Dubey},
  title = {{How Multimedia Workloads Will Change Processor Design}},
  journal = {Computer},
  year = {1997},
  volume = {30},
  pages = {43--45},
  number = {9},
  address = {Los Alamitos, CA, USA},
  issn = {0018-9162},
  publisher = {IEEE Computer Society Press}
}

@ARTICLE{extn:altivec,
  author = {Keith Diefendorff and Pradeep K. Dubey and Ron Hochsprung and Hunter
    Scales},
  title = {{AltiVec Extension to PowerPC Accelerates Media Processing}},
  journal = {IEEE Micro},
  year = {2000},
  volume = {20},
  pages = {85-95},
  number = {2},
  address = {Los Alamitos, CA, USA},
  doi = {http://doi.ieeecomputersociety.org/10.1109/40.848475},
  issn = {0272-1732},
  publisher = {IEEE Computer Society}
}

@INPROCEEDINGS{dimitrov_unified_2007,
  author = {Dimitrov, M. and Huiyang Zhou},
  title = {Unified Architectural Support for Soft-Error Protection or Software
    Bug Detection},
  booktitle = {PACT-16},
  year = {2007},
  pages = {73-82},
  doi = {10.1109/PACT.2007.4336201},
  issn = {1089-795X},
  keywords = {program debugging, software architecture, software reliabilitysoft-error
    protection, software bug detection, unified architectural support},
  owner = {karu},
  timestamp = {2011.10.31}
}

@TECHREPORT{djeu_razor:architecture_2007,
  author = {Peter Djeu and Warren Hunt and Rui Wang and Ikrima Elhassan and Gordon
    Still and Mark William R.},
  title = {Razor: An Architecture for Dynamic Multiresolution Ray Tracing},
  institution = {The University of Texas at Austin, Department of Computer Sciences},
  year = {2007},
  type = {Technical Report},
  number = {{TR-07-52}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{dblife0,
  author = {A. Doan and R. Ramakrishnan and F. Chen and P. DeRose and Y. Lee
    and R. McCann and M. Sayyadian and W. Shen},
  title = {{Community Information Management}},
  journal = {{IEEE Data Engineering Bulletin, Special Issue on Probabilistic Databases}},
  year = {2006},
  volume = {29},
  number = {1}
}

@INPROCEEDINGS{utbfsoi1,
  author = {B. Doris},
  title = {{Extreme scaling with ultra-thin Si channel MOSFETs}},
  booktitle = {IEDM Techical. Digest},
  pages = {267--270},
  month = {December}
}

@ARTICLE{dubey:tera,
  author = {Pradip Dubey},
  title = {{Recognition, Mining and Synthesis Moves Computers to the Era ofTera}},
  journal = {Intel Technology Magazine},
  year = {2005},
  month = {February}
}

@BOOK{obdbook,
  title = {{Oxide reliability: A summary of silicon oxide wearout, breakdown,
    and reliability. Selected topics in electronics and systems}},
  publisher = {{[River Edge, NJ]: World Scientific Press.}},
  year = {2002},
  author = {Dumin, D. J}
}

@MISC{dutertre06,
  author = {Dutertre, B. and de Moura, L.},
  title = {The Yices SMT solver},
  howpublished = {Tool paper at http://yices.csl.sri.com/tool-paper.pdf},
  citeulike-article-id = {2639925},
  keywords = {sat-solvers},
  organization = {SRI International},
  posted-at = {2008-04-08 04:25:43},
  priority = {2}
}

@INPROCEEDINGS{touba:itc2005,
  author = {Dutta, A. and Touba, N.A.},
  title = {{Synthesis of nonintrusive concurrent error detection using an even
    error detecting function}},
  booktitle = {{Proceedings IEEE International Test Conference}},
  year = {2005},
  month = {November}
}

@INPROCEEDINGS{daisy,
  author = {Ebcio\u{g}lu, Kemal and Altman, Erik R.},
  title = {DAISY: dynamic compilation for 100% architectural compatibility},
  booktitle = {ISCA '97},
  pages = {26--37},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{alpha21164,
  author = {John H. Edmondson and Paul Rubinfeld and Ronald Preston and Vidya
    Rajagopalan},
  title = {Superscalar Instruction Execution in the 21164 Alpha Microprocessor},
  journal = {IEEE Micro},
  year = {1995},
  volume = {15},
  pages = {33--43},
  number = {2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{Edwards,
  author = {Chris Edwards},
  title = {Scary dark silicon is here today},
  year = {2009},
  note = {http://blog.shrinkingviolence.com/2009/10/scary-dark-silicon-is-here-tod.html},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{cell:pact05,
  author = {A. Eichenberger and K. O'Brien and K. O'Brien and P. Wu and T. Chen
    and P. Oden D. Prener and J and Shepherd and B. So and Z. Sura and
    A Wang and T. Zhang and P. Zhao and M. Gschwind},
  title = {{Optimizing Compiler for the Cell Processor}},
  booktitle = {{Proceedings of the 14th International Conference on Parallel Architectures
    and Compilation Techniques}},
  year = {2005},
  pages = {66--76},
  month = {September}
}

@ARTICLE{power6-dfu,
  author = {Eisen, L. and Ward,III, J. W. and Tast, H.-W. and M\"{a}ding, N.
    and Leenstra, J. and Mueller, S. M. and Jacobi, C. and Preiss, J.
    and Schwarz, E. M. and Carlough, S. R.},
  title = {IBM POWER6 accelerators: VMX and DFU},
  journal = {IBM J. Res. Dev.},
  year = {2007},
  volume = {51},
  pages = {663--683},
  number = {6},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{ssafaults,
  author = {Richard D. Eldred},
  title = {{Test Routines Based on Symbolic Logical Statements}},
  journal = {Journal of ACM},
  year = {1959},
  volume = {6},
  pages = {33--36},
  number = {1},
  month = {January}
}

@PHDTHESIS{Ellis:1985:BCV:912347,
  author = {Ellis, John R.},
  title = {Bulldog: a compiler for vliw architectures},
  year = {1985}
}

@INPROCEEDINGS{Engels:2001:PPS:365411.365538,
  author = {Engels, Daniel W. and Feldman, Jon and Karger, David R. and Ruhl,
    Matthias},
  title = {Parallel processor scheduling with delay constraints},
  booktitle = {SODA '01}
}

@INPROCEEDINGS{ERNST:WDDD03,
  author = {Dan Ernst and Todd Austin},
  title = {{Practical Selective Replay for Reduced-Tag Schedulers}},
  booktitle = {Proceedings of the 2nd Annual Workshop on Duplicating, Deconstructing,
    and Debunking (WDDD-2)},
  year = {2003},
  pages = {58--63},
  month = {June}
}

@INPROCEEDINGS{ERNST:ISCA03,
  author = {Dan Ernst and Andrew Hamel and Todd Austin},
  title = {Cyclone: A Broadcast-Free Dynamic Instruction Scheduler with Selective
    Replay},
  booktitle = {Proceedings of the 30th Annual International Symposium on Computer
    Architecture ({ISCA}'03)},
  year = {2003},
  pages = {253--262},
  month = {June}
}

@INPROCEEDINGS{ernst_razor:low-power_2003,
  author = {D. Ernst and Nam Sung Kim and S. Das and S. Pant and R. Rao and Toan
    Pham and C. Ziesler and D. Blaauw and T. Austin and K Flautner and
    T. Mudge},
  title = {Razor: A low-power pipeline based on circuit-level timing speculation},
  booktitle = {MICRO '03},
  pages = {7--18},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Austin03:Razor,
  author = {Dan Ernst and Nam Sung Kim and Sanjay Pant and Shidhartha Das and
    Rajeev Rao and Toan Pham and Conrad Ziesler and David Blaauw and
    Todd Austin and Krisztian Flautner and Trevor Mudge},
  title = {Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation},
  booktitle = {Micro '03: Proceedings of the 36th Annual International Symposium
    on Microarchitecture},
  year = {2003},
  pages = {7--18},
  month = {December}
}

@INPROCEEDINGS{isca11:dark-silicon,
  author = {Hadi Esmaeilzadeh and Emily Blem and Renee St. Amant and Karthikeyan
    Sankaralingam and Doug Burger},
  title = {{Dark Silicon and the End of Multicore Scaling}},
  booktitle = {{ISCA '11}}
}

@INPROCEEDINGS{Tarantula,
  author = {Roger Espasa and Federico Ardanaz and Joel Emer and Stephen Felix
    and Julio Gago and Roger Gramunt and Isacc Hernandez and Toni Juan
    and Geoff Lowney and Ma thew Mattina and Andre Seznec},
  title = {{Tarantula: A Vector Extension to the Alpha Architecture}},
  booktitle = {Proceedings of The 29th International Symposium on Computer Architecture},
  year = {2002},
  pages = {281-292},
  month = {May}
}

@INPROCEEDINGS{Espasa:Micro30,
  author = {Roger Espasa and Mateo Valero and J. E. Smith},
  title = {{Out-of-Order Vector Architectures}},
  booktitle = {Proceedings of the 30th Annual International Symposium on Microarchitecture},
  year = {1997},
  pages = {160-170},
  month = {December}
}

@ARTICLE{dspzerooverhead,
  author = {Jennifer Eyre and Jeff Bier},
  title = {{DSP processors hit the mainstream}},
  journal = {IEEE Computer},
  year = {1998},
  volume = {31},
  pages = {51--59},
  number = {8}
}

@INPROCEEDINGS{Fan:2008:MSH:1356058.1356075,
  author = {Fan, Kevin and Park, Hyun hul and Kudlur, Manjunath and Mahlke, S
    ott},
  title = {Modulo scheduling for highly customized datapaths to increase hardware
    reusability},
  booktitle = {CGO '08}
}

@BOOK{ref:cgtutorial,
  title = {{The Cg Tutorial}},
  publisher = {{Addison-Wesley Publishing Company}},
  year = {2003},
  author = {Randima Fernando and Mark J. Kilgard}
}

@ARTICLE{itanium:pv,
  author = {Eric S. Fetzer},
  title = {Using Adaptive Circuits to Mitigate Process Variations in a Microprocessor
    Design},
  journal = {IEEE Des. Test},
  year = {2006},
  volume = {23},
  pages = {476--483},
  number = {6},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MDT.2006.159},
  issn = {0740-7475},
  publisher = {IEEE Computer Society Press}
}

@inproceedings{DBLP:conf/IEEEpact/NagarajanKBMLK04,
 author = {Nagarajan, Ramadass and Kushwaha, Sundeep K. and Burger, Doug and McKinley, Kathryn S. and Lin, Calvin and Keckler, Stephen W.},
 title = {Static Placement, Dynamic Issue (SPDI) Scheduling for EDGE Architectures},
 booktitle = {Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '04},
 year = {2004},
 isbn = {0-7695-2229-7},
 pages = {74--84},
 numpages = {11},
 url = {http://dx.doi.org/10.1109/PACT.2004.26},
 doi = {10.1109/PACT.2004.26},
 acmid = {1025998},
} 

@INPROCEEDINGS{645830, 
author={Chunho Lee and Potkonjak, M. and Mangione-Smith, W.H.}, 
booktitle={Microarchitecture, 1997. Proceedings., Thirtieth Annual IEEE/ACM International Symposium on}, 
title={MediaBench: a tool for evaluating and synthesizing multimedia and communications systems}, 
year={1997}, 
pages={330-335}, 
keywords={instruction sets;microprogramming;multimedia systems;parallel architectures;parallel programming;program compilers;program control structures;software performance evaluation;MediaBench;SIMD;SPEC benchmark suite;VLIW;benchmark suite;communications systems;compilation technology;embedded applications;experimental measurement;general-purpose computing;general-purpose systems;inner-loops;instruction-level parallelism;microprocessor architectures;multimedia systems;optimization;Application software;Computer architecture;Digital signal processing;Microprocessors;Multimedia communication;Multimedia systems;Parallel processing;Pipeline processing;Program processors;VLIW}, 
doi={10.1109/MICRO.1997.645830}, 
ISSN={1072-4451},}


@inproceedings{DBLP:conf/IEEEpact/GovindarajuNS13,
  author    = {Venkatraman Govindaraju and
               Tony Nowatzki and
               Karthikeyan Sankaralingam},
  title     = {Breaking SIMD shackles with an exposed flexible microarchitecture
               and the access execute PDG},
  booktitle = {PACT},
  year      = {2013},
  pages     = {341-351},
  ee        = {http://dx.doi.org/10.1109/PACT.2013.6618830},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}


@INPROCEEDINGS{fields:micro03, 
author={Fields, B.A. and Bodik, R. and Hill, M.D. and Newburn, C.J.}, 
booktitle={Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM International Symposium on}, 
title={Using interaction costs for microarchitectural bottleneck analysis}, 
year={2003}, 
pages={228-239}, 
keywords={microcomputers;optimisation;parallel architectures;performance evaluation;hardware structures;interaction costs;machine instructions;microarchitectural bottleneck analysis;microprocessors;overlapping resources;parallel interaction;performance-monitoring hardware;processor design;processor optimization;Condition monitoring;Cost function;Delay;Design optimization;Electric breakdown;Hardware;Microarchitecture;Microprocessors;Performance evaluation;Process design}, 
doi={10.1109/MICRO.2003.1253198},}


@INPROCEEDINGS{Fields:2002:SMP:545215.545222,
  author = {Fields, Brian and Bod\'{\i}k, Rastislav and Hill, Mark D.},
  title = {Slack: maximizing performance under technological constraints},
  booktitle = {ISCA '02},
  pages = {47--58},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{fields:isca01,
  author = {Brian Fields and Shai Rubin and Rastislav Bodik},
  title = {Focusing processor policies via critical-path prediction},
  booktitle = {Proceedings of the 28th Annual International Symposium on Computer
    Architecture},
  year = {2001},
  pages = {74--85},
  month = {July}
}

@INPROCEEDINGS{mmachine,
  author = {Marco Fillo and Stephen W. Keckler and William J. Dally and Nicholas
    P. Carter and Andrew Chang and Yevgeny Gurevich and Whay S. Lee},
  title = {{The M-Machine multicomputer}},
  booktitle = {Proceedings of the 28th Annual International Symposium on Microarchitecture},
  year = {1995},
  pages = {146--156},
  month = {June}
}

@INPROCEEDINGS{fisher_very_1983,
  author = {Joseph A. Fisher},
  title = {Very Long Instruction Word architectures and the {ELI-512}},
  booktitle = {Proceedings of the 10th annual international symposium on Computer
    architecture},
  year = {1983},
  pages = {140--150},
  address = {Stockholm, Sweden},
  publisher = {{IEEE} Computer Society Press},
  abstract = {By compiling ordinary scientific applications programs with a radical
    technique called trace scheduling, we are generating code for a parallel
    machine that will run these programs faster than an equivalent sequential
    machine—we expect 10 to 30 times faster. Trace scheduling generates
    code for machines called Very Long Instruction Word architectures.
    In Very Long Instruction Word machines, many statically scheduled,
    tightly coupled, fine-grained operations execute in parallel within
    a single instruction stream. {VLIWs} are more parallel extensions
    of several current architectures. These current architectures have
    never cracked a fundamental barrier. The speedup they get from parallelism
    is never more than a factor of 2 to 3. Not that we couldn't build
    more parallel machines of this type; but until trace scheduling we
    didn't know how to generate code for them. Trace scheduling finds
    sufficient parallelism in ordinary code to justify thinking about
    a highly parallel {VLIW.} At Yale we are actually building one. Our
    machine, the {ELI-512,} has a horizontal instruction word of over
    500 bits and will do 10 to 30 {RISC-level} operations per cycle {[Patterson}
    82]. {ELI} stands for Enormously Longword Instructions; 512 is the
    size of the instruction word we hope to achieve. {(The} current design
    has a 1200-bit instruction word.) Once it became clear that we could
    actually compile code for a {VLIW} machine, some new questions appeared,
    and answers are presented in this paper. How do we put enough tests
    in each cycle without making the machine too big? How do we put enough
    memory references in each cycle without making the machine too slow?},
  isbn = {0-89791-101-6},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=800046.801649&coll=GUIDE&dl=GUIDE&CFID=68289469&CFTOKEN=76386891}
}

@INPROCEEDINGS{Fisher96,
  author = {Joseph A. Fisher and Paolo Faraboschi and Giuseppe Desoli},
  title = {Custom-Fit Processors: Letting Applications Define Architectures},
  booktitle = {Proc. of the 29th Ann. Int'l Symp. on Microarchitecture},
  year = {1996},
  pages = {324-335},
  month = {December}
}

@INPROCEEDINGS{Fisher96:CustomFit,
  author = {Joseph A. Fisher and Paolo Faraboschi and Giuseppe Desoli},
  title = {Custom-Fit Processors: Letting Applications Define Architectures},
  booktitle = {Proceedings of the 29th International Symposium on Microarchitecture},
  year = {1996},
  pages = {324-335},
  month = {December}
}

@ARTICLE{FLORES:COMPUTER74,
  author = {I. Flores},
  title = {Lookahead control in the {IBM} System 370 Model 165},
  journal = {IEEE Computer},
  year = {1974},
  pages = {24--38},
  number = {7},
  month = {November}
}

@ARTICLE{flynn,
  author = {Michael Flynn},
  title = {{Some Computer Organizations and Their Effectiveness}},
  journal = {IEEE Transaction on Computers},
  year = {1972},
  volume = {21},
  pages = {948-960},
  number = {C}
}

@INPROCEEDINGS{Folegnani01:EnergyEffectiveIssue,
  author = {Daniele Folegnani and Antonio Gonz{\'a}lez},
  title = {{Energy-effective issue logic}},
  booktitle = {Proceedings of the 28th Annual International Symposium on Computer
    Architecture},
  year = {2001},
  pages = {230-239},
  month = {June}
}

@INPROCEEDINGS{foley_kd-tree_2005,
  author = {Tim Foley and Jeremy Sugerman},
  title = {{KD-tree} acceleration structures for a {GPU} raytracer},
  booktitle = {Proceedings of the {ACM} {SIGGRAPH/EUROGRAPHICS} conference on Graphics
    hardware},
  year = {2005},
  pages = {15--22},
  address = {Los Angeles, California},
  publisher = {{ACM}},
  abstract = {Modern graphics hardware architectures excel at compute-intensive
    tasks such as ray-triangle intersection, making them attractive target
    platforms for raytracing. To date, most {GPU-based} raytracers have
    relied upon uniform grid acceleration structures. In contrast, the
    kd-tree has gained widespread use in {CPU-based} raytracers and is
    regarded as the best general-purpose acceleration structure. We demonstrate
    two kd-tree traversal algorithms suitable for {GPU} implementation
    and integrate them into a streaming raytracer. We show that for scenes
    with many objects at different scales, our kd-tree algorithms are
    up to 8 times faster than a uniform grid. In addition, we identify
    load balancing and input data recirculation as two fundamental sources
    of inefficiency when raytracing on current graphics hardware.},
  doi = {10.1145/1071866.1071869},
  isbn = {1-59593-086-8},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1071866.1071869&coll=GUIDE&dl=GUIDE&CFID=28081069&CFTOKEN=12442167}
}

@INPROCEEDINGS{529894,
  author = {Franco, P. and Farwell, W.D. and Stokes, R.L. and McCluskey, E.J.},
  title = {An experimental chip to evaluate test techniques: chip and experiment
    design},
  booktitle = {ITC},
  year = {1995},
  pages = {653 -662},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{ibm:powerscaling:2006,
  author = {D. J. Frank and W. Haensch and G. Shahidi and O. H. Dokumaci},
  title = {{Optimizing CMOS technology for maximum performance}},
  journal = {{IBM Journal of Research and Development}},
  year = {2006},
  volume = {50},
  number = {4/5}
}

@INPROCEEDINGS{1233567,
  author = {David J. Frank and Ruchir Puri and Dorel Toma},
  title = {{Design and CAD challenges in 45nm CMOS and beyond}},
  booktitle = {{ICCAD '06: Proceedings of the 2006 International Conference on Computer-Aided
    Design}},
  year = {2006},
  pages = {329--333},
  doi = {http://doi.acm.org/10.1145/1233501.1233567},
  isbn = {1-59593-389-1},
  location = {San Jose, California}
}

@INPROCEEDINGS{pv:criticaldim:2005,
  author = {P. Friedberg and W. Cheung and C.J. Spanos},
  title = {{Spatial Variability of Critical Dimensions}},
  booktitle = {{Proc. 22nd Int'l VLSI/ULSI Multilevel Interconnection Conference}},
  year = {2005},
  pages = {539--546}
}

@INPROCEEDINGS{vlsi5:microprocesssors,
  author = {Joshua Friedrich and Bradley McCredie and Norman James and Bill Huott
    and Brian Curran and Eric Fluhr and Gaurav Mittal and Eddie Chan
    and Yuen Chan and Donald Plass and Sam Chu and Hung Le and Leo Clark
    and John Ripley and Scott Taylor and Jack Dilullo and Mary Lanzerotti},
  title = {{Design of the Power6 Microprocessor}},
  booktitle = {{Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical
    Papers. IEEE International}},
  year = {2007},
  pages = {96--97},
  month = {February}
}

@INPROCEEDINGS{fftw,
  author = {Matteo Frigo},
  title = {{A fast Fourier transform compiler}},
  booktitle = {Proceedings of the ACM SIGPLAN 1999 Conference on Programming Language
    Design and Implementation},
  year = {1999},
  pages = {169--180},
  publisher = {ACM Press},
  doi = {http://doi.acm.org/10.1145/301618.301661},
  isbn = {1-58113-094-5},
  location = {Atlanta, Georgia, United States}
}

@ARTICLE{frommer00asynchronous,
  author = {A. Frommer and D. Szyld},
  title = {{On asynchronous iterations}},
  journal = {{Journal of Computational and Applied Mathematics}},
  year = {2000},
  volume = {123},
  pages = {201--216},
  url = {citeseer.ist.psu.edu/frommer00asynchronous.html}
}

@INPROCEEDINGS{xin_fu_nbti_2008,
  author = {Xin Fu and Tao Li and J. Fortes},
  title = {{NBTI} tolerant microarchitecture design in the presence of process
    variation},
  booktitle = {Microarchitecture, 2008. {MICRO-41.} 2008 41st {IEEE/ACM} International
    Symposium on},
  year = {2008},
  pages = {399--410},
  abstract = {Negative bias temperature instability {(NBTI),} which reduces the
    lifetime of {PMOS} transistors, is becoming a growing reliability
    concern for sub-micrometer {CMOS} technologies. Parametric variation
    introduced by nano-scale device fabrication inaccuracy can exacerbate
    the {PMOS} transistor wear-out problem and further reduce the reliable
    lifetime of microprocessors. In this work, we propose microarchitecture
    design techniques to combat the combined effect of {NBTI} and process
    variation {(PV)} on the reliability of high-performance microprocessors.
    Experimental evaluation shows our proposed process variation aware
    {(PV-aware)} {NBTI} tolerant microarchitecture design techniques
    can considerably improve the lifetime of reliability operation while
    achieving an attractive trade-off with performance and power.},
  doi = {{10.1109/MICRO.2008.4771808}},
  isbn = {1072-4451},
  keywords = {{CMOS} integrated circuits,fault tolerance,hardware,microarchitecture,micromechanical
    {devices,MOSFET,nanofabrication,nanoscale} device fabrication,negative
    bias temperature instability,parametric {variation,PMOS} transistors,process
    variation,reliability,submicrometer {CMOS}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{GABBAY:ISCA98,
  author = {Freddy Gabbay and Avi Mendelson},
  title = {The Effect of Instruction Fetch Bandwidth on Value Prediction},
  booktitle = {{Proceedings of the 25th International Symposium on Computer Architecture,
    ISCA-98}},
  year = {1998},
  pages = {272-281},
  annote = {Attempts to understand the limitations of using value prediction
    in realistic machines. The authors show that instruction-fetch bandwidth
    and issue width have a significant effect on the efficiency of value
    prediction. The authors conclude that value prediction has tremendous
    potential that can be best exploted when using high bandwidth instruction-fetch
    mechanisms.}
}

@INPROCEEDINGS{GAISLER:ISFC97,
  author = {Jiri Gaisler},
  title = {{Evaluation of a 32-bit microprocessor with built-in concurrent error-detection}},
  booktitle = {{Twenty-Seventh Annual International Symposium on Fault-Tolerant
    Computing}},
  year = {1997},
  pages = {42-46}
}

@INPROCEEDINGS{conflict_buffer,
  author = {Gallagher, David M. and Chen, William Y. and Mahlke, Scott A. and
    Gyllenhaal, John C. and Hwu, Wen-mei W.},
  title = {Dynamic memory disambiguation using the memory conflict buffer},
  booktitle = {ASPLOS '94},
  pages = {183--193},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{GALLAGHER:ASPLOS94,
  author = {David M. Gallagher and Willliam Y. Chen and Scott A. Mahlke and John
    C. Gyllenhaal and Wen-mei W. Hwu},
  title = {Dynamic Memory Disambiguation Using the Memory Conflict Buffer},
  booktitle = {Proceedings of the Sixth International Conference on Architectural
    Support for Programming Languages ({ASPLOS-VI})},
  year = {1994},
  pages = {183--193},
  month = {October}
}

@INPROCEEDINGS{GANDHI:HPCA04,
  author = {Amit Gandhi and Haitham Akkary and Srikanth T. Srinivasan},
  title = {Reducing Branch Misprediction Penalty via Selective Branch Recovery},
  booktitle = {Proceedings of The Tenth International Symposium on High-Performance
    Computer Architecture },
  year = {2004},
  pages = {254--264},
  month = {December}
}

@INPROCEEDINGS{dianavargals2,
  author = {Siddharth Garg and Diana Marculescu},
  title = {System-level process variation driven throughput analysis for single
    and multiple voltage-frequency island designs},
  booktitle = {DATE '07: Proceedings of the conference on Design, automation and
    test in Europe},
  year = {2007},
  pages = {403--408},
  doi = {http://doi.acm.org/10.1145/1266366.1266451},
  isbn = {978-3-9810801-2-4},
  location = {Nice, France}
}

@ARTICLE{gelsinger:idt2000,
  author = {Pat Gelsinger},
  title = {{Discontinuities driven by a billion connected machines}},
  journal = {IEEE Design and Test},
  year = {2000},
  volume = {17},
  pages = {7--15},
  number = {1}
}

@PROCEEDINGS{ref:ipv6,
  title = {{RFC2133: Basic Socket Interface Extensions for IPv6}},
  year = {1997},
  month = {April},
  author = {R. Gilligan and S. Thompson and J. Bound and W. Stevens}
}

@ARTICLE{pactxpp2,
  author = {Peter N. Glaskowsky},
  title = {{PACT Debuts Extreme Processor}},
  journal = {Microprocessor Report},
  year = {2000},
  volume = {14},
  number = {10},
  month = {October}
}

@ARTICLE{ddmr2,
  author = {Golander, Amit and Weiss, Shlomo and Ronen, Ronny},
  title = {Synchronizing redundant cores in a dynamic DMR multicore architecture},
  journal = {IEEE Transactions on Circuits and Systems},
  year = {2009},
  volume = {56},
  number = {6},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{piperench,
  author = {Seth Copen Goldstein and Herman Schmit and Mihai Budiu and Srihari
    Cadambi and Matt Moe and Reed Taylor},
  title = {{PipeRench: A Reconfigurable Architecture and Compiler}},
  journal = {IEEE Computer},
  year = {2000},
  volume = {33},
  pages = {70-77},
  number = {4},
  month = {April}
}

@INPROCEEDINGS{crtr,
  author = {Gomaa, Mohamed and Scarbrough, Chad and Vijaykumar, T. N. and Pomeranz,
    Irith},
  title = {Transient-fault recovery for chip multiprocessors},
  booktitle = {ISCA '03},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{gomaa_transient-fault_2003,
  author = {M. Gomaa and C. Scarbrough and {T.N.} Vijaykumar and I. Pomeranz},
  title = {Transient-fault recovery for chip multiprocessors},
  booktitle = {Computer Architecture, 2003. Proceedings. 30th Annual International
    Symposium on},
  year = {2003},
  pages = {98--109},
  abstract = {To address the increasing susceptibility of commodity chip multiprocessors
    {(CMPs)} to transient faults, we propose Chip-level Redundantly Threaded
    multiprocessor with Recovery {(CRTR).} {CRTR} extends the previously-proposed
    {CRT} for transient-fault detection in {CMPs,} and the previously-proposed
    {SRTR} for transient-fault recovery in {SMT.} All these schemes achieve
    fault tolerance by executing and comparing two copies, called leading
    and trailing threads, of a given application. Previous recovery schemes
    for {SMT} do not perform well on {CMPs.} In a {CMP,} the leading
    and trailing threads execute on different processors to achieve load
    balancing and reduce the probability of a fault corrupting both threads;
    whereas in an {SMT,} both threads execute on the same processor.
    The interprocessor communication required to compare the threads
    introduces latency and bandwidth problems not present in an {SMT.}
    To hide interprocessor latency, {CRTR} executes the leading thread
    ahead of the trailing thread by maintaining a long slack, enabled
    by asymmetric commit. {CRTR} commits the leading thread before checking
    and the trailing thread after checking, so that the trailing thread
    state may be used for recovery. Previous recovery schemes commit
    both threads after checking, making a long slack suboptimal. To tackle
    interprocessor bandwidth, {CRTR} not only increases the bandwidth
    supply by pipelining the communication paths, but also reduces the
    bandwidth demand. By reasoning that faults propagate through dependences,
    previously-proposed dependence based checking elision {(DBCE)} exploits
    (true) register dependence chains so that only the value of the last
    instruction in a chain is checked. However, instructions that mask
    operand bits may mask faults and limit the use of dependence chains.
    We propose death-and dependence-based checking elision {(DDBCE),}
    which chains a masking instruction only if the source operand of
    the instruction dies after the instruction. Register deaths ensure
    that masked faults do not corrupt later computation. Using {SPEC2000,}
    we show that {CRTR} incurs negligible performance loss compared to
    {CRT} for interprocessor (one-way) latency as high as 30 cycles,
    and that the bandwidth requirements of {CRT} and {CRTR} with {DDBCE}
    are 5.2 and 7.1 bytes/cycle, respectively.},
  doi = {{10.1109/ISCA.2003.1206992}},
  isbn = {1063-6897 },
  keywords = {fault recovery,fault tolerance,hardware},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{microarchitecture,
  title = {Processor Microarchitecture: An Implementation Perspective},
  publisher = {Morgan \& Claypool},
  year = {2010},
  author = {Gonz\'{a}lez, A. and Latorre, F. and Magklis, G.},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{rawstreamit,
  author = {Michael Gordon and William Thies and Michal Karczmarek and Jasper
    Lin and Ali S. Meli and Christopher Leger and Andrew A. Lamb and
    Jeremy Wong and Henry Hoffman and David Z. Maze and Saman Amarasinghe},
  title = {{A Stream Compiler for Communication-Exposed Architectures}},
  booktitle = {Proceedings of the 10th International Conference on Architectural
    Support for Programming Languages and Operating Systems},
  year = {2002},
  pages = {291-303},
  month = {October}
}

@INPROCEEDINGS{copernicus,
  author = {Govindaraju, Venkatraman and Peter Djeu and Karthikeyan Sankaralingam
    and Mary Vernon and William R. Mark},
  title = {Toward a multicore architecture for real-time ray-tracing},
  booktitle = {Proceedings of the 41st International Symposium on Microarchitecture},
  year = {2008},
  pages = {176--187},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{hpca2011:dyser,
  author = {Venkatraman Govindaraju and Chen-Han Ho and Karthikeyan Sankaralingam},
  title = {Dynamically Specialized Datapaths for Energy Efficient Computing},
  booktitle = {{HPCA 2011}}
}

@INPROCEEDINGS{iccd06:ocn,
  author = {Paul Gratz and Changkyu Kim and Robert McDonald and Stephen W. Keckler
    and Doug Burger},
  title = {{Implementation and Evaluation of On-Chip Network Architectures}},
  booktitle = {Proceedings of the 24th International Conference on Computer Design},
  year = {2006},
  pages = {170-177},
  month = {October}
}

@INPROCEEDINGS{gray_dangers_1996,
  author = {Jim Gray and Pat Helland and Patrick {O'Neil} and Dennis Shasha},
  title = {The dangers of replication and a solution},
  booktitle = {Proceedings of the 1996 {ACM} {SIGMOD} international conference on
    Management of data},
  year = {1996},
  pages = {173--182},
  address = {Montreal, Quebec, Canada},
  publisher = {{ACM}},
  abstract = {Update anywhere-anytime-anyway transactional replication has unstable
    behavior as the workload scales up: a ten-fold increase in nodes
    and traffic gives a thousand fold increase in deadlocks or reconciliations.
    Master copy replication (primary copy) schemes reduce this problem.
    A simple analytic model demonstrates these results. A new two-tier
    replication algorithm is proposed that allows mobile (disconnected)
    applications to propose tentative update transactions that are later
    applied to a master copy. Commutative update transactions avoid the
    instability of other replication schemes.},
  doi = {10.1145/233269.233330},
  isbn = {0-89791-794-4},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=233269.233330&coll=GUIDE&dl=GUIDE&CFID=68285363&CFTOKEN=79351162}
}

@INBOOK{gray_granularity_1994,
  pages = {181--208},
  title = {Granularity of locks and degrees of consistency in a shared data
    base},
  publisher = {Morgan Kaufmann Publishers Inc.},
  year = {1994},
  author = {J. N. Gray and R. A. Lorie and G. R. Putzolu and I. L. Traiger},
  booktitle = {Readings in database systems (2nd ed.)},
  isbn = {1-55860-252-6},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=190979}
}

@INPROCEEDINGS{paceline:pact07,
  author = {Greskamp, B. and Torrellas, J.},
  title = {Paceline: Improving Single-Thread Performance in Nanoscale {CMP}s
    through Core Overclocking},
  booktitle = {PACT '07},
  pages = {213-224},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{blueshift_2009,
  author = {Greskamp, B. and Lu Wan and Karpuzcu, U.R. and Cook, J.J. and Torrellas,
    J. and Deming Chen and Zilles, C.},
  title = {Blueshift: Designing processors for timing speculation from the ground
    up.},
  booktitle = {HPCA '09},
  pages = {213-224},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{niagara2,
  author = {G. Grohoski},
  title = {Niagara-2: A Highly Threaded Server-on-a-Chip},
  booktitle = {18th Hot Chips Symposium},
  year = {2006},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{precise_exception,
  author = {Gschwind, Michael and Altman, Erik R.},
  title = {Precise Exception Semantics in Dynamic Compilation},
  booktitle = {CC '02},
  pages = {95--110},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{Gschwind2006_2,
  author = {Michael Gschwind and H. Peter Hofstee and Brian Flachs and Martin
    Hopkins and Yukio Watanabe and Takeshi Yamazaki},
  title = {Synergistic Processing in {Cell's} Multicore Architecture},
  journal = {IEEE Micro},
  year = {2006},
  volume = {26},
  pages = {10-24},
  number = {2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{flame,
  author = {John A. Gunnels and Fred G. Gustavson and Greg M. Henry and Robert
    A. van de Geijn},
  title = {{FLAME: Formal Linear Algebra Methods Environment}},
  journal = {ACM Transactions on Mathematical Software},
  year = {2001},
  volume = {27},
  pages = {422--455},
  number = {4},
  doi = {http://doi.acm.org/10.1145/504210.504213},
  issn = {0098-3500},
  publisher = {ACM Press}
}

@INPROCEEDINGS{briarcliff,
  author = {Rajiv Gupta},
  title = {{A fine-grained MIMD architecture based upon register channels}},
  booktitle = {{Proceedings of the 23rd Annual Workshop and Symposium on Microprogramming
    and Microarchitecture}},
  year = {1990},
  pages = {28-37}
}

@INPROCEEDINGS{stagenet,
  author = {Gupta, Shantanu and Feng, Shuguang and Ansari, Amin and Blome, Jason
    and Mahlke, Scott},
  title = {The StageNet fabric for constructing resilient multicore systems},
  booktitle = {MICRO 41},
  year = {2008},
  pages = {141--151},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{broadway,
  author = {Sam Guyer and Calvin Lin},
  title = {{Broadway: a compiler for exploiting the domain-specific semantics
    of software libraries}},
  journal = {Proceedings of the IEEE},
  year = {2005},
  volume = {93},
  pages = {342-357},
  number = {2}
}

@ARTICLE{Guz:2009,
  author = {Guz, Zvika and Bolotin, Evgeny and Keidar, Idit and Kolodny, Avinoam
    and Mendelson, Avi and Weiser, Uri C.},
  title = {Many-Core vs. Many-Thread Machines: Stay Away From the Valley},
  journal = {IEEE Computer Architecture Letters},
  year = {2009},
  volume = {8},
  pages = {25--28},
  issue = {1},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{mobile:MPR,
  author = {Gwennap, L.},
  title = {Mobile Processors Multiply at {MWC}},
  journal = {Microprocessor Report},
  year = {2011},
  month = March,
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{book:edf,
  title = {{Error Detection Circuits}},
  publisher = {{McGraw-Hill Book Company}},
  year = {1993},
  author = {M. G{\"o}ssel and S. Graf}
}

@MISC{kungleiserson1979,
  author = {{H.T. Kung and C.E. Leiserson}},
  title = {{Systolic arrays (for VLSI). In Sparse Matrix Proceedings, 1979}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{kungleiserson1979,
  author = {{H.T. Kung and C.E. Leiserson}},
  title = {{Systolic arrays (for VLSI). In Sparse Matrix Proceedings, 1979}}
}

@INPROCEEDINGS{4017217,
  author = {Haggag, A. and Moosa, M. and Liu, N. and Burnett, D. and Abeln, G.
    and Kuffler, M. and Forbes, K. and Schani, P. and Shroff, M. and
    Hall, M. and Paquette, C. and Anderson, G. and Pan, D. and Cox, K.
    and Higman, J. and Mendicino, M. and Venkatesan, S.},
  title = {{Realistic Projections of Product Fails from NBTI and TDDB}},
  booktitle = {Reliability Physics Symposium Proceedings},
  year = {2006},
  pages = {541 -544},
  month = march,
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{texture,
  author = {Ziyad S. Hakura and Anoop Gupta},
  title = {{The Design and Analysis of a Cache Architecture for Texture Mapping}},
  booktitle = {Proceedings of the 24th Annual International Symposium on Computer
    Architecture},
  year = {1997},
  pages = {108--120},
  month = {June}
}

@ARTICLE{siliconhive,
  author = {Tom R. Halfhill},
  title = {{Busy bees at Silicon Hive}},
  journal = {Microprocessor Report},
  year = {2005},
  volume = {19},
  pages = {17-20},
  number = {6},
  month = {June}
}

@ARTICLE{clearspeed,
  author = {Tom R. Halfhill},
  title = {{ClearSpeed Hits Design Targets}},
  journal = {Microprocessor Report},
  year = {2004},
  volume = {18},
  pages = {16-17},
  number = {1},
  month = {January}
}

@ARTICLE{picochip,
  author = {Tom R. Halfhill},
  title = {{PicoChip makes a Big MAC}},
  journal = {Microprocessor Report},
  year = {2003},
  volume = {17},
  pages = {17-19},
  number = {10},
  month = {October}
}

@ARTICLE{bobcat:MPR,
  author = {Tom R. Halfill},
  title = {{AMD Bobcat} Snarls at {Atom}},
  journal = {Microprocessor Report},
  year = {2010},
  month = {August},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{atom:MPR,
  author = {Tom R. Halfill},
  title = {Intel's Tiny {A}tom},
  journal = {Microprocessor Report},
  year = {2008},
  month = {April},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{MPR06:Mathstar,
  author = {Tom R. Halfill},
  title = {{MathStar Challenges FPGAs}},
  journal = {Microprocessor Report},
  year = {2006},
  volume = {20},
  pages = {29-35},
  number = {7},
  month = {July}
}

@INPROCEEDINGS{1815968,
  author = {Hameed, Rehan and Qadeer, Wajahat and Wachs, Megan and Azizi, Omid
    and Solomatnikov, Alex and Lee, Benjamin C. and Richardson, Stephen
    and Kozyrakis, Christos and Horowitz, Mark},
  title = {Understanding sources of inefficiency in general-purpose chips},
  booktitle = {ISCA '10},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{hydra,
  author = {Lance Hammond and Basem A. Nayfeh and Kunle Olukotun},
  title = {{A Single-Chip Multiprocessor}},
  journal = {IEEE Computer},
  year = {1997},
  volume = {30},
  pages = {79-85},
  number = {9}
}

@PHDTHESIS{restart-markers,
  author = {Mark Hampton},
  title = {{Reducing Exception Management Overhead with Software Restart Markers}},
  school = {Massachusetts Institute of Technology},
  year = {2008},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{hangal_tracking_2002,
  author = {Sudheendra Hangal and Monica S. Lam},
  title = {Tracking down software bugs using automatic anomaly detection},
  booktitle = {Proceedings of the 24th International Conference on Software Engineering},
  year = {2002},
  pages = {291--301},
  address = {Orlando, Florida},
  publisher = {{ACM}},
  abstract = {This paper introduces {DIDUCE,} a practical and effective tool that
    aids programmers in detecting complex program errors and identifying
    their root causes. By instrumenting a program and observing its behavior
    as it runs, {DIDUCE} dynamically formulates hypotheses of invariants
    obeyed by the program. {DIDUCE} hypothesizes the strictest invariants
    at the beginning, and gradually relaxes the hypothesis as violations
    are detected to allow for new behavior. The violations reported help
    users to catch software bugs as soon as they occur. They also give
    programmers new visibility into the behavior of the programs such
    as identifying rare corner cases in the program logic or even locating
    hidden errors that corrupt the program's {results.We} implemented
    the {DIDUCE} system for Java programs and applied it to four programs
    of significant size and complexity. {DIDUCE} succeeded in identifying
    the root causes of programming errors in each of the programs quickly
    and automatically. In particular, {DIDUCE} is effective in isolating
    a timing-dependent bug in a released {JSSE} {(Java} Secure Socket
    Extension) library, which would have taken an experienced programmer
    days to find. Our experience suggests that detecting and checking
    program invariants dynamically is a simple and effective methodology
    for debugging many different kinds of program errors across a wide
    variety of application domains.},
  doi = {10.1145/581339.581377},
  isbn = {{1-58113-472-X}},
  keywords = {invariants},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=581377}
}

@INPROCEEDINGS{hankins_multiple_2006,
  author = {Richard A. Hankins and Gautham N. Chinya and Jamison D. Collins and
    Perry H. Wang and Ryan Rakvic and Hong Wang and John P. Shen},
  title = {Multiple Instruction Stream Processor},
  booktitle = {Proceedings of the 33rd annual international symposium on Computer
    Architecture},
  year = {2006},
  pages = {114--127},
  publisher = {{IEEE} Computer Society},
  abstract = {Microprocessor design is undergoing a major paradigm shift towards
    multi-core designs, in anticipation that future performance gains
    will come from exploiting threadlevel parallelism in the software.
    To support this trend, we present a novel processor architecture
    called the Multiple Instruction Stream Processing {(MISP)} architecture.
    {MISP} introduces the sequencer as a new category of architectural
    resource, and defines a canonical set of instructions to support
    user-level inter-sequencer signaling and asynchronous control transfer.
    {MISP} allows an application program to directly manage user-level
    threads without {OS} intervention. By supporting the classic cache-coherent
    shared-memory programming model, {MISP} does not require a radical
    shift in the multithreaded programming paradigm. This paper describes
    the design and evaluation of the {MISP} architecture for the {IA-32}
    family of microprocessors. Using a research prototype {MISP} processor
    built on an {IA-32-based} multiprocessor system equipped with special
    firmware, we demonstrate the feasibility of implementing the {MISP}
    architecture. We then examine the utility of {MISP} by (1) assessing
    the key architectural tradeoffs of the {MISP} architecture design
    and (2) showing how legacy multithreaded applications can be migrated
    to {MISP} with relative ease.},
  isbn = {{0-7695-2608-X}},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1135775.1136495&coll=GUIDE&dl=GUIDE&CFID=68280001&CFTOKEN=82186044}
}

@INPROCEEDINGS{Hanson2001:Power,
  author = {Hanson, H. and Hrishikesh, M. S. and Agarwal, V. and Keckler, S.
    W. and Burger, D. },
  title = {Static energy reduction techniques for microprocessor caches},
  booktitle = {Proceedings of the 2001 International Conference on Computer Design},
  year = {2001},
  pages = {276-283}
}

@ARTICLE{HARELAND:VLSI01,
  author = {Scott Hareland and Jose Maiz and Mohsen Alavi and Kaizad Mistry and
    Steve Walsta and Changhong Dai},
  title = {{Impact of CMOS process scaling and SOI on the soft error rates of
    logic processes}},
  journal = {Symposium on VLSI Technology Digest of Technical Papers},
  year = {2001},
  pages = {73-74}
}

@INPROCEEDINGS{mswat,
  author = {Siva Kumar Sastry Hari and Man-Lap Li and Pradeep Ramachandran and
    Byn Choi and Sarita V. Adve},
  title = {{mSWAT: Low-Cost Hardware Fault Detection and Diagnosis for Multicore
    Systems}},
  booktitle = {MICRO '09},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{TM,
  title = {Transactional Memory},
  publisher = {Morgan \& Claypool},
  year = {2010},
  author = {Harris, T. and Larus, J. R. and Rajwar, R.},
  edition = {2nd},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{reconfigSurvey1,
  author = {Reiner W. Hartenstein},
  title = {Coarse grain reconfigurable architecture (embedded tutorial).},
  booktitle = {ASP-DAC},
  year = {2001},
  pages = {564-570},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.acm.org/10.1145/370155.370535}
}

@INPROCEEDINGS{reconfigSurvey2,
  author = {Reiner W. Hartenstein},
  title = {A decade of reconfigurable computing: a visionary retrospective.},
  booktitle = {DATE},
  year = {2001},
  pages = {642-649},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.acm.org/10.1145/367072.367839}
}

@INPROCEEDINGS{cmosfuture:isscc2007,
  author = {Joel Hartmann},
  title = {{ Towards a New Nanoelectronic Cosmology}},
  booktitle = {{Solid-State Circuits, 2007 IEEE International Conference Digest
    of Technical Papers}},
  year = {2007},
  pages = {31--37},
  month = {February}
}

@INPROCEEDINGS{hartstein_optimum_2003,
  author = {A. Hartstein and Thomas R. Puzak},
  title = {Optimum {Power/Performance} Pipeline Depth},
  booktitle = {Proceedings of the 36th annual {IEEE/ACM} International Symposium
    on Microarchitecture},
  year = {2003},
  pages = {117},
  publisher = {{IEEE} Computer Society},
  abstract = {The impact of pipeline length on both the power andperformance of
    a microprocessor is explored boththeoretically and by simulation.
    A theory is presented fora wide range of power/performance metrics,
    {BIPSm/W.The} theory shows that the more important power is to themetric,
    the shorter the optimum pipeline length thatresults. For typical
    parameters neither {BIPS/W} {norBIPS2/W} yield an optimum, i.e.,
    a non-pipelined design isoptimal. For {BIPS3/W} the optimum, averaged
    over all 55workloads studied, occurs at a 22.5 {FO4} design point,
    a 7stage pipeline, but this value is highly dependent on theassumed
    growth in latch count with pipeline depth. Asdynamic power grows,
    the optimal design point shifts toshorter pipelines. Clock gating
    pushes the optimum todeeper pipelines. Surprisingly, as leakage power
    grows,the optimum is also found to shift to deeper pipelines. Theoptimum
    pipeline depth varies for different classes ofworkloads: {SPEC95}
    and {SPEC2000} integer applications,traditional (legacy) database
    and on-line transactionprocessing applications, modern (e. g. web)
    applications,and floating point applications.},
  isbn = {{0-7695-2043-X}},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=956417.956566&coll=&dl=}
}

@INPROCEEDINGS{micro03:puzak,
  author = {Allan Hartstein and Thomas R. Puzak},
  title = {Optimum Power/Performance Pipeline Depth.},
  booktitle = {Proceedings of the 34th Annual International Symposium on Microarchitecture},
  year = {2003},
  pages = {117-128},
  month = {December}
}

@INPROCEEDINGS{isca02:puzak,
  author = {Allan Hartstein and Thomas R. Puzak},
  title = {The Optimum Pipeline Depth for a Microprocessor},
  booktitle = {Proceedings of The 29th Annual International Symposium on Computer
    Architecture},
  year = {2002},
  pages = {7-13},
  month = {June}
}

@MISC{softfloat,
  author = {John Hauser},
  title = {{The SoftFloat and TestFloat Packages, http://www. jhauser.us/ arithmetic/
    index.html}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{softfloat,
  author = {John Hauser},
  title = {{The SoftFloat and TestFloat Packages, http://www. jhauser.us/ arithmetic/
    index.html}}
}

@INPROCEEDINGS{garp,
  author = {John R. Hauser and John Wawrzynek},
  title = {{Garp: A MIPS Processor with a Reconfigurable Coprocessor}},
  booktitle = {Proceedings of the IEEE Symposium on Field-Programmable Custom Computing
    Machines},
  year = {1997},
  pages = {16-18},
  month = {April}
}

@ARTICLE{interval:2003,
  author = {B. Hayes},
  title = {{A Lucid Interval}},
  journal = {Americal Scientist},
  year = {2003},
  volume = {91},
  pages = {484--488},
  number = {6}
}

@ARTICLE{HAZUCHA:IEEE00,
  author = {Peter Hazucha and Christer Svensson},
  title = {{Impact of CMOS Technology Scaling on the Atmospheric Neutron Soft
    Error Rate}},
  journal = {IEEE Transactions on Nuclear Science, Vol. 47, No. 6},
  year = {2000},
  pages = {2586-2594},
  month = {Dec.}
}

@MISC{extn:mips,
  author = {Joe Heinrich},
  title = {{MIPS RISC Architecture, Volume I: Introduction to the ISA (2nd ed.).
    Document Number 007-3515-001/007-3576-001, Feb 5, 1998.}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{extn:mips,
  author = {Joe Heinrich},
  title = {{MIPS RISC Architecture, Volume I: Introduction to the ISA (2nd ed.).
    Document Number 007-3515-001/007-3576-001, Feb 5, 1998.}}
}

@INPROCEEDINGS{Navigo,
  author = {Mark Hempstead and Gu-Yeon Wei and David Brooks},
  title = {Navigo: An Early-Stage Model to Study Power-Contrained Architectures
    and Specialization},
  booktitle = {Proceedings of Workshop on Modeling, Benchmarking, and Simulations
    (MoBS)},
  year = {2009},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{hp,
  title = {{Computer Architecture: A Quantitative Approach}},
  publisher = {{Morgan Kaufmann Publishers, Inc.}},
  year = {1996},
  author = {John Hennesy and David Patterson}
}

@ARTICLE{Hill,
  author = {Mark D. Hill and Michael R. Marty},
  title = {Amdahl's Law in the Multicore Era},
  journal = {Computer},
  year = {2008},
  volume = {41},
  pages = {33--38},
  number = {7},
  month = {July},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{hiller_placement_02,
  author = {Hiller, M. and Jhumka, A. and Suri, N.},
  title = {On the placement of software mechanisms for detection of data errors},
  booktitle = {DSN-33},
  year = {2002},
  pages = { 135-144},
  doi = {10.1109/DSN.2002.1028894},
  keywords = { error handling, program debugging, software reliability, system recovery
    black-box modular software, data error detection, dependable software,
    error propagation analysis, error recovery, error-model effects,
    executable assertions, execution time requirements, experience-based
    placement, heuristic-based placement, software mechanism placement,
    software profiling},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{iCFP,
  author = {Hilton, A. and Nagarakatte, S. and Roth, A.},
  title = {{iCFP}: Tolerating all-level cache misses in in-order processors},
  booktitle = {HPCA '09},
  pages = {431--442},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{Pentium4,
  author = {Hinton, G. and Sager, D. and Upton, M. and Boggs, D. and Carmean,
    D. and Kyker, A. and Roussel, P.},
  title = {The microarchitecture of the Pentium 4 processor},
  journal = {Intel Technology Journal},
  year = {2001},
  month = {February},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{Pentium4Microarchitecture,
  author = {Glenn Hinton and Dave Sager and Mike Upton and Darrell Boggs and
    Doug Carmean and Alan Kyker and Patrice Roussel},
  title = {The Microarchitecture of the {Pentium} 4 Processor},
  journal = {Intel Technology Journal Q1},
  year = {2001}
}

@ARTICLE{Horowitz01:Wire,
  author = {Ron Ho and Kenneth W. Mai and Mark A. Horowitz},
  title = {The Future of Wires},
  journal = {Proceedings of the IEEE},
  year = {2001},
  volume = {89},
  pages = {490--504},
  number = {4},
  month = {April}
}

@INPROCEEDINGS{hpca05:cell,
  author = {H. Peter Hofstee},
  title = {{Power Efficient Processor Architecture and The Cell Processor}},
  booktitle = {Proceedings of the 11th International Conference on High-Performance
    Computer Architecture},
  year = {2005},
  pages = {258--262},
  month = {February}
}

@INPROCEEDINGS{DBLP:conf/vlsid/Horowitz07,
  author = {Mark Horowitz and Elad Alon and Dinesh Patil},
  title = {{Scaling, Power and the Future of CMOS}},
  booktitle = {Electron Devices Meeting, 2005. IEDM Technical Digest},
  year = {2005}
}

@INPROCEEDINGS{Horowitz,
  author = {Mark Horowitz and Elad Alon and Dinesh Patil and Samuel Naffziger
    and Rajesh Kumar and Kerry Bernstein},
  title = {Scaling, Power, and the Future of {CMOS}},
  booktitle = {Proceedings of International Electron Devices Meeting (IEDM)},
  year = {2005},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{scientific:ft,
  title = {{Fault Tolerance in Large-Scale Scientific Computing. Frontiers of
    Parallel Processing for Scientific Computing, Chapter 11}},
  publisher = {SIAM Software, Environments and Tools. Society for Industrial and
    Applied Mathematics},
  year = {2007},
  author = {Patricia Hough and Victoria Howle},
  pages = {233--247}
}

@INPROCEEDINGS{Hrishikesh02:Clock,
  author = {M. S. Hrishikesh and Norman P. Jouppi and Keith Farkas and Doug Burger
    and Stephen W. Keckler and Premkishore Shivakumar},
  title = {The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter
    Delays},
  booktitle = {Proceedings of the 29th Annual International Symposium on Computer
    Architecture},
  year = {2002},
  month = {June}
}

@INPROCEEDINGS{hrishikesh_optimal_2002,
  author = {{M.S.} Hrishikesh and {N.P.} Jouppi and {K.I.} Farkas and D. Burger
    and {S.W.} Keckler and P. Shivakumar},
  title = {The optimal logic depth per pipeline stage is 6 to 8 {FO4} inverter
    delays},
  booktitle = {Computer Architecture, 2002. Proceedings. 29th Annual International
    Symposium on},
  year = {2002},
  pages = {14--24},
  abstract = {Microprocessor clock frequency has improved by nearly 40\% annually
    over the past decade. This improvement has been provided, in equal
    measure, by smaller technologies and deeper pipelines. From our study
    of the {SPEC} 2000 benchmarks, we find that for a high-performance
    architecture implemented in 100 nm technology, the optimal clock
    period is approximately 8 fan-out-of-four {(FO4)} inverter delays
    for integer benchmarks, comprised of 6 {FO4} of useful work and an
    overhead of about 2 {FO4.} The optimal clock period for floating-point
    benchmarks is 6 {FO4.} We find these optimal points to be insensitive
    to latch and clock skew overheads. Our study indicates that further
    pipelining can at best improve performance of integer programs by
    a factor of 2 over current designs. At these high clock frequencies
    it will be difficult to design the instruction issue window to operate
    in a single cycle. Consequently, we propose and evaluate a high-frequency
    design called a segmented instruction window},
  doi = {{10.1109/ISCA.2002.1003558}},
  keywords = {8 fan-out-of-four,clock skew overheads,floating point arithmetic,floating
    point {benchmarks,FO4} inverter delays,integer benchmarks,integer
    programming,integer programs,logic gates,logic testing,microprocessor
    chips,microprocessor clock frequency,optimal clock period,optimal
    logic depth,pipeline stage,segmented instruction {window,SPEC} 2000
    benchmarks},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{DBLP:conf/date/HsiehLB07,
  author = {Tong-Yu Hsieh and Kuen-Jong Lee and Melvin A. Breuer},
  title = {Reduction of detected acceptable faults for yield improvement via
    error-tolerance.},
  booktitle = {DAC 2007, Proceedings of the 44th Design Automation Conference},
  year = {2007},
  pages = {1599-1604},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.acm.org/10.1145/1266366.1266717}
}

@INPROCEEDINGS{hu_approach_2006,
  author = {S. Hu and I. Kim and {M.H.} Lipasti and {J.E.} Smith},
  title = {An approach for implementing efficient superscalar {CISC} processors},
  booktitle = {{High-Performance} Computer Architecture, 2006. The Twelfth International
    Symposium on},
  year = {2006},
  pages = {41--52},
  abstract = {An integrated, hardware/software co-designed {CISC} processor is proposed
    and analyzed. The objectives are high performance and reduced complexity.
    Although the x86 {ISA} is targeted, the overall approach is applicable
    to other {CISC} {ISAs.} To provide high performance on frequently
    executed code sequences, fully transparent dynamic translation software
    decomposes {CISC} superblocks into {RISC-style} micro-ops. Then,
    pairs of dependent micro-ops are reordered and fused into macro-ops
    held in a large, concealed code cache. The macro-ops are fetched
    from the code cache and processed throughout the pipeline as single
    units. Consequently, instruction level communication and management
    are reduced, and processor resources such as the issue buffer and
    register file ports are better utilized. Moreover, fused instructions
    lead naturally to pipelined instruction scheduling (issue) logic,
    and collapsed 3-1 {ALUs} can be used, resulting in much simplified
    result forwarding logic. Steady state performance is evaluated for
    the {SPEC2000} benchmarks, and a proposed x86 implementation with
    complexity similar to a two-wide superscalar processor is shown to
    provide performance (instructions per cycle) that is equivalent to
    a conventional four-wide superscalar processor.},
  doi = {{10.1109/HPCA.2006.1598111}},
  isbn = {1530-0897 },
  keywords = {cache {storage,CISC} superblocks,code cache,code sequences,collapsed
    3-1 {ALU,dynamic} translation software,four-wide superscalar processor,hardware-software
    codesign,instruction level communication,issue buffer,macro-ops,microprocessor
    chips,multiprocessing systems,pipelined instruction scheduling logic,pipeline
    processing,reduced instruction set computing,register file {ports,RISC-style}
    {micro-ops,SPEC2000} benchmarks,superscalar {CISC} processors,two-wide
    superscalar processor,x86 {ISA}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{shiliang_hu_reducing_2006,
  author = {Shiliang Hu and {J.E.} Smith},
  title = {Reducing Startup Time in {Co-Designed} Virtual Machines},
  booktitle = {Computer Architecture, 2006. {ISCA} '06. 33rd International Symposium
    on},
  year = {2006},
  pages = {277--288},
  abstract = {A co-designed virtual machine allows designers to implement a processor
    via a combination of hardware and software. Dynamic binary translation
    converts code written for a conventional (legacy) {ISA} into optimized
    code for an underlying implementation-specific {ISA.} Because translation
    is done dynamically, an important consideration in such systems is
    the startup time for performing the initial translations. Beginning
    with a previously proposed co-designed {VM} that implements the x86
    {ISA,} we study runtime binary translation overhead effects. The
    co-designed x86 virtual machine is based on an adaptive translation
    system that uses a basic block translator for initial emulation and
    a superblock translator for hotspot optimization. We analyze and
    model {VM} startup performance via simulation. We observe that non-hotspot
    emulation via basic block translation is the major part of the startup
    overhead. To reduce startup translation overhead, we follow the co-designed
    hardware/software philosophy and propose hardware assists to dramatically
    accelerate basic block translations. By combining hardware assists
    with balanced translation strategies, the co-designed translation
    system reduces runtime overhead significantly and demonstrates very
    competitive startup performance when compared with conventional processors
    running a set of Windows application benchmarks},
  doi = {{10.1109/ISCA.2006.33}},
  isbn = {1063-6897},
  keywords = {adaptive translation system,basic block translator,codesigned virtual
    machines,dynamic binary translation,hardware-software codesign,hotspot
    optimization,optimising compilers,optimized code,program interpreters,runtime
    binary translation,runtime overhead,startup translation overhead,superblock
    translator,virtual {machines,Windows} application benchmarks},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{hu_using_2004,
  author = {S. Hu and {J.E.} Smith},
  title = {Using dynamic binary translation to fuse dependent instructions},
  booktitle = {Code Generation and Optimization, 2004. {CGO} 2004. International
    Symposium on},
  year = {2004},
  pages = {213--224},
  abstract = {Instruction scheduling hardware can be simplified and easily pipelined
    if pairs of dependent instructions are fused so they share a single
    instruction scheduling slot. We study an implementation of the x86
    {ISA} that dynamically translates x86 code to an underlying {ISA}
    that supports instruction fusing. A microarchitecture that is codesigned
    with the fused instruction set completes the implementation. We focus
    on the dynamic binary translator for such a codesigned x86 virtual
    machine. The dynamic binary translator first cracks x86 instructions
    belonging to hot superblocks into {RISC-style} microoperations, and
    then uses heuristics to fuse together pairs of dependent microoperations.
    Experimental results with {SPEC2000} integer benchmarks demonstrate
    that: (1) the fused {ISA} with dynamic binary translation reduces
    the number of scheduling decisions by about 30\% versus a conventional
    implementation that uses hardware cracking into {RISC} microoperations;
    (2) an instruction scheduling slot needs only hold two source register
    fields even though it may hold two instructions; (3) translations
    generated in the proposed {ISA} consume about 30\% less storage than
    a corresponding fixed-length {RISC-style} {ISA.}},
  doi = {{10.1109/CGO.2004.1281676}},
  keywords = {codesigned x86 virtual machine,dynamic binary translator,fuse dependent
    instructions,fused instruction set,instruction scheduling hardware,instruction
    sets,microarchitecture,processor scheduling,program interpreters,reduced
    instruction set {computing,RISC-style} {microoperations,SPEC2000}
    integer benchmarks,virtual machines,x86 {ISA} implementation},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{testeconomics:itc2009,
  author = {Lin Huang and Qiang Xu},
  title = {Test Economics for Homogeneous Manycore Systems},
  booktitle = {ITC},
  year = {2009},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Huh01:CMP,
  author = {Jaehyuk Huh and Doug Burger and Stephen W. Keckler},
  title = {Exploring the Design Space of Future CMPs},
  booktitle = {The 10th International Conference on ParallelArchitectures and Compilation
    Techniques},
  year = {2001},
  pages = {199-210},
  month = {September}
}

@INPROCEEDINGS{HUH:ASPLOS04,
  author = {Jaehyuk Huh and Jichuan Chang and Doug Burger and Gurindar S. Sohi},
  title = {Coherence Decoupling: Making Use of Incoherence},
  booktitle = {Proceedings of the Eleventh International Conference on Architectural
    Support for Programming Languages ({ASPLOS-XI})},
  year = {2004},
  pages = {97--106},
  month = {October}
}

@INPROCEEDINGS{date07:skadron:pv,
  author = {Eric Humenay and David Tarjan and Kevin Skadron},
  title = {Impact of process variations on multicore performance symmetry},
  booktitle = {DATE '07: Proceedings of the conference on Design, automation and
    test in Europe},
  year = {2007},
  pages = {1653--1658},
  doi = {http://doi.acm.org/10.1145/1266366.1266729},
  isbn = {978-3-9810801-2-4},
  location = {Nice, France}
}

@ARTICLE{Hwu93thesuperblock,
  author = {Wen-mei W. Hwu and Scott A. Mahlke and William Y. Chen and Pohua
    P. Chang and Nancy J. Warter and Roger A. Bringmann and Roland G.
    Ouellette and Richard E. Hank and Tokuzo Kiyohara and Grant E. Haab
    and John G. Holm and Daniel M. Lavery},
  title = {The Superblock: An effective technique for VLIW and superscalar compilation},
  journal = {THE JOURNAL OF SUPERCOMPUTING},
  year = {1993},
  volume = {7},
  pages = {229--248},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Hwu:1987,
  author = {Hwu, W. W. and Patt, Y. N.},
  title = {Checkpoint repair for out-of-order execution machines},
  booktitle = {ISCA '87},
  pages = {18--26},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{error:dft2005,
  author = {Hyukjune Chung, Antonio Ortega},
  title = {{Analysis and Testing for Error Tolerant Motion Estimation}},
  booktitle = {{20th IEEE International Symposium on Defect and Fault Tolerance
    in VLSI Systems}},
  year = {2005},
  pages = {514-522}
}

@BOOK{spu_manual,
  title = {SPU Instruction Set Architecture, Rev. 1.2},
  year = {2007},
  author = {IBM},
  month = january,
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{vast,
  author = {Inoue, H and Yanjing Li and S. Mitra},
  title = {{VAST: Virtualization-Assisted Concurrent Autonomous Self-Test}},
  booktitle = {{ITC}},
  year = {2008},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{itanium,
  title = {Itanium Architecture Software Developer's Manual Rev. 2.3},
  publisher = {http://www.intel.com/design/itanium/manuals/iiasdmanual.htm},
  author = {Intel},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{x86_manual,
  title = {Intel 64 and IA-32 Architectures Software Developer's Manual},
  year = {2011},
  author = {Intel},
  month = april,
  chapter = {Volume 1: Basic Architecture},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{x86_optimization,
  title = {Intel 64 and IA-32 Architectures Optimization Reference Manual},
  year = {2009},
  author = {Intel},
  month = november,
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Ipek2007,
  author = {Ipek, Engin and Kirman, Meyrem and Kirman, Nevin and Martinez, Jose
    F.},
  title = {Core fusion: accommodating software diversity in chip multiprocessors},
  booktitle = {ISCA '07},
  pages = {186--197},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{em:chandrabook,
  title = {Electromigration Reliability, in Design of High-Performance Microprocessor
    Circuits , A. Chandrakasan (ed.)},
  publisher = {{IEEE Press}},
  year = {2000},
  author = {{J. Joseph Clement}},
  url = {citeseer.ist.psu.edu/article/boning00models.html}
}

@ARTICLE{neuman195,
  author = {{J.von Neuman}},
  title = {{Probabilistic Logic and the Synthesis of Reliable Organism from
    Unreliable Components}},
  year = {1965},
  pages = {43--98},
  booktitle = {{Automata Studies, Ann. of Math. Studies, No. 34, Princeton Univ.
    Press}}
}

@ARTICLE{jacob_virtual_1998,
  author = {B. Jacob and T. Mudge},
  title = {Virtual memory in contemporary microprocessors},
  journal = {Micro, {IEEE}},
  year = {1998},
  volume = {18},
  pages = {60--75},
  number = {4},
  abstract = {Here, we consider the memory management designs of a sampling of six
    recent processors, focusing primarily on their architectural differences,
    and hint at optimizations that someone designing or porting system
    software might want to consider. We selected examples from the most
    popular commercial microarchitectures: the {MIPS} R10000, Alpha 21164,
    {PowerPC} 604, {PA-8000,} {UltraSPARC-I,} and Pentium {II.} This
    survey describes how each processor architecture supports the common
    features of virtual memory: address space protection, shared memory,
    and large address spaces},
  doi = {10.1109/40.710872},
  issn = {0272-1732},
  keywords = {Alpha 21164,computer architecture,memory management,microarchitectures,microprocessor
    {chips,MIPS} {R10000,PA-8000,Pentium} {II,PowerPC} 604,storage {management,UltraSPARC-I,virtual}
    memory,virtual storage},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Jacobson1997:Exit,
  author = {Quinn Jacobson and Steve Bennett and Nikhil Sharma and James E. Smith},
  title = {{Control Flow Speculation in Multiscalar Processors}},
  booktitle = {Proceedings of the 3rd International Symposium on High Performance
    Computer Architecture},
  year = {1997},
  pages = {218-229},
  month = Feb
}

@INPROCEEDINGS{browne:TRAC1,
  author = {R. M. Jenevein and J. C. Browne},
  title = {{A control processor for a reconfigurable array computer}},
  booktitle = {Proceedings of the 9th Annual International Symposium on Computer
    Architecture},
  year = {1982},
  pages = {81-89}
}

@INPROCEEDINGS{vlsi:selfchecking:iccd91,
  author = {Jha, N.K. and Wang, S.-J.},
  title = {{ Design and synthesis of self-checking VLSI circuits and systems}},
  booktitle = {{ICCD '91: VLSI in Computers and Processors.}},
  year = {1991},
  pages = {578--581},
  month = {October}
}

@INPROCEEDINGS{thresholdtesting,
  author = {Zhigang Jiang and Sandeep K. Gupta},
  title = {{An ATPG for Threshold Testing: Obtaining Acceptable Yield in Future
    Processes}},
  booktitle = {ITC '02: Proceedings of the 2002 IEEE International Test Conference},
  year = {2002},
  pages = {824},
  isbn = {0-7803-7543-2}
}

@INPROCEEDINGS{JIMENEZ:HPCA01,
  author = {Daniel Jiminez and Calvin Lin},
  title = {Dynamic Branch Prediction with Perceptrons},
  booktitle = {Proceedings of The Seventh International Symposium on High-Performance
    Computer Architecture },
  year = {2001},
  pages = {197--206},
  month = {January}
}

@INPROCEEDINGS{JIMENEZ:ISCA05,
  author = {Daniel A. Jim�nez},
  title = {Piecewise Linear Branch Prediction},
  booktitle = {Proceedings of the 32nd annual International symposium on Computer
    Architecture},
  year = {2005},
  pages = {382--393},
  month = {June}
}

@ARTICLE{variations:devices4,
  author = {Bowman K.A. and Duvall, S.G. and Meindl, J.D.},
  title = {{Impact of die-to-die and within-die parameter fluctuations on the
    maximum clock frequency distribution for gigascale integration}},
  journal = {IEEE Journal of Solid-State Circuits},
  year = {2002},
  volume = {37},
  pages = {183--190},
  month = {February},
  issue = {2}
}

@ARTICLE{obd1,
  author = {Kaczer, B. and Degraeve, R. and Rasras, M. and Van de Mieroop, K.
    and Roussel, P.J. and Groeseneken, G.},
  title = {{Impact of MOSFET gate oxide breakdown on digital circuit operation
    and reliability}},
  journal = {{IEEE Transactions on Electron Devices}},
  year = {2002},
  volume = {49},
  pages = {500--506},
  month = {March},
  issue = {3}
}

@ARTICLE{cell:ibm,
  author = {J. A. Kahle and M. N. Day and H. P. Hofstee and C. R. Johns and T.
    R. Maeurer and D. Shippy},
  title = {Introduction to the {Cell} multiprocessor},
  journal = {IBM Journal of Research and Development},
  year = {2005},
  volume = {49},
  number = {4/5},
  month = {September}
}

@INPROCEEDINGS{Kailas01cars:a,
  author = {Krishnan Kailas and Ashok Agrawala},
  title = {CARS: A new code generation framework for clustered ILP processors},
  booktitle = {HPCA 2001}
}

@INPROCEEDINGS{DBLP:conf/dac/KangKIAR07,
  author = {Kunhyuk Kang and Kee-Jong Kim and Ahmad E. Islam and Mohammad Ashraful
    Alam and Kaushik Roy},
  title = {{Characterization and Estimation of Circuit Reliability Degradation
    under NBTI using On-Line IDDQ Measurement}},
  booktitle = {DAC '07: Proceedings of the 44th Design Automation Conference},
  year = {2007},
  pages = {358-363},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/DAC.2007.375187}
}

@INPROCEEDINGS{imagine:conditionalstreams,
  author = {Ujval J. Kapasi and William J. Dally and Scott Rixner and Peter R.
    Mattson and John D. Owens and Brucek Khailany},
  title = {{Efficient Conditional Operations for Data-parallel Architectures}},
  booktitle = {Proceedings of the 33rd Annual International Symposium on Microarchitecture},
  year = {2000},
  pages = {159-170},
  month = {December}
}

@INPROCEEDINGS{imaginestreamscheduling,
  author = {Ujval J. Kapasi and Peter Mattson and William J. Dally and John D.
    Owens and Brian Towles},
  title = {{Stream Scheduling}},
  booktitle = {Proceedings of the 3rd Workshop on Media and Streaming Processors},
  year = {2001},
  pages = {101-106},
  month = {December}
}

@ARTICLE{karp,
  author = {R. M. Karp},
  title = {A characterization of the minimum cycle mean in a digraph},
  journal = {Discrete Mathematics},
  year = {1978},
  volume = {23},
  pages = {309--311},
  issue = {1},
  masid = {1372130}
}

@INPROCEEDINGS{bubblewrap,
  author = {Karpuzcu, Ulya R. and Greskamp, Brian and Torrellas, Josep},
  title = {{The BubbleWrap many-core: popping cores for sequential acceleration}},
  booktitle = {MICRO '09},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{KAXIRAS:HPCA99,
  author = {Stefanos Kaxiras and James R. Goodman},
  title = {Improving {CC-NUMA} performance using Instruction-based Prediction},
  booktitle = {Proc. of the 5th International Symposium on High Performance Computer
    Architecture},
  year = {1999},
  pages = {161--170},
  month = {Jan},
  annote = {Instruction-based prediction is introduced for predicting future
    behavior of load and store instructions in relation to coherent events.
    Three different optimizations are proposed and evaluated namely migratory
    sharing optimization, wide sharing optimization, and a producer-consumer
    optimization based on speculative execution. Using the first two
    optimizations, and instruction-based predictor, using fewer predictor
    entries, is shown to outperform address-based schemes, and low mis-speculation
    rates show promise for performance improvement in the third scheme.
    Instruction-based scheme uses far fewer bits than address-based scheme
    because the total number of static loads and stores in a program
    is much smaller thanits dataset. }
}

@INPROCEEDINGS{KAXIRAS:HPCA00,
  author = {Stefanos Kaxiras and Cliff Young},
  title = {Coherence Communication Prediction in Shared-Memory Multiprocessors},
  booktitle = {Proc. of the 6th International Symposium High Performance Computer
    Architecture},
  year = {2000},
  pages = {156--167},
  annote = {The paper presents a taxonomy of schemes, for predicting the consumers
    of shared data, in a uniform space. Statistical techniques from epidemiological
    screening and polygraph testing are applied to better measure the
    effectiveness of sharing prediction schemes and simulation results
    of the accuracy of a practical subset of the space of schemes in
    the taxonomy are provided and analyzed to see which components of
    each scheme contribute the most to prediction accuracy. The authors
    use both sensitivity and PVP to measure the efficacy of sharing prediction
    schemes and study tradeoffs. High PVP schemes have low sensitivity
    and miss many opportunities for sharing but generate low extra traffic.
    High sensitivity schemes win more often in absolute terms but also
    generate more traffic. Thus there is a badnwidth-latency tradefoff:
    With high bandwidth we should use a high sensitivity scheme.}
}

@INPROCEEDINGS{isscc03,
  author = {Stephen W. Keckler and Doug Burger and Charles R. Moore and Ramadass
    Nagarajan and Karthikeyan Sankaralingam and Vikas Agarwal and M.S.
    Hrishikesh and Nitya Ranganathan and Premkishore Shivakumar},
  title = {{A Wire-Delay Scalable Microprocessor Architecture for High Performance
    Systems}},
  booktitle = {Proceedings of the 2003 International Solid-State Circuits Conference},
  year = {2003},
  month = {February}
}

@INPROCEEDINGS{isscc03:GRID,
  author = {Stephen W. Keckler and Doug Burger and Charles R. Moore and Ramadass
    Nagarajan and Karthikeyan Sankaralingam and Vikas Agarwal and M.S.
    Hrishikesh and Nitya Ranganathan and Premkishore Shivakumar},
  title = {{A Wire-Delay Scalable Microprocessor Architecture for High Performance
    Systems}},
  booktitle = {Proceedings of the International Solid-State Circuits Conference
    (ISSCC)},
  year = {2003}
}

@INPROCEEDINGS{Keckler03:ISSCC,
  author = {Stephen W. Keckler and Doug Burger and Charles R. Moore and Ramadass
    Nagarajan and Karthikeyan Sankaralingam and Vikas Agarwal and M.S.
    Hrishikesh and Nitya Ranganathan and Premkishore Shivakumar},
  title = {A Wire-Delay Scalable Microprocessor Architecture for High-Performance
    Systems},
  booktitle = {Proceedings of the 2003 International Solid-State Circuits Conference},
  year = {2003},
  month = {February}
}

@INPROCEEDINGS{isca92:keckler,
  author = {Stephem W. Keckler and William J. Dally},
  title = {{Processor coupling: integrating compile time and runtime scheduling
    for parallelism}},
  booktitle = {Proceedings of the 19th Annual International Symposium on Computer
    Architecture},
  year = {1992},
  pages = {202--213},
  month = {June},
  publisher = {ACM Press},
  location = {Queensland, Australia}
}

@MISC{KELLER:PAT03,
  author = {James B. Keller and Ramsey W. Haddad and Stephan G. Meier},
  title = {Scheduler which discovers non-speculative nature of an instruction
    after issuing and reissues the instruction},
  howpublished = {United States Patent 6,564,315},
  month = {May},
  year = {2003},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{KELLER:PAT03,
  author = {James B. Keller and Ramsey W. Haddad and Stephan G. Meier},
  title = {Scheduler which discovers non-speculative nature of an instruction
    after issuing and reissues the instruction},
  howpublished = {United States Patent 6,564,315},
  month = {May},
  year = {2003}
}

@INPROCEEDINGS{rigel,
  author = {Kelm, John H. and Johnson, Daniel R. and Johnson, Matthew R. and
    Crago, Neal C. and Tuohy, William and Mahesri, Aqeel and Lumetta,
    Steven S. and Frank, Matthew I. and Patel, Sanjay J.},
  title = {Rigel: An architecture and scalable programming interface for a 1000-core
    accelerator},
  booktitle = {ISCA '09},
  pages = {140--151},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{IEEEMICRO03:Hypertransport,
  author = {Chetana N. Keltcher and Kevin J. McGrath and Ardsher Ahmed and Pat
    Conway},
  title = {The AMD Opteron Processor for Multiprocessor Servers},
  journal = {IEEE Micro},
  year = {2003},
  volume = {23},
  pages = {66--76},
  number = {2},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MM.2003.1196116},
  issn = {0272-1732},
  publisher = {IEEE Computer Society Press}
}

@INPROCEEDINGS{lefurgy:power2007,
  author = {Jeffrey O. Kephart and Hoi Chan and Rajarshi Das and David W. Levine
    and Gerald Tesauro and Freeman Rawson and Charles Lefurgy},
  title = {{Coordinating multiple autonomic managers to achieve specified power-performance
    tradeoffs}},
  booktitle = {{ICAC '07: 4th IEEE Conference on Autonomic Computing}},
  year = {2007}
}

@ARTICLE{Kessler1999:21264,
  author = {R.E. Kessler},
  title = {The {A}lpha 21264 Microprocessor},
  journal = {IEEE Micro},
  year = {1999},
  volume = {19},
  pages = {24-36},
  number = {2},
  month = {March/April}
}

@ARTICLE{Kessler99alpha,
  author = {R. Kessler},
  title = {The {Alpha} 21264 Microprocessor},
  journal = {IEEE Micro},
  year = {1999},
  volume = {19},
  pages = {24-36},
  number = {2},
  month = {March}
}

@ARTICLE{Khailany2001:Imagine,
  author = {Brucek Khailany and William J. Dally and Scott Rixner and Ujval J.
    Kapasi and Peter Mattson and Jin Namkoong and John D. Owens and Brian
    Towles and Andrew Chang},
  title = {Imagine: Media Processing with Streams},
  journal = {IEEE Micro},
  year = {2001},
  volume = {21},
  pages = {35-46},
  number = {2},
  month = {March/April}
}

@INPROCEEDINGS{ASPLOS2002:NUCA,
  author = {Changkyu Kim and Doug Burger and Stephen W. Keckler},
  title = {{An Adaptive, Non-Uniform Cache Structure for Wire-Delay Dominated
    On-Chip Caches}},
  booktitle = {Proceedings of the 10th International Conference on Architectural
    Support for Programmin Languages and Operating Systems},
  year = {2002},
  pages = {211-222},
  month = {October}
}

@INPROCEEDINGS{DBLP:conf/iolts/KimHKBR05,
  author = {Chris H. Kim and Steven Hsu and Ram Krishnamurthy and Shekhar Borkar
    and Kaushik Roy},
  title = {{Self Calibrating Circuit Design for Variation Tolerant VLSI Systems.}},
  booktitle = {IOLTS '05: 11th IEEE International On-Line Testing Symposium},
  year = {2005},
  pages = {100--105},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/IOLTS.2005.63}
}

@ARTICLE{DBLP:journals/tvlsi/KimRHKB06,
  author = {Chris H. Kim and Kaushik Roy and Steven Hsu and Ram Krishnamurthy
    and Shekhar Borkar},
  title = {{A process variation compensating technique with an on-die leakage
    current sensor for nanometer scale dynamic circuits}},
  journal = {IEEE Transactions on VLSI Systems},
  year = {2006},
  volume = {14},
  pages = {646-649},
  number = {6},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878226}
}

@INPROCEEDINGS{ildp,
  author = {Ho-Seop Kim and James E. Smith},
  title = {{An Instruction Set and Microarchitecture for Instruction Level Distributed
    Processing}},
  booktitle = {Proceedings of the 29th Annual International Symposium on Computer
    Architecture},
  year = {2002},
  pages = {71-80},
  month = {June}
}

@INPROCEEDINGS{KIM:HPCA04,
  author = {Ilhyun Kim and Mikko Lipasti},
  title = {Understanding Scheduling Replay Schemes},
  booktitle = {Proceedings of The Tenth International Symposium on High-Performance
    Computer Architecture (HPCA'04)},
  year = {2004},
  pages = {138--147},
  month = {December}
}

@INPROCEEDINGS{kim_1995,
  author = {J.-H. Kim and N. Vaidya},
  title = {Recoverable Distributed Shared Memory Using the Competitive Update
    Protocol},
  booktitle = {Pacific Rim International Symposium on Fault-Tolerant Systems},
  year = {1995},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{PV:optimal-pipeline:2005,
  author = {Nam Sung Kim and Taeho Kgil and K. Bowman and V. De and T. Mudge},
  title = {Total power-optimal pipelining and parallel processing under process
    variations in nanometer technology},
  booktitle = {{ICCAD '05: Proceedings of the 2005 International conference on Computer-aided
    design}},
  year = {2005},
  pages = {535--540},
  isbn = {0-7803-9254-X},
  location = {San Jose, CA}
}

@ARTICLE{Kim:2006:ERI:1152649.1152653,
  author = {Kim, Seon Wook and Ooi, Chong-Liang and Eigenmann, Rudolf and Falsafi,
    Babak and Vijaykumar, T. N.},
  title = {Exploiting reference idempotency to reduce speculative storage overflow},
  journal = {ACM Trans. Program. Lang. Syst.},
  year = {2006},
  volume = {28},
  pages = {942--965},
  month = {September},
  issue = {5},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{fast_dvfs,
  author = {Wonyoung Kim and Meeta Gupta and Gu-Yeon Wei and David Brooks},
  title = {System level analysis of fast, per-core {DVFS} using on-chip switching
    regulators},
  booktitle = {HPCA '08},
  pages = {213-224},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{minnespec,
  author = {AJ KleinOsowski and David J. Lilja},
  title = {{Computer Architecture Letters, Volume 1, June, 2002}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{minnespec,
  author = {AJ KleinOsowski and David J. Lilja},
  title = {{Computer Architecture Letters, Volume 1, June, 2002}}
}

@ARTICLE{Kongetira05:Niagara,
  author = {Poonacha Kongetira and Karthirgamar Aingaran and Kunle Olukotun},
  title = {Niagara: A 32-Way Multithreaded {Sparc} Processor},
  journal = {IEEE Micro},
  year = {2005},
  volume = {25},
  pages = {21-29},
  number = {2},
  month = {March/April}
}

@INPROCEEDINGS{vectoriram,
  author = {C. Kozyrakis and J. Gebis and D. Martin and S. Williams and I. Mavroidis
    and S. Pope and D. Jones and D. Patterson and K. Yelick},
  title = {{Vector IRAM: A Media-oriented Vector Processor with Embedded DRAM}},
  booktitle = {12th Hot Chips Conference},
  year = {2000},
  month = {August}
}

@INPROCEEDINGS{Kozyrakis:ISCA03,
  author = {Christos Kozyrakis and David Patterson},
  title = {Overcoming the Limitations of Conventional Vector Processors},
  booktitle = {Proceedings of the 30th Annual International Symposium on Computer
    Architecture},
  year = {2003},
  pages = {399-409},
  month = {June}
}

@INPROCEEDINGS{scaleVT,
  author = {Ronny Krashinsky and Christopher Batten and Mark Hampton and Steve
    Gerding and Brian Pharris and Jared Casper and Krste Asanovic},
  title = {The Vector-Thread Architecture.},
  booktitle = {Proceedings of the 31st International Symposium on Computer Architecture},
  year = {2004},
  pages = {52-63},
  month = {June}
}

@INPROCEEDINGS{VT:isca04,
  author = {Ronny Krashinsky and Christopher Batten and Mark Hampton and Steve
    Gerding and Brian Pharris and Jared Casper and Krste Asanovic},
  title = {{The Vector-Thread Architecture}},
  booktitle = {Proceedings of the 31st Annual International Symposium on Computer
    Architecture},
  year = {2004},
  pages = {52-63},
  month = {June}
}

@INPROCEEDINGS{kreger-stickles_quantum_2008,
  author = {Kreger-Stickles,, Lucas and Oskin,, Mark},
  title = {Microcoded Architectures for Ion-Tap Quantum Computers},
  booktitle = {ISCA-35},
  year = {2008},
  pages = {165--176},
  doi = {http://dx.doi.org/10.1109/ISCA.2008.28},
  isbn = {978-0-7695-3174-8},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{MPR05:aegia,
  author = {Kevin Krewell},
  title = {{Startup Aegia Accelerate Reality}},
  journal = {Microprocessor Report},
  year = {2005},
  volume = {19},
  number = {4},
  month = {April}
}

@ARTICLE{Sun04:Niagara,
  author = {Kevin Krewell},
  title = {Sun's {N}iagara Pours on the Cores},
  journal = {Microprocessor Report},
  year = {2004},
  volume = {18},
  pages = {11-13},
  number = {9},
  month = {September}
}

@ARTICLE{mprextremeprocessors,
  author = {Kevin Krewell},
  title = {{IDF Delivers Extreme Surprises}},
  journal = {Microprocessor Report},
  year = {2003},
  volume = {17},
  pages = {7-8},
  number = {10},
  month = {October}
}

@BOOK{Kroening-Strichman,
  title = {Decision Procedures: An Algorithmic Point of View},
  publisher = {Springer},
  year = {2010},
  author = {Daniel Kroening and Ofer Strichman},
  month = {December}
}

@INPROCEEDINGS{dekruijf_dsn,
  author = {Marc de Kruijf and Shuou Nomura and Karthikeyan Sankaralingam},
  title = {A Unified Model for Timing Speculation: Evaluating the Impact of
    Technology Scaling, {CMOS} Design Style, and Fault Recovery Mechanism},
  booktitle = {DSN '10},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{relax,
  author = {Marc de Kruijf and Shuou Nomura and Karthikeyan Sankaralingam},
  title = {Relax: An Architectural Framework for Software Recovery of Hardware
    Faults},
  booktitle = {ISCA '10},
  year = {2010},
  owner = {karu},
  timestamp = {2011.10.31}
}

@TECHREPORT{relax:tr,
  author = {Marc de Kruijf and Shuou Nomura and Karthikeyan Sankaralingam},
  title = {Design, Modeling, and Evaluation of the {Relax} Architectural Framework},
  institution = {University of Wisconsin-Madison, Department of Computer Sciences},
  year = {2010},
  type = {Technical Report},
  number = {{TR-1672}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{dekruijf_exploring_2009,
  author = {Marc de Kruijf and Karu Sankaralingam},
  title = {Exploring the Synergy of Emerging Workloads and Silicon Reliability
    Trends},
  booktitle = {SELSE '09},
  owner = {karu},
  timestamp = {2011.10.31}
}

@TECHREPORT{idem-compiler-tr,
  author = {Marc de Kruijf and Karthikeyan Sankaralingam},
  title = {Compiler Construction of Idempotent Regions},
  institution = {University of Wisconsin-Madison, Department of Computer Sciences},
  year = {2011},
  type = {Technical Report},
  number = {{TR-1700}},
  owner = {karu},
  school = {The University of Wisconsin-Madison},
  timestamp = {2011.10.31}
}

@TECHREPORT{de_kruijf_mapreduce_2007,
  author = {Marc de Kruijf and Karthikeyan Sankaralingam},
  title = {{MapReduce} for the Cell {B.E.} Architecture},
  institution = {University of Wisconsin - Madison},
  year = {2007},
  type = {Technical Report},
  number = {{TR-2007-1625}},
  keywords = {{PARSEC}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Kuhn,
  author = {Kelin J. Kuhn},
  title = {Moore�s Law Past 32nm: The Challenges in Physics and Technology Scaling},
  booktitle = {International Conference on Solid Sate Devices and Materials (SSDM)},
  year = {2009},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{kulkarni_lonestar_2007,
  author = {Kulkarni,, Milind and Pingali,, Keshav and Walter,, Bruce and Ramanarayanan,,
    Ganesh and Bala,, Kavita and Chew,, L. Paul},
  title = {Optimistic parallelism requires abstractions},
  booktitle = {PLDI '07},
  pages = {211--222},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{pact10:plug,
  author = {Amit Kumar and Lorenzo {De Carli} and Sung Jim Kim and Marc de Kruijf
    and Karthikeyan Sankaralingam and Cristian Estan and Somesh Jha},
  title = {Design and Implementation of the PLUG Architecture for Programmable
    and Efficient Network Lookups},
  booktitle = {{PACT 2010}}
}

@INPROCEEDINGS{singleISACMP,
  author = {Rakesh Kumar and Keith I. Farkas and Norman P. Jouppi and Parthasarathy
    Ranganathan and Dean M. Tullsen},
  title = {{Single-ISA Heterogeneous Multi-Core Architectures: The Potential
    for Processor Power Reduction}},
  booktitle = {Proceedings of the 36th Annual International Symposium on Microarchitecture},
  year = {2003},
  pages = {81-92},
  month = {June}
}

@INPROCEEDINGS{conjoinedcmp:micro04,
  author = {Rakesh Kumar and Norman P. Jouppi and Dean M. Tullsen},
  title = {Conjoined-Core Chip Multiprocessing},
  booktitle = {MICRO},
  year = {2004},
  pages = {195-206}
}

@INPROCEEDINGS{kumar_carbon:_2007,
  author = {Sanjeev Kumar and Christopher J. Hughes and Anthony Nguyen},
  title = {Carbon: architectural support for fine-grained parallelism on chip
    multiprocessors},
  booktitle = {ISCA '07},
  pages = {162--173},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{kumar:dft2003,
  author = {Vinu Vijay Kumar and John Lach},
  title = {Heterogeneous Redundancy for Fault and Defect Tolerance with Complexity
    Independent Area Overhead},
  booktitle = {DFT '03: Proceedings of the 18th IEEE International Symposium on
    Defect and Fault Tolerance in VLSI Systems},
  year = {2003},
  pages = {571},
  isbn = {0-7695-2042-1}
}

@ARTICLE{kung_optimistic_1981,
  author = {H. T. Kung and John T. Robinson},
  title = {On optimistic methods for concurrency control},
  journal = {{ACM} Trans. Database Syst.},
  year = {1981},
  volume = {6},
  pages = {213--226},
  number = {2},
  abstract = {Most current approaches to concurrency control in database systems
    rely on locking of data objects as a control mechanism. In this paper,
    two families of nonlocking concurrency controls are presented. The
    methods used are “optimistic” in the sense that they rely mainly
    on transaction backup as a control mechanism, “hoping” that conflicts
    between transactions will not occur. Applications for which these
    methods should be more efficient than locking are discussed.},
  doi = {10.1145/319566.319567},
  keywords = {concurrency controls,databases,transaction processing},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=319567}
}

@ARTICLE{shardavidson,
  author = {{L.E. Shar and E.S. Davidson}},
  title = {{A Multiminiprocessor System Implemented Through Pipelining}},
  journal = {{IEEE Computer}},
  volume = {7},
  pages = {42-51},
  issue = {2}
}

@INPROCEEDINGS{dynamic-dmr-dsn-2007,
  author = {LaFrieda, Christopher and Ipek, Engin and Martinez, Jose F. and Manohar,
    Rajit},
  title = {Utilizing Dynamically Coupled Cores to Form a Resilient Chip Multiprocessor},
  booktitle = {DSN '07},
  year = {2007},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{LAI:ISCA99,
  author = {A-C. Lai and B. Falsafi},
  title = {Memory Sharing Predictor: The Key to a Speculative Coherent {DSM}},
  booktitle = {Proceedings of the 26th Annual Int'l Symp. on Computer Architecture
    ({ISCA}'99)},
  year = {1999},
  pages = {172--183},
  month = {May},
  annote = {The paper proposes Memory Sharing Predictors (MSPs), papttern-based
    predictors to learn and predict coherence activity in DSM. MSP predicts
    only the remote memory access and not the subsequent coherence messages
    invoked by the access (acknowledgements). Simulation results show
    MSPs improve prediction accuracy by 81-93\% over general message
    predictors while requiring less storage overhead. The papaer also
    presents the design and evaluation of a pattern-basedd predictor
    for a DSM, which reduces execution time by 12\% in shared memory
    applications by performing speculative read requests alone. MSPS
    use two techniques to trigger speculation. Speculative Write Invalidation
    (SWI) heuristic predicts when a producer is done writing, invalidates
    the copy speculatively, and forwards the block to the consumers.
    The second technique uses read requests from first consumer to forward
    copies to the other consumers. The read request technique results
    in 8\% average and 17\% max reduction in execution time. The SWI
    approach reduces execution time on average by 12\% and at best 24\%.}
}

@ARTICLE{dfmrules:2006b,
  author = {Liebmann Lars and Mansfield Scott and Han Geng and Culp James and
    Hibbeler Jason and Tsai Roger},
  title = {{Reducing DFM to practice: the lithography manufacturability assessor}},
  journal = {{Proceedings of the SPIE, Design and Process Integration for Microelectronic
    Manufacturing IV. Edited by Alfred K. K. Wong and Vivek K. Singh}},
  year = {2006},
  volume = {6156},
  pages = {178--189}
}

@INPROCEEDINGS{llvm,
  author = {Chris Lattner and Vikram Adve},
  title = {{LLVM}: A Compilation Framework for Lifelong Program Analysis \&
    Transformation},
  booktitle = {CGO '04},
  pages = {75-88},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{lattner_automatic_2005,
  author = {Chris Lattner and Vikram Adve},
  title = {Automatic pool allocation: improving performance by controlling data
    structure layout in the heap},
  journal = {{SIGPLAN} Not.},
  year = {2005},
  volume = {40},
  pages = {129--142},
  number = {6},
  abstract = {This paper describes Automatic Pool Allocation, a transformation framework
    that segregates distinct instances of heap-based data structures
    into seperate memory pools and allows heuristics to be used to partially
    control the internal layout of those data structures. The primary
    goal of this work is performance improvement, not automatic memory
    management, and the paper makes several new contributions. The key
    contribution is a new compiler algorithm for partitioning heap objects
    in imperative programs based on a context-sensitive pointer analysis,
    including a novel strategy for correct handling of indirect (and
    potentially unsafe) function calls. The transformation does not require
    type safe programs and works for the full generality of C and C++.
    Second, the paper describes several optimizations that exploit data
    structure partitioning to further improve program performance. Third,
    the paper evaluates how memory hierarchy behavior and overall program
    performance are impacted by the new transformations. Using a number
    of benchmarks and a few applications, we find that compilation times
    are extremely low, and overall running times for heap intensive programs
    speed up by 10-25\% in many cases, about 2x in two cases, and more
    than 10x in two small benchmarks. Overall, we believe this work provides
    a new framework for optimizing pointer intensive programs by segregating
    and controlling the layout of heap-based data structures.},
  doi = {10.1145/1064978.1065027},
  keywords = {compilers},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1064978.1065027&coll=ACM&dl=ACM}
}

@INPROCEEDINGS{LEBECK:DSI95,
  author = {Alvin R. Lebeck and David A. Wood},
  title = {Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory
    Multiprocessors},
  booktitle = {IEEE/ACM International Symposium on Computer Architecture (ISCA)},
  year = {1995},
  month = {June}
}

@INPROCEEDINGS{LEE:MICRO97,
  author = { Chih-Chieh Lee and I-Cheng K. Chen and Trevor N. Mudge},
  title = {The bi-mode branch predictor },
  booktitle = {Proceedings of the 30th Annual ACM/IEEE International Symposium on
    Microarchitecture},
  year = {1997},
  pages = {4--13},
  month = {December}
}

@ARTICLE{lee-sdf,
  author = {Edward A. Lee and David G. Messerschmitt},
  title = {Synchronous Data Flow},
  journal = {Proceedings of the IEEE},
  year = {1987},
  volume = {7},
  pages = {1235-1245},
  number = {9},
  month = {September}
}

@INPROCEEDINGS{Lee,
  author = {Jeong-Gun Lee and Eungu Jung and Wook Shin},
  title = {An Asymptotic Performance/Energy Analysis and Optimization of Multi-Core
    Architectures},
  booktitle = {Proceedings of the 10th International Conference on Distributed Computing
    and Networking (ICDCN)},
  year = {2009},
  pages = {85--90},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{LEE:COMPUTER84,
  author = {J. K. L. Lee and A. J. Smith},
  title = {Branch Prediction Strategies and Branch Target Buffer Design},
  journal = {IEEE Computer},
  year = {1984},
  volume = {17},
  number = {1},
  month = {Jan}
}

@INPROCEEDINGS{errorrate:itc2005,
  author = {Kuen-Jong Lee and Tong-Yu Hsieh and Melvin A. Breuer},
  title = {{A novel test methodology based on error-rate to support error-tolerance}},
  booktitle = {{ITC '05: Proceedings International Test Conference}},
  year = {2005},
  month = {November}
}

@ARTICLE{extn:max2,
  author = {Ruby B. Lee},
  title = {{Subword Parallelism with MAX-2}},
  journal = {IEEE Micro},
  year = {1996},
  volume = {16},
  pages = {51-59},
  number = {4},
  address = {Los Alamitos, CA, USA},
  doi = {http://doi.ieeecomputersociety.org/10.1109/40.526925},
  issn = {0272-1732},
  publisher = {IEEE Computer Society}
}

@INPROCEEDINGS{Lee:ISCA10,
  author = {Victor W. Lee and Changkyu Kim and Jatin Chhugani and Michael Deisher
    and Daehyun Kim and Anthony D. Nguyen and Nadathur Satish and Mikhail
    Smelyanskiy and Srinivas Chennupaty and Per Hammarlund and Ronak
    Singhal and Pradeep Dubey},
  title = {Debunking the 100X GPU vs. CPU myth: an evaluation of throughput
    computing on CPU and GPU},
  booktitle = {ISCA '10},
  pages = {451-460},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{ERIC:2003,
  author = {Yew-San Lee and Ong K.-K. and Chen-Yi Lee},
  title = {{Error-resilient image coding (ERIC) with smart-IDCT error concealment
    technique for wireless multimedia transmission}},
  journal = {IEEE Transactions on Circuits and Systems for Video Technology},
  year = {2003},
  volume = {13},
  pages = {176--181},
  number = {2}
}

@INPROCEEDINGS{circuit_failure_prediction_modeling,
  author = {Lee, YungHuei and Mielke, Neal and Agostinelli, Marty and Gupta,
    Sukirti and Lu, Ryan and McMahon, William},
  title = {Prediction of Logic Product Failure Due To Thin-Gate Oxide Breakdown},
  booktitle = {IRPS},
  year = {2006},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{obdproduct,
  author = {Yung-Huei Lee and Neal Mielke and Marty Agostinelli and Sukirti Gupta
    and Ryan Lu and William McMahon},
  title = {{Prediction of Logic Product Failure Due To Thin-Gate Oxide Breakdown}},
  booktitle = {Proceedings Reliability Physics Symposium},
  year = {2006},
  pages = {18--28},
  month = {March}
}

@ARTICLE{lehman_efficient_1981,
  author = {Philip L. Lehman and s. Bing Yao},
  title = {Efficient locking for concurrent operations on B-trees},
  journal = {{ACM} Trans. Database Syst.},
  year = {1981},
  volume = {6},
  pages = {650--670},
  number = {4},
  abstract = {The B-tree and its variants have been found to be highly useful (both
    theoretically and in practice) for storing large amounts of information,
    especially on secondary storage devices. We examine the problem of
    overcoming the inherent difficulty of concurrent operations on such
    structures, using a practical storage model. A single additional
    “link” pointer in each node allows a process to easily recover from
    tree modifications performed by other concurrent processes. Our solution
    compares favorably with earlier solutions in that the locking scheme
    is simpler (no read-locks are used) and only a (small) constant number
    of nodes are locked by any update process at any given time. An informal
    correctness proof for our system is given.},
  doi = {10.1145/319628.319663},
  keywords = {b-tree,concurrenct algorithms,concurrency controls,consistencey,correctness,database,data
    structures,index organizations,locking protocols,multiway search
    trees},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=319628.319663&coll=GUIDE&dl=GUIDE&CFID=28076343&CFTOKEN=10653453}
}

@INPROCEEDINGS{ALPHA,
  author = {Leibholz, D. and Razdan, R.},
  title = {The Alpha 21264: a 500 MHz out-of-order execution microprocessor
    },
  booktitle = {Compcon '97},
  pages = {28 -36},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{LEIBHOLZ:PAT00,
  author = {Daniel Lawrence Leibholz and Sven Eric Meier and James Arthur Farrell
    and Timothy Charles Fischer and Derrick Robert Meyer},
  title = { Speculative issue of instructions under a load miss shadow},
  howpublished = {United States Patent 6,098,166},
  month = {August},
  year = {2000}
}

@MISC{LEIBHOLZ:PAT00,
  author = {Daniel Lawrence Leibholz and Sven Eric Meier and James Arthur Farrell
    and Timothy Charles Fischer and Derrick Robert Meyer},
  title = { Speculative issue of instructions under a load miss shadow},
  howpublished = {United States Patent 6,098,166},
  month = {August},
  year = {2000},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{LEPAK:ASPLOS02,
  author = {Kevin M. Lepak and Mikko H. Lipasti},
  title = {Temporally Silent Stores},
  booktitle = {Proceedings of the Tenth International Conference on Architectural
    Support for Programming Languages and Operating Systems ({ASPLOS})},
  year = {2002},
  month = {Oct},
  annote = {Define temporally silent stores as stores that change the value in
    memory temporarily, and subsequently return a value of interest to
    the memory location. Show that i the limit, upto 45\% of communication
    misses in scientific and commercial applications can be eliminated
    by exploiting values that change only temporarily. With a simple
    extension to MESI protocol, temporally silent stores are detected
    and the coherence traffic they generate are eliminated resulting
    in elimination of 42\% of communication misses. The author perform
    studies which indicate that the operating system is involved heavily
    in temporal silence, in both commercial and scientific workloads.}
}

@INPROCEEDINGS{LEPAK:ISCA00,
  author = {Kevin M. Lepak and Mikko H. Lipasti},
  title = {On the value locality of store instructions},
  booktitle = {{Proceedings of the 27th Annual International Symposium on Computer
    Architecture}},
  year = {2000},
  pages = {182-191},
  annote = {The paper suggests microarchitectural store handling techniques for
    handling the value locality of stores. The authors examine multiprocessor
    architectures to evaluate the effectiness of these techniques in
    reducing multiprocessor data and address bus traffic. The authors
    also show that squashing of silent stores (Stores that do not affect
    the state of the machine they are executed on) can provide uniprocessor
    speedups greater than the addition of store-to-load forwarding. }
}

@ARTICLE{leverich_comparing_2007,
  author = {Jacob Leverich and Hideho Arakida and Alex Solomatnikov and Amin
    Firoozshahian and Mark Horowitz and Christos Kozyrakis},
  title = {Comparing memory systems for chip multiprocessors},
  journal = {{SIGARCH} Comput. Archit. News},
  year = {2007},
  volume = {35},
  pages = {358--368},
  number = {2},
  doi = {10.1145/1273440.1250707},
  keywords = {chip multiprocessors,coherent caches,locality optimizations,parallel
    programming,streaming memory},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1273440.1250707}
}

@ARTICLE{multi_retry,
  author = {Li, Chung-Chi Jim and Chen, Shyh-Kwei and Fuchs, W. Kent and Hwu,
    Wen-Mei W.},
  title = {Compiler-Based Multiple Instruction Retry},
  journal = {IEEE Transactions on Computers},
  year = {1995},
  volume = {44},
  pages = {35--46},
  number = {1},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{catch,
  author = {Li, C.-C. J. and Fuchs, W. K.},
  title = {{CATCH} -- {C}ompiler-assisted techniques for checkpointing},
  booktitle = {FTCS '90},
  pages = {74 -81},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Li_hybridoperand,
  author = {Dong Li and Behnam Robatmili and Sibi Govindan and Doug Burger and
    Steve Keckler},
  title = {Hybrid Operand Communication for Dataflow Processors},
  booktitle = {PESPMA Workshop 2009}
}

@INPROCEEDINGS{advezhou:SELSE2007,
  author = {Man-Lap Li and Pradeep Ramachandran and Sarita Adve and Vikram Adve
    and Yuanyuan Zhou},
  title = {{Towards a Software-Hardware Co-Designed Resilient System}},
  booktitle = {{Silicon Errors in Logic - System Effects Workshop}},
  year = {2007},
  month = {April}
}

@INPROCEEDINGS{swat,
  author = {Li, Man-Lap and Ramachandran, Pradeep and Sahoo, Swarup Kumar and
    Adve, Sarita V. and Adve, Vikram S. and Zhou, Yuanyuan},
  title = {Understanding the propagation of hard errors to software and implications
    for resilient system design},
  booktitle = {ASPLOS XIII},
  year = {2008},
  pages = {265--276},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{li_towardssoftware-hardware_2007,
  author = {M. L. Li and P. Ramachandran and S. V. Adve and V. S. Adve and Y.
    Zhou},
  title = {Towards a {Software-Hardware} {Co-Designed} Resilient System},
  booktitle = {Silicon Errors in Logic - System Effects Workshop},
  year = {2007},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{McPAT,
  author = {Li, Sheng and Ahn, Jung Ho and Strong, Richard D. and Brockman, Jay
    B. and Tullsen, Dean M. and Jouppi, Norman P.},
  title = {McPAT: an integrated power, area, and timing modeling framework for
    multicore and manycore architectures},
  booktitle = {MICRO '09},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{mrf:1995,
  title = {{Markov Random Field Modeling in Computer Vision}},
  publisher = {Berlin: Springer-Verlag},
  year = {1995},
  author = {S. Z. Li}
}

@INPROCEEDINGS{li_online_2008,
  author = {Xiaodong Li and Sarita V. Adve and Pradip Bose and Jude A. Rivers},
  title = {Online Estimation of Architectural Vulnerability Factor for Soft
    Errors},
  booktitle = {Computer Architecture, 2008. {ISCA} '08. 35th International Symposium
    on},
  year = {2008},
  pages = {341--352},
  doi = {{10.1109/ISCA.2008.9}},
  isbn = {1063-6897},
  keywords = {{AVF} estimation,fault tolerance,processor reliability,soft error},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{li_application-level_2007,
  author = {Xuanhua Li and Donald Yeung},
  title = {Application-Level Correctness and its Impact on Fault Tolerance},
  booktitle = {HPCA '07},
  pages = {181--192},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{application-level-correctness,
  author = {X. Li and D. Yeung},
  title = {{Application-Level Correctness and its Impact on Fault Tolerance}},
  booktitle = {HPCA '07},
  year = {2007},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{li_exploiting_2006,
  author = {X. Li and D. Yeung},
  title = {Exploiting soft computing for increased fault tolerance},
  booktitle = {Workshop on Architectural Support for Gigascale Integration},
  year = {2006},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{softcomputing:asgi2006,
  author = {Xuanhua Li and Donald Yeung},
  title = {{Exploiting Soft Computing for Increased Fault Tolerance}},
  booktitle = {{Workshop on Architectural Support for Gigascale Integration}},
  year = {2006},
  month = {June}
}

@INPROCEEDINGS{Li,
  author = {Yingmin Li and Benjamin Lee and David Brooks and Zhigang Hu and Kevin
    Skadron},
  title = {{CMP} Design Space Exploration Subject to Physical Contraints},
  booktitle = {HPCA '6)},
  pages = {17--28},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{casp,
  author = {Li, Yanjing and Makar, Samy and Mitra, Subhasish},
  title = {CASP: concurrent autonomous chip self-test using stored test patterns},
  booktitle = {DATE '08},
  pages = {885--890},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{li_understandingpropagation_2008,
  author = {{Man-Lap} Li and Pradeep Ramachandran and Swarup Kumar Sahoo and
    Sarita V. Adve and Vikram S. Adve and Yuanyuan Zhou},
  title = {Understanding the propagation of hard errors to software and implications
    for resilient system design},
  booktitle = {ASPLOS '08},
  pages = {265--276},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{liangparameter,
  author = {Xiaoyao Liang and David Brooks},
  title = {Microarchitecture parameter selection to optimize system performance
    under process variation},
  booktitle = {{ICCAD '06: Proceedings of the 2006 International Conference on Computer-Aided
    Design}},
  year = {2006},
  pages = {429--436},
  publisher = {ACM Press},
  doi = {http://doi.acm.org/10.1145/1233501.1233587},
  isbn = {1-59593-389-1},
  location = {San Jose, California}
}

@INPROCEEDINGS{liangregfile,
  author = {Xiaoyao Liang and David Brooks},
  title = {Mitigating the Impact of Process Variations on Processor Register
    Files and Execution Units},
  booktitle = {MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium
    on Microarchitecture},
  year = {2006},
  pages = {504--514},
  doi = {http://dx.doi.org/10.1109/MICRO.2006.37},
  isbn = {0-7695-2732-9}
}

@INPROCEEDINGS{LIDEN:FAULT94,
  author = {Peter Liden and Peter Dahlgren and Rolf Johansson and Johan Karlsson},
  title = {{On Latching Probability of Particle Induced Transients in Combinational
    Networks}},
  booktitle = {Proceedings of the 24th Symposium on Fault-Tolerant Computing (FTCS-24)},
  year = {1994},
  pages = {340--349},
  howpublished = {IEEE Press, Piscataway, N.J.}
}

@INPROCEEDINGS{linderman_merge:programming_2008,
  author = {Michael D. Linderman and Jamison D. Collins and Hong Wang and Teresa
    H. Meng},
  title = {Merge: a programming model for heterogeneous multi-core systems},
  booktitle = {Proceedings of the 13th international conference on Architectural
    support for programming languages and operating systems},
  year = {2008},
  pages = {287--296},
  address = {Seattle, {WA,} {USA}},
  publisher = {{ACM}},
  doi = {10.1145/1346281.1346318},
  isbn = {978-1-59593-958-6},
  keywords = {gpgpu,heterogeneous multi-core,predicate dispatch},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1346281.1346318&coll=&dl=GUIDE&CFID=68450119&CFTOKEN=16009994}
}

@ARTICLE{ps3:7core,
  author = {Martin Linklater},
  title = {{Optimizing Cell Core}},
  journal = {{Game Developer Magazine}},
  year = {2007},
  pages = {15--18}
}

@ARTICLE{LIPASTI:IJPP98,
  author = {Mikko H. Lipasti and John Paul Shen},
  title = {Exploiting Value Locality to Exceed the Dataflow Limit},
  journal = {International Journal of Parallel Programming},
  year = {1998},
  volume = {26},
  pages = {505-538},
  number = {4},
  annote = {The paper proposes value prediction as a mechanism to get higher
    performance than that dictated by true dependences in the program.
    The authors predict ouputs of loads and ALU operations and get performance
    improvements of 3\%-23\% on a modified PowerPC 620 simulator.}
}

@INPROCEEDINGS{Lipasti:1996:EDL:243846.243889,
  author = {Lipasti, Mikko H. and Shen, John Paul},
  title = {Exceeding the dataflow limit via value prediction},
  booktitle = {Proceedings of the 29th annual ACM/IEEE international symposium on
    Microarchitecture},
  year = {1996},
  series = {MICRO 29},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{LIPASTI:ASPLOS96,
  author = {Mikko H. Lipasti and Christopher B. Wilkerson and John Paul Shen},
  title = {Value Locality and Load Value Prediction},
  booktitle = {Architectural Support for Programming Languages and Operating Systems},
  year = {1996},
  pages = {138-147},
  annote = {This paper introduces the notion of value locality and describes
    methods to capture it in order to perform load value prediction.
    The authors propose microarcchitectural enhancements (load value
    prediction) to PowerPC 620 and Alpha 21164 to predict 32 and 64 bit
    register values, and get 3\% and 6\% average improvement in performance
    respectively. }
}

@INPROCEEDINGS{Loh,
  author = {Gabriel Loh},
  title = {The Cost of Uncore in Throughput-Oriented Many-Core Processors},
  booktitle = {Proceedings of Workshop on Architectures and Languages for Throughput
    Applications (ALTA)},
  year = {2008},
  month = {June},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{LOH:PACT02,
  author = {Gabriel H. Loh and Dana S. Henry},
  title = {Predicting Conditional Branches with fusion-based hybrid predictors},
  booktitle = {Proceedings of the 11th International Conference on Parallel Architectures
    and Compilation Techniques (PACT)},
  year = {2002},
  pages = {165--176},
  month = {September}
}

@INPROCEEDINGS{static_catch,
  author = {Long, J. and Fuchs, W. K. and Abraham, J. A.},
  title = {Compiler-assisted static checkpoint insertion},
  booktitle = {FTCS '92},
  pages = {58 -65},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{approxcircuits,
  author = {Shih-Lien Lu},
  title = {Speeding Up Processing with Approximation Circuits},
  journal = {Computer},
  year = {2004},
  volume = {37},
  pages = {67--73},
  number = {3},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MC.2004.1274006},
  issn = {0018-9162},
  publisher = {IEEE Computer Society Press}
}

@ARTICLE{lu_concbug_2008,
  author = {Lu,, Shan and Park,, Soyeon and Seo,, Eunsoo and Zhou,, Yuanyuan},
  title = {Learning from mistakes: a comprehensive study on real world concurrency
    bug characteristics},
  journal = {SIGARCH Comput. Archit. News},
  year = {2008},
  volume = {36},
  pages = {329--339},
  number = {1},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/1353534.1346323},
  issn = {0163-5964},
  owner = {karu},
  publisher = {ACM},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{lu_learningmistakes:comprehensive_2008,
  author = {Shan Lu and Soyeon Park and Eunsoo Seo and Yuanyuan Zhou},
  title = {Learning from mistakes: a comprehensive study on real world concurrency
    bug characteristics},
  booktitle = {Proceedings of the 13th international conference on Architectural
    support for programming languages and operating systems},
  year = {2008},
  pages = {329--339},
  address = {Seattle, {WA,} {USA}},
  publisher = {{ACM}},
  doi = {10.1145/1346281.1346323},
  isbn = {978-1-59593-958-6},
  keywords = {bug characteristics,bugs,concurrency,concurrency bug,concurrent program,software},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1346281.1346323&coll=GUIDE&dl=&type=series&idx=SERIES311&part=series&WantType=Proceedings&title=ASPLOS&CFID=68285363&CFTOKEN=79351162}
}

@INPROCEEDINGS{intel_pin,
  author = {Luk, Chi-Keung and Cohn, Robert and Muth, Robert and Patil, Harish
    and Klauser, Artur and Lowney, Geoff and Wallace, Steven and Reddi,
    Vijay Janapa and Hazelwood, Kim},
  title = {Pin: building customized program analysis tools with dynamic instrumentation},
  booktitle = {PLDI '05},
  pages = {190--200},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{madigan_gender_2007-1,
  author = {Elinor M. Madigan and Marianne Goodfellow and Jeffrey A. Stone},
  title = {Gender, perceptions, and reality: technological literacy among first-year
    students},
  journal = {{SIGCSE} Bull.},
  year = {2007},
  volume = {39},
  pages = {410--414},
  number = {1},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{micro06:taildup,
  author = {Bertrand A. Maher and Aaron Smith and Doug Burger and Kathryn S.
    McKinley},
  title = {{Merging Head and Tail Duplication for Convergent Hyperblock Formation}},
  booktitle = {Proceedings of the 39th Annual International Symposium on Microarchitecture},
  year = {2006},
  month = {December}
}

@INPROCEEDINGS{sentinel,
  author = {Mahlke, Scott A. and Chen, William Y. and Hwu, Wen-mei W. and Rau,
    B. Ramakrishna and Schlansker, Michael S.},
  title = {Sentinel scheduling for {VLIW} and superscalar processors},
  booktitle = {ASPLOS '92},
  pages = {238--247},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{ref:mahlke_micro92,
  author = {S.A. Mahlke and D.C. Lin and W.Y. Chen and R.E. Hank and R.A. Bringmann},
  title = {Effective compiler support for predicated execution using the hyperblock},
  booktitle = {Proceedings of the 25th Annual International Symposium on Microarchitecture},
  year = {1992},
  pages = {45--54},
  month = {June}
}

@INPROCEEDINGS{smartmemories,
  author = {Ken Mai and Tim Paaske and Nuwan Jayasena and Ron Ho and William
    J. Dally and Mark Horowitz},
  title = {{Smart Memories: A modular reconfigurable architecture.}},
  booktitle = {ISCA '00: Proceedings of the 27th Annual International Symposium
    on Computer Architecture},
  year = {2000},
  pages = {161-171},
  month = {June}
}

@INPROCEEDINGS{mtcmos,
  author = {H. Makino and Y. Tujihashi and K. Nii and C. Morishima and Y. Hayakawa},
  title = {{An auto-backgate-controlled MT-CMOS circuit}},
  booktitle = {{Proceedings Symposium on VLSI Circuits}},
  year = {1998},
  pages = {42--43}
}

@INPROCEEDINGS{yield0,
  author = {W. Maly and J. Deszczka},
  title = {{Yield estimation model for VLSI artwork evaluation}},
  booktitle = {Electronic Letters},
  year = {1983},
  volume = {19},
  pages = {226--227},
  month = {March}
}

@INPROCEEDINGS{yield:iccad06,
  author = {Murari Mani and Ashish K. Sing and Michael Orshansky},
  title = {Joint design-time and post-silicon minimization of parametric yield
    loss using adjustable robust optimization},
  booktitle = {{ICCAD '06: Proceedings of the 2006 International Conference on Computer-Aided
    Design}},
  year = {2006},
  pages = {19--26},
  doi = {http://doi.acm.org/10.1145/1233501.1233507},
  isbn = {1-59593-389-1},
  location = {San Jose, California}
}

@INPROCEEDINGS{MARCUELLO:MICRO99,
  author = {Pedro Marcuello and Jordi Tubella and Antonio Gonzalez},
  title = {Value Prediction for Speculative Multithreaded Architectures},
  booktitle = {Proceedings of the 32nd International Symposium on Microarchitecture,
    MICRO-32},
  year = {1999},
  pages = {230--236},
  month = {November},
  annote = {Paper studies performance of different value predictors for speculative
    multithreaded processors. The authors propose the increment predictor
    and evaluate its performance on Clustered Speculative Multithreaded
    architecture. The authors report that a 1-KB increment predictor
    achieves 73\% accuracy and 13\% lower performance than a perfect
    value predictor. }
}

@INPROCEEDINGS{dianavargals1,
  author = {Diana Marculescu and Siddharth Garg},
  title = {System-level process-driven variability analysis for single and multiple
    voltage-frequency island systems},
  booktitle = {{ICCAD '06: Proceedings of the 2006 International Conference on Computer-Aided
    Design}},
  year = {2006},
  pages = {541--546},
  doi = {http://doi.acm.org/10.1145/1233501.1233611},
  isbn = {1-59593-389-1},
  location = {San Jose, California}
}

@INPROCEEDINGS{dianavarenergy,
  author = {Diana Marculescu and Emil Talpes},
  title = {Variability and energy awareness: a microarchitecture-level perspective},
  booktitle = {DAC '05: Proceedings of the 42nd annual conference on Design automation},
  year = {2005},
  pages = {11--16},
  doi = {http://doi.acm.org/10.1145/1065579.1065588},
  isbn = {1-59593-058-2},
  location = {San Diego, California, USA}
}

@BOOK{beambot:book,
  title = {{The future for nitinol-propelled walking robots}},
  publisher = {IEEE Computer Society Press},
  year = {1998},
  author = {{Mark W. Tilden}},
  isbn = {0-8186-7408-3}
}

@TECHREPORT{billmark:techreport,
  author = {William R. Mark and Donald Fussell},
  title = {Real-Time Rendering Systems in 2010},
  institution = {Department of Computer Sciences, The University of Texas at Austin},
  year = {2005},
  number = {TR-05-18},
  address = {Austin, TX},
  month = {May},
  school = {The University of Texas at Austin}
}

@INPROCEEDINGS{cg2003,
  author = {William R. Mark and R. Steven Glanville and Kurt Akeley and Mark
    J. Kilgard},
  title = {{Cg: A System for Programming Graphics Hardware in a C-like Language}},
  booktitle = {Proceedings of the 30th Annual Conference on Computer Graphics},
  year = {2003}
}

@ARTICLE{gems:multifacet,
  author = {Milo M.K. Martin and Daniel J. Sorin and Bradford M. Beckmann and
    Michael R. Marty and Min Xu and Alaa R. Alameldeen and Kevin E. Moore
    and Mark D. Hill and and David A. Wood},
  title = {{Multifacet's General Execution-driven Multiprocessor Simulator (GEMS)
    Toolset}},
  journal = {Computer Architecture News (CAN)},
  year = {2005}
}

@INPROCEEDINGS{cherry,
  author = {Martinez, J.F. and Renau, J. and Huang, M.C. and Prvulovic, M.},
  title = {Cherry: Checkpointed early resource recycling in out-of-order microprocessors},
  booktitle = {MICRO '02},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{MARTINEZ:ASPLOS02,
  author = {Jos{\'e} F. Mart{\'\i}nez and Josep Torrellas},
  title = {Speculative Synchronization: Applying Thread-Level Speculation to
    Explicitly Parallel Applications},
  booktitle = {International Conference on Architectural Support for Programming
    Languages and Operating Systems ({ASPLOS})},
  year = {2002},
  pages = {18--29},
  address = {San Jose, CA},
  month = oct,
  annote = {The philosophy of Thread-Level Speculation (TLS) to explicitly parallel
    programs. These threads execute past active barriers, busy locks,
    and unset flags, and if a violation is detected, the offending thread
    is rolled back to the sync. point and restarted on the fly. Always
    keeping a safe thread in TLS guaratees forward progress. On 5 compiler
    and hand-parallelized applications, TLS shows an average 34\% reduction
    in the time lost due to syncronization, and an 7.4\% overall reduction
    in program execution time.}
}

@ARTICLE{Matzke97:Wire,
  author = {Doug Matzke},
  title = {Will Physical Scalability Sabotage Performance Gains?},
  journal = {IEEE Computer},
  year = {1997},
  volume = {30},
  pages = {37-39},
  number = {9},
  month = {September}
}

@ARTICLE{10.1109/VTEST.2004.1299220,
  author = {E. J. McCluskey and Ahmad Al-Yamani and James C.-M Li and Chao-Wen
    Tseng and Erik Volkerink and Francois-Fabien Ferhani and Edward Li
    and Subhasish Mitra},
  title = {ELF-Murphy Data on Defects and Test Sets},
  journal = {VLSI Test Symposium, IEEE},
  year = {2004},
  owner = {karu},
  timestamp = {2011.10.31}
}

@TECHREPORT{TRIPSISAMANUAL,
  author = {Robert McDonald and Ramadass Nagarajan and Karthikeyan Sankaralingam
    and Doug Burger and Stephen W. Keckler},
  title = {{TRIPS Instruction Set Architecture (ISA) Manual}},
  institution = {Department of Computer Sciences, The University of Texas at Austin},
  year = {2005},
  number = {TR-05-19},
  month = {May},
  school = {The University of Texas at Austin}
}

@TECHREPORT{MCFARLING:TR93,
  author = {McFarling, Scott},
  title = {{C}ombining {B}ranch {P}redictors},
  year = {1993},
  number = {TN-36},
  month = {June}
}

@INPROCEEDINGS{MCFARLING:ISCA86,
  author = {Scott McFarling and John Hennessy},
  title = {Reducing the cost of branches},
  booktitle = {Proceedings of the 13th annual International symposium on Computer
    Architecture},
  year = {1986},
  pages = {396--403},
  month = {June}
}

@TECHREPORT{ScaleWebPage,
  author = {K. S. McKinley and J. Burrill and B. Cahoon and J. E. B. Moss and
    Z. Wang and C. Weems},
  title = {{The Scale Compiler}},
  institution = {University of Massachusetts},
  year = {2001},
  note = {http://\-ali-\-www.\-cs.\-umass.\-edu/\-$\sim$scale/}
}

@INPROCEEDINGS{argus,
  author = {Meixner, Albert and Bauer, Michael E. and Sorin, Daniel},
  title = {Argus: Low-Cost, Comprehensive Error Detection in Simple Cores},
  booktitle = {MICRO '07},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{meixner_argus:_2008,
  author = {Albert Meixner and Michael E. Bauer and Daniel J. Sorin},
  title = {Argus: Low-Cost Comprehensive Error Detection in Simple Cores},
  journal = {IEEE Micro},
  year = {2008},
  volume = {28},
  pages = {52--59},
  number = {1},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{meixner_error_2007,
  author = {Albert Meixner and Daniel J. Sorin},
  title = {Error Detection Using Dynamic Dataflow Verification},
  booktitle = {Proceedings of the 16th International Conference on Parallel Architecture
    and Compilation Techniques},
  year = {2007},
  pages = {104--118},
  publisher = {{IEEE} Computer Society},
  abstract = {A significant fraction of the circuitry in a modern processor is dedicated
    to converting the linear instruction stream into a representation
    that allows the execution of instructions in data dependence order,
    rather than program order, to extract instruction level parallelism.
    All errors caused by hardware faults in this circuitry-- which includes
    the fetch and decode stages, renaming and scheduling logic, as well
    as the commit stage--will manifest themselves as incorrectly constructed
    dataflow graphs. Dynamic Dataflow Verification {(DDFV)} compares
    the dynamically constructed and executed dataflow graph to the expected
    dataflow graph of the static program binary, represented by a signature
    embedded in the instruction stream. The signature comparison enables
    comprehensive detection of transient errors, permanent errors, and
    design bugs in the dataflow circuitry. We show that {DDFV} detects
    errors with high probability, at a low hardware and performance cost.},
  isbn = {0-7695-2944-5},
  keywords = {fault detection},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1299042.1299115&coll=portal&dl=ACM}
}

@ARTICLE{219164,
  author = {Stephen Melvin and Yale Patt},
  title = {{Enhancing instruction scheduling with a block-structured ISA}},
  journal = {International Journal of Parallel Programming},
  year = {1995},
  volume = {23},
  pages = {221--243},
  number = {3},
  doi = {http://dx.doi.org/10.1007/BF02577867},
  issn = {0885-7458}
}

@INPROCEEDINGS{MENDELSON:DSN00,
  author = {Avi Mendelson and Neeraj Suri},
  title = {{Designing High-Performance and Reliable Superscalar Architectures:
    The Out of Order Reliable Superscalar (O3RS) Approach}},
  booktitle = {International Conference on Dependable Systems and Networks},
  year = {2000},
  pages = {473-481},
  month = {June}
}

@INPROCEEDINGS{Mercaldi:2006:IST:1168857.1168876,
  author = {Mercaldi, Martha and Swanson, Steven and Petersen, Andrew and Putnam,
    Andrew and Schwerin, Andrew and Oskin, Mark and Eggers, Susan J.},
  title = {Instruction scheduling for a tiled dataflow architecture},
  booktitle = {ASPLOS-XII}
}

@INPROCEEDINGS{Mercaldi:2006:MIP:1148109.1148137,
  author = {Mercaldi, Martha and Swanson, Steven and Petersen, Andrew and Putnam,
    Andrew and Schwerin, Andrew and Oskin, Mark and Eggers, Susan J.},
  title = {Modeling instruction placement on a spatial architecture},
  booktitle = {SPAA '06}
}

@MISC{MERCHANT:PATD00,
  author = {Amit A. Merchant and David J. Sager and Darrell D. Boggs},
  title = {Computer processor with a replay system },
  howpublished = {United States Patent 6,163,838},
  month = {December},
  year = {2000}
}

@MISC{MERCHANT:PATD00,
  author = {Amit A. Merchant and David J. Sager and Darrell D. Boggs},
  title = {Computer processor with a replay system },
  howpublished = {United States Patent 6,163,838},
  month = {December},
  year = {2000},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{MERCHANT:PATJ00,
  author = {Amit A. Merchant and David J. Sager and Darrell D. Boggs and Michael
    D. Upton},
  title = {Computer processor with a replay system having a plurality of checkers},
  howpublished = {United States Patent 6,094,717},
  month = {July},
  year = {2000}
}

@MISC{MERCHANT:PATJ00,
  author = {Amit A. Merchant and David J. Sager and Darrell D. Boggs and Michael
    D. Upton},
  title = {Computer processor with a replay system having a plurality of checkers},
  howpublished = {United States Patent 6,094,717},
  month = {July},
  year = {2000},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{Merritt,
  author = {Rick Merritt},
  title = {Power surge could create dark silicon},
  year = {2009},
  note = {http://www.eetimes.com/news/semi/showArtic le.jhtml?articleID=220900080},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{mesa_pruning_2007,
  author = {Mesa-Martinez, Francisco and Renau, Jose},
  title = {Effective Optimistic-Checker Tandem Core Design through Architectural
    Pruning},
  booktitle = {MICRO '07},
  pages = {236--248},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Mishra06tartan:evaluating,
  author = {Mahim Mishra and Timothy J. Callahan and Tiberiu Chelcea and Girish
    Venkataramani and Mihai Budiu and Seth C. Goldstein},
  title = {Tartan: Evaluating spatial computation for whole program execution},
  booktitle = {ASPLOS-XII}
}

@ARTICLE{HCI,
  author = {K. Mistry and B. Doyle},
  title = {{How do hot carriers degrade n-channel MOSFETs?}},
  journal = {IEEE Circuits and Devices Magazine},
  year = {1995},
  volume = {11},
  pages = {28--33},
  issue = {1}
}

@MISC{atifrag,
  author = {J. L. Mitchell},
  title = {{Radeon 9700 Shading (ATI Technologies, white paper)}},
  month = {July},
  year = {2002},
  institution = {ATI},
  key = {atifrag}
}

@MISC{atifrag,
  author = {J. L. Mitchell},
  title = {{Radeon 9700 Shading (ATI Technologies, white paper)}},
  month = {July},
  year = {2002},
  institution = {ATI},
  key = {atifrag},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{biser,
  author = {Mitra, Subhasish and Seifert, Norbert and Zhang, Ming and Shi, Quan
    and Kim, Kee Sup},
  title = {Robust System Design with Built-In Soft-Error Resilience},
  journal = {Computer},
  year = {2005},
  volume = {38},
  pages = {43--52},
  number = {2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{system370,
  author = {B. Moore and A. Padegs and R. Smith and W. Bucholz},
  title = {{Concepts of the System/370 Architecture}},
  booktitle = {Proceedings of the 14th Annual International Symposium on Computer
    Architecture},
  year = {1987},
  pages = {282-292},
  month = {June}
}

@ARTICLE{moore:ieeemicro04,
  author = {Charles R. Moore},
  title = {{Managing the Transition from Complexity to Elegance: Design Convergence}},
  journal = {IEEE Micro},
  year = {2004},
  volume = {24},
  pages = {79-80},
  number = {1}
}

@ARTICLE{MooresLaw,
  author = {Gordon E. Moore},
  title = {Cramming more components onto integrated circuits},
  journal = {Electronics},
  year = {1965},
  volume = {38},
  pages = {114--117},
  number = {8},
  month = {April},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{xbox360:warranty,
  author = {Peter Moore},
  title = {{Open Letter From Peter Moore. [Online].\\ Available at http://www.xbox.com/en-US/support/petermooreletter.htm\\
    Microsoft to Spend \$1.15 Billion for Xbox Repairs, New York Times
    Report.\\Available http://www.nytimes.com/2007/07/06/business/06soft.html?\_r=1\&ref=business}}
}

@MISC{xbox360:warranty,
  author = {Peter Moore},
  title = {{Open Letter From Peter Moore. [Online].\\ Available at http://www.xbox.com/en-US/support/petermooreletter.htm\\
    Microsoft to Spend \$1.15 Billion for Xbox Repairs, New York Times
    Report.\\Available http://www.nytimes.com/2007/07/06/business/06soft.html?\_r=1\&ref=business}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{intervalbook,
  title = {{Interval Analysis}},
  publisher = {Prentice Hall, Englewood Cliffs, NJ.},
  year = {1966},
  author = {R. E. Moore}
}

@INPROCEEDINGS{MOSHOVOS:ISCA97,
  author = {Andreas Moshovos and Scott E. Breach and T. N. Vijaykumar and Gurindar
    S. Sohi},
  title = {Dynamic Speculation and Synchronization of Data Dependences},
  booktitle = {Proceedings of the 24th Annual International Symposium on Computer
    Architecture},
  year = {1997},
  pages = {181-193},
  month = {June},
  annote = {The authors propose dynamic data dependence speculation techniques
    to predict if the execution of an instruction is likely to result
    in a data dependence mis-speculation and to provide synchronization
    needed to avoid a mis-speculation. The authors evaluate their techniques
    on the multiscalar architecture. The authors report that larger dynamic
    window sizes result in greater performance loss due to data dependence
    mis-speculation and conclude that prediction and synchronization
    can provide significant performance improvements. }
}

@ARTICLE{MOSHOVOS:IJPP99,
  author = {Andreas Moshovos and Gurindar S. Sohi},
  title = {Speculative Memory Cloaking and Bypassing},
  journal = {International Journal of Parallel Programming},
  year = {1999},
  month = {October}
}

@PHDTHESIS{Moshovos:1998:MDP:928835,
  author = {Moshovos, Andreas Ioannis},
  title = {Memory dependence prediction},
  year = {1998},
  note = {AAI9910423},
  isbn = {0-599-21638-7},
  owner = {karu},
  publisher = {The University of Wisconsin - Madison},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{sat-solver,
  author = {Matthew W. Moskewicz and Conor F. Madigan and Ying Zhao and Lintao
    Zhang and Sharad Malik},
  title = {Chaff: Engineering an Efficient SAT Solver},
  booktitle = {DESIGN AUTOMATION CONFERENCE},
  year = {2001},
  pages = {530--535}
}

@INPROCEEDINGS{demoura08,
  author = {Leonardo de Moura and Nikolaj Bj{\o}rner},
  title = {Z3: An Efficient {SMT} Solver},
  booktitle = {TACAS},
  year = {2008}
}

@INPROCEEDINGS{Mueller:SPAA99,
  author = {Silva M. Mueller},
  title = {On the scheduling of variable latency functional units},
  booktitle = {SPAA '99: Proceedings of the eleventh annual ACM symposium on Parallel
    algorithms and architectures},
  year = {1999},
  pages = {148--154},
  address = {New York, NY, USA},
  publisher = {ACM Press},
  doi = {http://doi.acm.org/10.1145/305619.305635},
  isbn = {1-58113-124-0},
  location = {Saint Malo, France}
}

@ARTICLE{nature2020b,
  author = {Stephen H. Muggleton},
  title = {{2020 Computing: Exceeding human limits}},
  journal = {Nature},
  year = {2006},
  volume = {440},
  pages = {409--410},
  month = {March}
}

@INPROCEEDINGS{MUKHERJEE:ISCA98,
  author = {S. S. Mukherjee and M. D. Hill},
  title = {Using Prediction to Accelerate Coherence Protocols},
  booktitle = {Proc. of the 25th Annual Int'l Symp. on Computer Architecture ({ISCA}'98)},
  year = {1998},
  pages = {179--190},
  month = {June},
  annote = {The paper develops and evaluates the cosmos coherence predictor for
    predicting the source and type of the next coherence message for
    a cache block using logic that is an extension of Yeh and Patt's
    two-level PAp predictor. Cosmos has prediction accuracies of 62\%
    to 93\% for 5 scientific applications running on 16 processors. Cosmos
    first uses a cache block address to get a <processor, message-type>
    tuples from a Message History Table and uses these tuples to index
    a Pattern history Table to obtain a <processor, message-type> prediction.
    Cosmos high prediction accuracies result from predictable coherence
    message patterns or signatures associated with specific cache block
    addresses. }
}

@INPROCEEDINGS{rmt,
  author = {Mukherjee, Shubhendu S. and Kontz, Michael and Reinhardt, Steven
    K.},
  title = {Detailed design and evaluation of redundant multithreading alternatives},
  booktitle = {ISCA '02},
  pages = {99--110},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{AVF,
  author = {Mukherjee, Shubhendu S. and Weaver, Christopher and Emer, Joel and
    Reinhardt, Steven K. and Austin, Todd},
  title = {A Systematic Methodology to Compute the Architectural Vulnerability
    Factors for a High-Performance Microprocessor},
  booktitle = {MICRO-36},
  year = {2003},
  pages = {29-39},
  isbn = {0-7695-2043-X},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{DBLP:conf:micro:MukherjeeWERA03,
  author = {Shubhendu S. Mukherjee and Christopher Weaver and Joel S. Emer and
    Steven K. Reinhardt and Todd M. Austin},
  title = {A Systematic Methodology to Compute the Architectural Vulnerability
    Factors for a High-Performance Microprocessor},
  booktitle = {{MICRO '03: Proceedings of the 39th Annual International Symposium
    on Microarchitecture}},
  year = {2003},
  pages = {29-42},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.acm.org/10.1145/956417.956570}
}

@INPROCEEDINGS{mukherjee_detailed_2002,
  author = {{S.S.} Mukherjee and M. Kontz and {S.K.} Reinhardt},
  title = {Detailed design and evaluation of redundant multi-threading alternatives},
  booktitle = {ISCA '02},
  pages = {99--110},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{mutlu_runahead_2003,
  author = {Mutlu, O. and Stark, J. and Wilkerson, C. and Patt, Y.N.},
  title = {Runahead execution: an alternative to very large instruction windows
    for out-of-order processors},
  booktitle = {HPCA '03},
  pages = {129-140},
  owner = {karu},
  timestamp = {2011.10.31}
}

@PHDTHESIS{diss06:nagarajan,
  author = {Ramadass Nagarajan},
  title = {{Design and Analysis of Technology Scalable Architectures, draft
    version, December 2006}},
  school = {The University of Texas at Austin, Department of Computer Sciences}
}

@INPROCEEDINGS{Nagarajan06:ISPASS,
  author = {Ramadass Nagarajan and Xia Chen and Robert G. McDonald and Doug Burger
    and Stephen W. Keckler},
  title = {{Critical Path Analysis of the TRIPS Architecture}},
  booktitle = {Proceedings of the IEEE International Symposium on Performance Analysis
    (ISPASS)},
  year = {2006},
  pages = {37-47},
  month = {March}
}

@INPROCEEDINGS{DBLP:conf/IEEEpact/NagarajanKBMLK04,
  author = {Ramadass Nagarajan and Sundeep K. Kushwaha and Doug Burger and Kathryn
    S. McKinley and Calvin Lin and Stephen W. Keckler},
  title = {Static Placement, Dynamic Issue (SPDI) Scheduling for EDGE Architectures},
  booktitle = {PACT '04}
}

@INPROCEEDINGS{NAGARAJAN:PACT04,
  author = {Ramadass Nagarajan and Sundeep K. Kushwaha and Doug Burger and Kathryn
    S. McKinley and Calvin Lin and Stephen W. Keckler},
  title = {{S}tatic {P}lacement, {D}ynamic {I}ssue ({SPDI}) {S}cheduling for
    {EDGE} {A}rchitectures},
  booktitle = {13th International Conference on Parallel Architecture and Compilation
    Techniques},
  year = {2004},
  pages = {74--84},
  month = {October},
  doi = {http://csdl.computer.org/comp/proceedings/pact/2004/2229/00/2229toc.htm}
}

@INPROCEEDINGS{Nagarajan01:GPA,
  author = {Ramadass Nagarajan and Karthikeyan Sankaralingam and Doug Burger
    and Stephen W. Keckler},
  title = {A Design Space Evaluation of Grid Processor Architectures},
  booktitle = {Proceedings of the 34th International Symposium on Microarchitecture},
  year = {2001},
  pages = {40-51},
  month = {December}
}

@INPROCEEDINGS{micro01:GRID,
  author = {Ramadass Nagarajan and Karthikeyan Sankaralingam and Stephen W. Keckler
    and Doug Burger},
  title = {{A Design Space Evaluation of Grid Processor Architectures}},
  booktitle = {Proceedings of the 34th Annual International Symposium on Microarchitecture},
  year = {2001},
  pages = {40--51},
  month = {December}
}

@INPROCEEDINGS{revive-io,
  author = {J. Nakano and P. Montesinos and K. Gharachorloo and J.Torrellas},
  title = {ReViveI/O: efficient handling of I/O in highly-available rollback-recovery
    servers},
  booktitle = {HPCA '06},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{reviveio_2006,
  author = {Jun Nakano and Pablo Montesinos and Kourosh Gharachorloo and Josep
    Torrellas},
  title = {ReViveI/O: Efficient handling of I/O in highlyavailable rollback-recovery
    servers},
  booktitle = {HPCA '06},
  pages = {203--214},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{DBLP:conf/edcc/NakkaSKI05,
  author = {Nithin Nakka and Giacinto Paolo Saggese and Zbigniew Kalbarczyk and
    Ravishankar K. Iyer},
  title = {An Architectural Framework for Detecting Process Hangs/Crashes.},
  booktitle = {{EDCC '05: Proceedings 5th European Dependable Computing Conference}},
  year = {2005},
  pages = {103-121},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://springerlink.metapress.com/openurl.asp?genre=article{\&}issn=0302-9743{\&}volume=3463{\&}spage=103}
}

@ARTICLE{1004311,
  author = {Gi-Joon Nam and Sakallah, K.A. and Rutenbar, R.A.},
  title = {A new FPGA detailed routing approach via search-based Boolean satisfiability},
  journal = {Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions
    on},
  year = {2002},
  volume = {21},
  number = {6}
}

@INPROCEEDINGS{narayanan_minebench_2006,
  author = {Narayanan, R. and Ozisikyilmaz, B. and Zambreno, J. and Memik, G.
    and Choudhary, A. },
  title = {MineBench: A Benchmark Suite for Data Mining Workloads},
  booktitle = {ISWC '06},
  pages = {182--188},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Narayanasamy:2005:BCR:1069807.1069994,
  author = {Narayanasamy, Satish and Pokam, Gilles and Calder, Brad},
  title = {BugNet: Continuously Recording Program Execution for Deterministic
    Replay Debugging},
  booktitle = {ISCA '05},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{variations:cad3,
  author = {Sani Nassif},
  title = {{Delay variability: sources, impacts and trends}},
  booktitle = {ISSCC '00: Solid-State Circuits Conference. Digest of Technical Papers},
  year = {2000},
  pages = {368-366}
}

@INPROCEEDINGS{NATARAJAN:ISLPED03,
  author = {Kartik Natarajan and Heather Hanson and Stephen W. Keckler and Charles
    R. Moore and Doug Burger},
  title = {Microprocessor Pipeline Energy Analysis},
  booktitle = {Proceedings of the International Symposium on Low Power Electronics
    and Design},
  year = {2003},
  month = {August}
}

@INPROCEEDINGS{DBLP:conf/isqed/NdaiLSR07,
  author = {Patrick Ndai and Shih-Lien Lu and Dinesh Somasekhar and Kaushik Roy},
  title = {Fine-Grained Redundancy in Adders},
  booktitle = {{ISQED '07: 8th International Symposium on Quality of Electronic
    Design}},
  year = {2007},
  pages = {317-321},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/ISQED.2007.75}
}

@INPROCEEDINGS{SLTP,
  author = {Nekkalapu, S. and Akkary, H. and Jothi, K. and Retnamma, R. and Xiaoyu
    Song},
  title = {A simple latency tolerant processor},
  booktitle = {ICCD '08},
  pages = {384--389},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{nepal:dac2005,
  author = {K. Nepal and R. I. Bahar and J. Mundy and W. R. Patterson and A.
    Zaslavsky},
  title = {{Designing logic circuits for probabilistic computation in the presence
    of noise}},
  booktitle = {DAC '05: Proceedings of the 42nd annual conference on Design automation},
  year = {2005},
  pages = {485--490},
  doi = {http://doi.acm.org/10.1145/1065579.1065706},
  isbn = {1-59593-058-2},
  location = {San Diego, California, USA}
}

@INPROCEEDINGS{dataparallelpredication1,
  author = {John R. Nickolls and Jochen Reusch},
  title = {{Autonomous SIMD flexibility in the MP-1 and MP-2}},
  booktitle = {SPAA '93},
  pages = {98--99}
}

@INPROCEEDINGS{dataparallelpredication1,
  author = {John R. Nickolls and Jochen Reusch},
  title = {{Autonomous SIMD flexibility in the MP-1 and MP-2}},
  booktitle = {SPAA '93: Proceedings of the 5th Annual ACM Symposium on Parallel
    Algorithms and Architectures},
  year = {1993},
  pages = {98--99},
  address = {New York, NY, USA},
  publisher = {ACM Press},
  location = {Velen, Germany},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{1095829,
  author = {Nightingale, Edmund B. and Chen, Peter M. and Flinn, Jason},
  title = {Speculative execution in a distributed file system},
  booktitle = {SOSP '05: Proceedings of the twentieth ACM symposium on Operating
    systems principles},
  year = {2005},
  pages = {191--205},
  isbn = {1-59593-079-5},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{DBLP:conf/aspdac/NoseS00,
  author = {Koichi Nose and Takayasu Sakurai},
  title = {{Optimization of $V_{DD}$ and $V_{TH}$ for low-power and high speed
    applications}},
  booktitle = {{ASP-DAC '00: Proceedings of Asia and South Pacific Design Automation
    Conference}},
  year = {2000},
  pages = {469-474},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.acm.org/10.1145/368434.368755}
}

@ARTICLE{variations:test0,
  author = {Nourani, M. and Radhakrishnan, A.},
  title = {{Testing On-Die Process Variation in Nanometer VLSI}},
  journal = {{IEEE Design and Test of Computers}},
  volume = {23},
  pages = {438--451},
  month = {June},
  issue = {6}
}

@ARTICLE{variations:cad4,
  author = {Mehrdad Nourani and Arun Radhakrishnan},
  title = {{Testing On-Die Process Variation in Nanometer VLSI}},
  journal = {{IEEE Design and Test}},
  year = {2006},
  volume = {23},
  pages = {438--451},
  number = {6},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MDT.2006.157},
  issn = {0740-7475},
  publisher = {IEEE Computer Society Press}
}

@MISC{nv30,
  author = {{NVIDIA Corp}},
  title = {{NV\_vertex\_program2. In NVIDIA OpenGL Extension Specifications.
    Jan. 2002.}},
  key = {nv30}
}

@MISC{nv30,
  author = {{NVIDIA Corp}},
  title = {{NV\_vertex\_program2. In NVIDIA OpenGL Extension Specifications.
    Jan. 2002.}},
  key = {nv30},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{nvidiafrag,
  author = {{NVIDIA Corp}},
  title = {{NV\_fragment\_program. In NVIDIA OpenGL Extension Specifications.
    Jan.2002.}},
  key = {nvidiafrag}
}

@MISC{nvidiafrag,
  author = {{NVIDIA Corp}},
  title = {{NV\_fragment\_program. In NVIDIA OpenGL Extension Specifications.
    Jan.2002.}},
  key = {nvidiafrag},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{guriminime,
  author = {Paramjit S. Oberoi and Gurindar S. Sohi},
  title = {{Parallelism in the Front-End.}},
  booktitle = {Proceedings of the 30th Annual International Symposium on Computer
    Architecture},
  year = {2003},
  pages = {230-240},
  month = {June}
}

@INPROCEEDINGS{ISCA04:synchroscalar,
  author = {John Oliver and Ravishankar Rao and Paul Sultana and Jedidiah Crandall
    and Erik Czernikowski and Leslie Jones IV and Diana Franklin and
    Venkatesh Akella and Frederic T. Chong},
  title = {{Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based
    Embedded Processor}},
  booktitle = {Proceedings of the 30th Annual International Symposium on Architecture},
  year = {2004},
  pages = {150--161},
  month = {June}
}

@INPROCEEDINGS{intrinsity,
  author = {Tim Olson},
  title = {{Advanced Processing Techniques Using the Intrinsity FastMATH Processor}},
  booktitle = {Embedded Processor Forum},
  year = {2002},
  month = {May}
}

@INPROCEEDINGS{imaginegraphics,
  author = {John D. Owens and Brucek Khailany and Brian Towles and William J.
    Dally},
  title = {{Comparing Reyes and OpenGL on a Stream Architecture}},
  booktitle = {Proc. of the 2002 SIGGRAPH / Eurographics Workshop on Graphics Hardware},
  year = {2002},
  pages = {47-56},
  moth = {September}
}

@INPROCEEDINGS{imaginegraphics,
  author = {John D. Owens and Brucek Khailany and Brian Towles and William J.
    Dally},
  title = {{Comparing Reyes and OpenGL on a Stream Architecture}},
  booktitle = {Proceedings of the 2002 SIGGRAPH / Eurographics Workshop on Graphics
    Hardware},
  year = {2002},
  pages = {47-56},
  moth = {September}
}

@INPROCEEDINGS{isca02:pajuelo,
  author = {Alex Pajuelo and Antonio Gonzalez and Mateo Valero},
  title = {{Speculative Dynamic Vectorization}},
  booktitle = {Proceedings of the 29th Annual International Symposium on Computer
    Architecture},
  year = {2002},
  pages = {271-280},
  month = {May}
}

@INPROCEEDINGS{palacharla,
  author = {S. Palacharla and N. P. Jouppi and J. E. Smith},
  title = {{Complexity-effective superscalar processors}},
  booktitle = {Proceedings of the 24th Annual International Symposium on Computer
    Architecture},
  year = {1997},
  pages = {206--218},
  month = {June}
}

@ARTICLE{breuer2007,
  author = {Zhaoliang Pan and Melvin A. Breuer},
  title = {{Estimating Error Rate in Defective Logic Using Signature Analysis}},
  journal = {{IEEE Transaction on Computers}},
  year = {2007},
  volume = {56},
  pages = {650--661},
  number = {5},
  doi = {http://dx.doi.org/10.1109/TC.2007.1017},
  issn = {0018-9340},
  publisher = {IEEE Computer Society}
}

@MISC{PANWAR:PATB00,
  author = {Ramesh Panwar and Ricky C. Hetherington},
  title = {Appartus for executing coded dependent instructions having variable
    latencies},
  howpublished = {United States Patent 5,987,594},
  month = {November},
  year = {1999}
}

@MISC{PANWAR:PATB00,
  author = {Ramesh Panwar and Ricky C. Hetherington},
  title = {Appartus for executing coded dependent instructions having variable
    latencies},
  howpublished = {United States Patent 5,987,594},
  month = {November},
  year = {1999},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{PAPADO:ISCA90,
  author = {Papadopoulos, G.M. and Culler, D.E.},
  title = {Monsoon: an explicit token-store architecture},
  booktitle = {Proceedings of the 17th Annual International Symposium on Computer
    Architecture},
  year = {1990},
  pages = {28-31},
  month = {May}
}

@ARTICLE{ppro,
  author = {Papworth, D.B.},
  title = {Tuning the Pentium Pro microarchitecture},
  journal = {Micro, IEEE},
  year = {1996},
  volume = {16},
  pages = {8 -15},
  number = {2},
  month = apr,
  doi = {10.1109/40.491458},
  issn = {0272-1732},
  keywords = {Pentium Pro microarchitecture;microprocessor;process technology;semiconductor
    process technology;microprocessor chips;},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Park:2008:EMS:1454115.1454140,
  author = {Park, Hyunchul and Fan, Kevin and Mahlke, Scott A. and Oh, Taewook
    and Kim, Heeseok and Kim, Hong-seok},
  title = {Edge-centric modulo scheduling for coarse-grained reconfigurable
    architectures},
  booktitle = {PACT '08}
}

@INPROCEEDINGS{k._pattabiraman_dynamic_2006,
  author = {K. Pattabiraman and {G.P.} Saggese and D. Chen and Z. Kalbarczyk
    and {R.K.} Iyer},
  title = {Dynamic Derivation of {Application-Specific} Error Detectors and
    their Implementation in Hardware},
  booktitle = {Dependable Computing Conference, 2006. {EDCC} '06. Sixth European},
  year = {2006},
  pages = {97--108},
  abstract = {This paper proposes a novel technique for preventing a wide range
    of data errors from corrupting the execution of applications. The
    proposed technique enables automated derivation of fine-grained,
    application-specific error detectors. An algorithm based on dynamic
    traces of application execution is developed for extracting the set
    of error detector classes, parameters, and locations in order to
    maximize the error detection coverage for a target application. The
    paper also presents an automatic framework for synthesizing the set
    of detectors in hardware to enable low-overhead runtime checking
    of the application execution. Coverage (evaluated using fault injection)
    of the error detectors derived using the proposed methodology, the
    additional hardware resources needed, and performance overhead for
    several benchmark programs are also reported},
  doi = {{10.1109/EDCC.2006.9}},
  keywords = {application-specific error detectors,automated error detector derivation,dynamic
    application execution traces,error handling,fault injection,invariants,runtime
    checking,software fault tolerance},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{patwardhan_dna-simd_2006,
  author = {Patwardhan,, Jaidev P. and Johri,, Vijeta and Dwyer,, Chris and Lebeck,,
    Alvin R.},
  title = {A defect tolerant self-organizing nanoscale SIMD architecture},
  booktitle = {ASPLOS-XII},
  year = {2006},
  pages = {241--251},
  isbn = {1-59593-451-0},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{nbti1,
  author = {Paul, B.C. and Kunhyuk Kang and Kufluoglu, H. and Ashraful Alam,
    M. and Roy, K.},
  title = {Temporal Performance Degradation under NBTI: Estimation and Design
    for Improved Reliability of Nanoscale Circuits},
  booktitle = {DATE '06},
  pages = {1-6},
  doi = {10.1109/DATE.2006.244119},
  keywords = {integrated circuit reliability, logic circuits, logic design, nanoelectronics10
    years, logic circuits, nanoscale circuit reliability, negative bias
    temperature instability, temporal performance degradation, temporal
    reliability degradation, threshold voltage},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{extn:mmx,
  author = {Alex Peleg and Uri Weiser},
  title = {{MMX Technology Extension to the Intel Architecture}},
  journal = {IEEE Micro},
  year = {1996},
  volume = {16},
  pages = {42-50},
  number = {4},
  address = {Los Alamitos, CA, USA},
  doi = {http://doi.ieeecomputersociety.org/10.1109/40.526924},
  issn = {0272-1732},
  publisher = {IEEE Computer Society}
}

@INPROCEEDINGS{isscc05:cell,
  author = {D. Pham and S. Asano and M. Bolliger and M. N. Day and H. P. Hofstee
    and C. Johns and J. Kahle and A. Kameyama and J. Keaty and Y. Masubuchi
    and M. Riley and D. Shippy and D. Stasiak and M. Suzuoki and M. Wang
    and J. Warnock and S. Weitzel and D. Wendel and T. Yamazaki and K.
    Yazawa},
  title = {{The Design and Implementation of a First-Generation CELL Processor}},
  booktitle = {IEEE International Solid-State Circuits Symposium},
  year = {2005},
  month = {February}
}

@BOOK{anisotropicfiltering,
  title = {{Design and Implementation of a Physically-Based Rendering System}},
  publisher = {Morgan Kaufmann},
  year = {2003},
  author = {Matt Pharr and Greg Humphreys},
  isbn = {012553180X},
  key = {anisotropicfiltering}
}

@ARTICLE{dfmrules:2006a,
  author = {Fedor G. Pikus},
  title = {{Integrated DFM framework for dynamic yield optimization}},
  journal = {Proceedings of SPIE, Photomask Technology},
  year = {2006},
  volume = {6349}
}

@INPROCEEDINGS{pistol_architectural_2009,
  author = {Constantin Pistol and Wutichai Chongchitmate and Christopher Dwyer
    and Alvin R. Lebeck},
  title = {Architectural implications of nanoscale integrated sensing and computing},
  booktitle = {ASPLOS-XIV},
  year = {2009},
  pages = {13--24},
  abstract = {This paper explores the architectural implications of integrating
    computation and molecular probes to form nanoscale sensor processors
    {(nSP).} We show how {nSPs} may enable new computing domains and
    automate tasks that currently require expert scientific training
    and costly equipment. This new application domain severely constrains
    {nSP} size, which significantly impacts the architectural design
    space. In this context, we explore {nSP} architectures and present
    an {nSP} design that includes a simple accumulator-based {ISA,} sensors,
    limited memory and communication transceivers. To reduce the application
    memory footprint, we introduce the concept of instruction-fused sensing.
    We use simulation and analytical models to evaluate {nSP} designs
    executing a representative set of target applications. Furthermore,
    we propose a candidate {nSP} technology based on optical Resonance
    Energy Transfer {(RET)} logic that enables the small size required
    by the application domain; our smallest design is about the size
    of the largest known virus. We also show laboratory results that
    demonstrate initial steps towards a prototype.},
  comment = {{"Carbon} nanotube and ring-gated nanorod {FETs} are hopeful candidates,
    but obtaining control over the precise device length and precise
    placement for arbitrary patterns remain open challenges."},
  doi = {10.1145/1508244.1508247},
  isbn = {978-1-60558-406-5},
  keywords = {alternative technologies,biological computing,instruction fused computing,nanocomputing,new
    computing domain},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1508244.1508247&coll=&dl=GUIDE}
}

@ARTICLE{diskless_1998,
  author = {James S. Plank and Kai Li and Michael A. Puening},
  title = {Diskless Checkpointing},
  journal = {IEEE Trans. on Parallel and Distributed Systems},
  year = {1998},
  volume = {9},
  pages = {972-986},
  number = {10},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{image:dft2006,
  author = {Ilia Polian and Bernd Becker and Masato Nakasato and Satoshi Ohtake
    and Hideo Fujiwara},
  title = {Low-Cost Hardening of Image Processing Applications Against Soft
    Errors},
  booktitle = {DFT '06: Proceedings of the 21st IEEE International Symposium on
    on Defect and Fault-Tolerance in VLSI Systems},
  year = {2006},
  pages = {274--279},
  doi = {http://dx.doi.org/10.1109/DFT.2006.40},
  isbn = {0-7695-2706-X}
}

@INPROCEEDINGS{304168,
  author = {Pomeranz, Irith and Reddy, Sudhakar M.},
  title = {An efficient non-enumerative method to estimate path delay fault
    coverage},
  booktitle = {ICCAD},
  year = {1992},
  pages = {560--567},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Ponomarev01:ReducingPower,
  author = {Dmitry Ponomarev and Gurhan Kucuk and Kanad Ghose},
  title = {{Reducing power requirements of instruction scheduling through dynamic
    allocation of multiple datapath resources}},
  booktitle = {Proceedings of the 34th Annual International Symposium on Microarchitecture},
  year = {2001},
  pages = {90-101},
  month = {June}
}

@INPROCEEDINGS{10.1109/MICRO.2001.991105,
  author = {Michael Powell and Amit Agrawal and T.N. Vijaykumar and Babak Falsafi
    and Kaushik Roy},
  title = {Reducing Set-Associative Cache Energy via Way-Prediction and Selective
    Direct-Mapping},
  booktitle = {MICRO 34},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{gatedvdd1,
  author = {Michael Powell and Se-Hyun Yang and Babak Falsafi and Kaushik Roy
    and T. N. Vijaykumar},
  title = {{Gated-Vdd: A circuit technique to reduce leakage in deep-submicron
    cache memories}},
  booktitle = {{ISLPED '00: Proceedings of International Symposium on Low Power
    Electronics and Design}},
  year = {2000},
  pages = {90--95},
  month = {July}
}

@INPROCEEDINGS{arch_salvaging,
  author = {Powell, Michael D. and Biswas, Arijit and Gupta, Shantanu and Mukherjee,
    Shubhendu S.},
  title = {Architectural core salvaging in a multi-core processor for hard-error
    tolerance},
  booktitle = {ISCA '09},
  pages = {93--104},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{algoFT99,
  author = {Paula Prata and Jo\={a}o Gabriel Silva},
  title = {Algorithm Based Fault Tolerance versus Result-Checking for Matrix
    Computations},
  booktitle = {FTCS '99: Proceedings of the Twenty-Ninth Annual International Symposium
    on Fault-Tolerant Computing},
  year = {1999},
  pages = {4},
  isbn = {0-7695-0213-X}
}

@INPROCEEDINGS{prvulovic_revive:_2002,
  author = {M. Prvulovic and Zheng Zhang and J. Torrellas},
  title = {{ReVive}: Cost-effective architectural support for rollback recovery
    in shared-memory multiprocessors},
  booktitle = {ISCA '02},
  pages = {111--122},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{revive,
  author = {Prvulovic, Milos and Zhang, Zheng and Torrellas, Josep},
  title = {ReVive: cost-effective architectural support for rollback recovery
    in shared-memory multiprocessors},
  booktitle = {ISCA '02},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{spiral,
  author = {Markus P�schel and Jos� Moura and Jeremy Johnson and David Padua
    and Manuela Veloso and Bryan Singer and Jianxin Xiong and Franz Franchetti
    and Aca Gacic and Yevgen Voronenko and Kang Chen and Robert W. Johnson
    and Nick Rizzolo},
  title = {{SPIRAL: Code Generation for DSP Transforms}},
  journal = {{Proceedings of the IEEE special issue on Program Generation, Optimization,
    and Adaptation}},
  year = {2005},
  pages = {232--275},
  number = {2},
  volumne = {93}
}

@INPROCEEDINGS{isca02:raasch,
  author = {Steven E. Raasch and Nathan L. Binkert and Steven K. Reinhardt},
  title = {{A Scalable Instruction Queue Design Using Dependence Chains}},
  booktitle = {Proceedings of the 29th Annual International Symposium on Computer
    Architecture},
  year = {2002},
  pages = {318-327},
  month = {June}
}

@TECHREPORT{versatality2004,
  author = {Rabbah, Rodric and Ian Bratt and Krste Asanovic and Anant Agarwal},
  title = {{Versatility and VersaBench: A New Metric and a Benchmark Suite for
    Flexible Architectures}},
  institution = {Massachusetts Institute of Technology},
  year = {2004},
  number = {MIT-LCS-TM-646)},
  month = {June}
}

@INPROCEEDINGS{racunas_perturbation-based_2007,
  author = {P. Racunas and K. Constantinides and S. Manne and {S.S.} Mukherjee},
  title = {Perturbation-based Fault Screening},
  booktitle = {{HPCA-13}},
  year = {2007},
  pages = {169--180},
  abstract = {Fault screeners are a new breed of fault identification technique
    that can probabilistically detect if a transient fault has affected
    the state of a processor. We demonstrate that fault screeners function
    because of two key characteristics. First, we show that much of the
    intermediate data generated by a program inherently falls within
    certain consistent bounds. Second, we observe that these bounds are
    often violated by the introduction of a fault. Thus, fault screeners
    can identify faults by directly watching for any data inconsistencies
    arising in an application's behavior. We present an idealized algorithm
    capable of identifying over 85\% of injected faults on the {SpecInt}
    suite and over 75\% overall. Further, in a realistic implementation
    on a simulated {Pentium-III-like} processor, about half of the errors
    due to injected faults are identified while still in speculative
    state. Errors detected this early can be eliminated by a pipeline
    flush. In this paper, we present several hardware-based versions
    of this screening algorithm and show that flushing the pipeline every
    time the hardware screener triggers reduces overall performance by
    less than 1\%},
  doi = {{10.1109/HPCA.2007.346195}},
  keywords = {data inconsistencies,error detection,fault identification,fault location,invariants,microprocessor
    chips,perturbation-based fault screening,screening algorithm,simulated
    {Pentium-III-like} {processor,SpecInt,transient} fault},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{ref:cdma,
  author = {S. Rajagopal and S. Rixner and J. Cavallaro},
  title = {A programmable baseband processor design for software defined radios},
  booktitle = {Proceedings of the IEEE International Midwest Symposium on Circuits
    and Systems},
  year = {2002},
  pages = {413-416}
}

@INPROCEEDINGS{sle,
  author = {Rajwar, Ravi and Goodman, James R.},
  title = {Speculative lock elision: enabling highly concurrent multithreaded
    execution},
  booktitle = {MICRO '01},
  pages = {294--305},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{RAJWAR:ASPLOS02,
  author = {R. Rajwar and J. R. Goodman},
  title = {Transactional Lock-Free Execution},
  booktitle = {Proceedings of the Tenth International Conference on Architectural
    Support for Programming Languages and Operating Systems ({ASPLOS})},
  year = {2002},
  month = {Oct},
  annote = {The paper proposes Transactional Lock Removel as a technique for
    executing a program that uses a lock-based synchronization in a lock-free
    manner, even in the presence of conflicts, without programmer support
    or software changes. TLR uses SLE as an enabling mechanism but in
    addition also uses timestamp-based conflict resolution scheme to
    provide lock-free execution even in the presence of data conflicts.
    TLR improves programmability, performance, and stability of lock0based
    programs. }
}

@INPROCEEDINGS{RAJWAR:MICRO01,
  author = {R. Rajwar and J. R. Goodman},
  title = {Speculative lock elision: Enabling highly concurrent multithreaded
    execution},
  booktitle = {Proceedings of the 34th International Symposium on Microarchitecture,
    {MICRO-34}},
  year = {2001},
  pages = {294 - 305},
  month = {Dec},
  annote = {The paper proposes Speculative Lock Elision (SLE) as a technique
    to avoid serialization of threads due to critical sections. Synchronization
    instructions are identified and speculatively elided assuming that
    critical sections do not conflict. Misspeculation due to inter-thread
    data conflicts is detected using existing cache mechanisms and rollback
    is used for recovery. After a predetermined number of failed attempts,
    the lock is aquired to ensure that the proram doesn't livelock. }
}

@INPROCEEDINGS{NBTI0,
  author = {Sanjay Rangan and Neal Mielke and Everett C.C. Yeh},
  title = {{Universal recovery behavior of negative bias temperature instability
    [PMOSFETs]}},
  booktitle = {IEDM '03},
  pages = {14.3.1--14.3.4},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{NBTI0,
  author = {Sanjay Rangan and Neal Mielke and Everett C.C. Yeh},
  title = {{Universal recovery behavior of negative bias temperature instability
    [PMOSFETs]}},
  booktitle = {IEDM '03: IEEE International Electron Devices Meeting, Technical
    Digest},
  year = {2003},
  pages = {14.3.1--14.3.4},
  month = {December}
}

@INPROCEEDINGS{ref:franklin98,
  author = {N. Ranganathan and M. Franklin},
  title = {An Empirical Study of Decentralized {ILP} Execution Models},
  booktitle = {8th International Conference on Architectural Support for Programming
    Languages and Operating Systems},
  year = {1998},
  pages = {272--281},
  month = {October}
}

@TECHREPORT{Ranganathan02:Branch,
  author = {Nitya Ranganathan and Ramadass Nagarajan and Doug Burger and Stephen
    W. Keckler},
  title = {Combining Hyperblocks and Exit Prediction to Increase Front-End Bandwidth
    and Performance},
  institution = {Department of Computer Sciences, The University of Texas at Austin},
  year = {2002},
  number = {TR-02-41},
  address = {Austin, TX},
  month = {September},
  school = {The University of Texas at Austin}
}

@ARTICLE{journalsupercomputing93:rau,
  author = {B. Ramakrishna Rau and Joseph A. Fisher},
  title = {Instruction-Level Parallel Processing: History, Overview, and Perspective},
  journal = {The Journal of Supercomputing},
  year = {1993},
  volume = {7},
  pages = {9-50},
  number = {1}
}

@INPROCEEDINGS{Rebaudengo:dft2006,
  author = {M. Rebaudengo and L. Sterpone and M. Violante and Cristiana Bolchini
    and Antonio Miele and Donatella Sciuto},
  title = {Combined software and hardware techniques for the design of reliable
    IP processors},
  booktitle = {DFT '06: Proceedings of the 21st IEEE International Symposium on
    on Defect and Fault-Tolerance in VLSI Systems},
  year = {2006},
  pages = {265--273},
  publisher = {IEEE Computer Society},
  doi = {http://dx.doi.org/10.1109/DFT.2006.18},
  isbn = {0-7695-2706-X}
}

@INPROCEEDINGS{NBTI3,
  author = {V. Reddy and A.T. Krishnan and A. Marshall and J. Rodriguez and S.
    Natarajan and T. Rost and S. Krishnan},
  title = {{Impact of NBTI on digital circuit reliability}},
  booktitle = {{IEEE Reliability Physics Symposium}},
  year = {2002},
  pages = {248--254}
}

@INPROCEEDINGS{REINHARDT:ISCA00,
  author = {Steven K Reinhardt and Shubhendu Mukherjee},
  title = {{Transient Fault Detection via Simultaneous Multithreading}},
  booktitle = {International Symposium on Computer Architecture},
  year = {2000},
  pages = {25-36},
  month = {July}
}

@INPROCEEDINGS{CALDER:MICRO98,
  author = {Glenn Reinman and Brad Calder},
  title = {Predictive Techniques for Agggressive Load Speculation},
  booktitle = {Proceedings of the 31st Annual ACM/IEEE International Symposium on
    Microarchitecture, MICRO-98},
  year = {1998},
  pages = {127-137},
  month = {Dec}
}

@ARTICLE{reis_s.s.:_2006,
  author = {George A Reis and Jonathan Chang and David I August},
  title = {{S.S.:} Configurable Transient Fault Detection via Dynamic Binary
    Translation},
  journal = {In: Proceedings of the 2nd Workshop on Architectural Reliability},
  year = {2006},
  doi = {10.1.1.80.584},
  keywords = {fault detection},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://serv1.ist.psu.edu:8080/viewdoc/summary?doi=10.1.1.80.584}
}

@ARTICLE{reis_software-controlled_2005,
  author = {George A. Reis and Jonathan Chang and Neil Vachharajani and Ram Rangan
    and David I. August and Shubhendu S. Mukherjee},
  title = {Software-controlled fault tolerance},
  journal = {{ACM} Trans. on Architecture and Code Optimization},
  year = {2005},
  volume = {2},
  pages = {366--396},
  number = {4},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{reis_design_2005,
  author = {{G.A.} Reis and J. Chang and N. Vachharajani and {S.S.} Mukherjee
    and R. Rangan and {D.I.} August},
  title = {Design and evaluation of hybrid fault-detection systems},
  booktitle = {Computer Architecture, 2005. {ISCA} '05. Proceedings. 32nd International
    Symposium on},
  year = {2005},
  pages = {148--159},
  abstract = {As chip densities and clock rates increase, processors are becoming
    more susceptible to transient faults that can affect program correctness.
    Up to now, system designers have primarily considered hardware-only
    and software-only fault-detection mechanisms to identify and mitigate
    the deleterious effects of transient faults. These two fault-detection
    systems, however, are extremes in the design space, representing
    sharp trade-offs between hardware cost, reliability, and performance.
    In this paper, we identify hybrid hardware/software fault-detection
    mechanisms as promising alternatives to hardware-only and software-only
    systems. These hybrid systems offer designers more options to fit
    their reliability needs within their hardware and performance budgets.
    We propose and evaluate {CRAFT,} a suite of three such hybrid techniques,
    to illustrate the potential of the hybrid approach. For fair, quantitative
    comparisons among hardware, software, and hybrid systems, we introduce
    a new metric, mean work to failure, which is able to compare systems
    for which machine instructions do not represent a constant unit of
    work. Additionally, we present a new simulation framework which rapidly
    assesses reliability and does not depend on manual identification
    of failure modes. Our evaluation illustrates that {CRAFT,} and hybrid
    techniques in general, offer attractive options in the fault-detection
    design space.},
  doi = {{10.1109/ISCA.2005.21}},
  isbn = {1063-6897 },
  keywords = {fault detection,fault tolerance,hardware,software},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{rinard:ics2006,
  author = {Martin Rinard},
  title = {Probabilistic accuracy bounds for fault-tolerant computations that
    discard tasks},
  booktitle = {ICS '06: Proceedings of the 20th annual international conference
    on Supercomputing},
  year = {2006},
  pages = {324--334},
  doi = {http://doi.acm.org/10.1145/1183401.1183447},
  isbn = {1-59593-282-8},
  location = {Cairns, Queensland, Australia}
}

@INPROCEEDINGS{rinard:oopsal2003,
  author = {Martin Rinard},
  title = {Acceptability-oriented computing},
  booktitle = {OOPSLA '03: 18th annual ACM SIGPLAN conference on Object-oriented
    programming, systems, languages, and applications},
  year = {2003},
  pages = {221--239},
  doi = {http://doi.acm.org/10.1145/949344.949402},
  isbn = {1-58113-751-6},
  location = {Anaheim, CA, USA}
}

@INPROCEEDINGS{rinard:osdi2004,
  author = {Martin Rinard and Cristian Cadar and Daniel Dumitran and Daniel M.
    Roy and Tudor Leu and William S. Beebee},
  title = {Enhancing server availability and security through failure-oblivious
    computing},
  booktitle = {OSDI'04: Proceedings of the 6th conference on Symposium on Opearting
    Systems Design \& Implementation},
  year = {2004},
  pages = {21--21},
  location = {San Francisco, CA}
}

@INPROCEEDINGS{rinard:oopsla2005,
  author = {Martin Rinard and Cristian Cadar and Huu Hai Nguyen},
  title = {Exploring the acceptability envelope},
  booktitle = {OOPSLA '05: Companion to the 20th annual ACM SIGPLAN conference on
    Object-oriented programming, systems, languages, and applications},
  year = {2005},
  pages = {21--30},
  doi = {http://doi.acm.org/10.1145/1094855.1094866},
  isbn = {1-59593-193-7},
  location = {San Diego, CA, USA}
}

@INPROCEEDINGS{imagine,
  author = {Scott Rixner and William J. Dally and Ujval J. Kapasi and Brucek
    Khailany and Abelardo Lopez-Lagunas and Peter R. Mattson and John
    D. Owens},
  title = {A Bandwidth-efficient Architecture for Media Processing},
  booktitle = {Proceedings of the 31st Annual International Symposium on Microarchitecture},
  year = {1998},
  pages = {3-13},
  month = {December},
  url = {citeseer.nj.nec.com/rixner98bandwidthefficient.html}
}

@INPROCEEDINGS{Rixner1998:Imagine,
  author = {Scott Rixner and William J. Dally and Ujval J. Kapasi and Brucek
    Khailany and Abelardo Lopez-Lagunas and Peter R. Mattson and John
    D. Owens},
  title = {A Bandwidth-Efficient Architecture for Media Processing},
  booktitle = {Proceedings on the 31st Annual International Symposium on Microarchitecture},
  year = {1998},
  pages = {3-13},
  month = {December}
}

@BOOK{systolicarrays,
  title = {{Systolic Arrays}},
  publisher = {Institute of Physics Publishing},
  year = {1987},
  author = {{Roddy Urquhart and Will Moore and Andrew McCabe}}
}

@INPROCEEDINGS{romanescu_core_2008,
  author = {Bogdan F. Romanescu and Daniel J. Sorin},
  title = {Core cannibalization architecture: improving lifetime chip performance
    for multicore processors in the presence of hard faults},
  booktitle = {Proceedings of the 17th international conference on Parallel architectures
    and compilation techniques},
  year = {2008},
  pages = {43--51},
  address = {Toronto, Ontario, Canada},
  publisher = {{ACM}},
  abstract = {To improve the lifetime performance of a multicore chip with simple
    cores, we propose the Core Cannibalization Architecture {(CCA).}
    A chip with {CCA} provisions a fraction of the cores as cannibalizable
    cores {(CCs).} In the absence of hard faults, the {CCs} function
    just like normal cores. In the presence of hard faults, the {CCs}
    can be cannibalized for spare parts at the granularity of pipeline
    stages. We have designed and laid out {CCA} chips composed of multiple
    {OpenRISC} 1200 cores. Our results show that {CCA} improves the chips'
    lifetime performances, compared to chips without {CCA.}},
  doi = {10.1145/1454115.1454124},
  isbn = {978-1-60558-282-5},
  keywords = {fault recovery,fault tolerance,hardware,lifetime performance,multicore,reliability},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1454115.1454124&coll=GUIDE&dl=ACM&type=series&idx=SERIES10924&part=series&WantType=Proceedings&title=PACT}
}

@INPROCEEDINGS{NBTI1,
  author = {G. La. Rosa and S. Rauch and F.Guarin},
  title = {{New Phenomena in Dev. Rel. Phys. of advanced CMOS submicron technologies}},
  booktitle = {{IRPS Tutorial}},
  year = {2001}
}

@INPROCEEDINGS{ROTENBERG:ISFC98,
  author = {Eric Rotenberg},
  title = {{AR/SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors}},
  booktitle = {International Symposium on Fault-Tolerant Computing},
  year = {1998},
  pages = {84-91}
}

@INPROCEEDINGS{ref:traceprocessors,
  author = {E. Rotenberg and Q. Jacobson and Y. Sazeides and J. Smith},
  title = {Trace Processors},
  booktitle = {Proceedings of the 30th Annual International Symposium on Microarchitecture},
  year = {1997},
  pages = {138--148},
  month = {December}
}

@INPROCEEDINGS{ROTENBERG:MICRO97,
  author = {Eric Rotenberg and Quinn Jacobson and Yiannakis Sazeides and Jim
    Smith},
  title = {{Trace processors }},
  booktitle = {Proceedings of the 30th annual ACM/IEEE international symposium on
    Microarchitecture},
  year = {1997},
  pages = {138--148},
  month = {December}
}

@INPROCEEDINGS{Rotenberg:Control,
  author = {Eric Rotenberg and Quinn Jacobson and James E. Smith},
  title = {A Study of Control Independence in Superscalar Processors},
  booktitle = {Proceedings of The Fifth International Symposium on High-Performance
    Computer Architecture (HPCA'99)},
  year = {1999},
  pages = {115--124},
  month = {January}
}

@INPROCEEDINGS{ROTH:MICRO00,
  author = { Amir Roth and Gurindar S. Sohi},
  title = {Register integration: a simple and efficient implementation of squash
    reuse },
  booktitle = {Proceedings of the 33rd Annual ACM/IEEE International Symposium on
    Microarchitecture},
  year = {2000},
  pages = {223--234},
  month = {December}
}

@INPROCEEDINGS{variations:devices2,
  author = {G Roy and F Adamu-Lema and A R Brown and S Roy and A Asenov},
  title = {{Intrinsic parameter fluctuations in conventional MOSFETs until the
    end of the ITRS: A statistical simulation study}},
  booktitle = {NPMS/SIMD '05: Proceedings of the 7th International Conference on
    New Phenomena in Mesoscopic Systems and the 5th International Conference
    on Surfaces and Interfaces in Mesoscopic Devices},
  year = {2005},
  pages = {35--36}
}

@INPROCEEDINGS{gatedvdd0,
  author = {Kaushik Roy},
  title = {{Leakage power reduction in low-voltage CMOS designs}},
  booktitle = {{IEEE International Conference on Electronics, Circuits and Systems}},
  year = {1998},
  pages = {167--173}
}

@ARTICLE{cray1,
  author = {Richard M. Russell},
  title = {{The CRAY-1 Computer System}},
  journal = {{Communications of the ACM}},
  year = {1978},
  volume = {22},
  pages = {64-72},
  number = {1},
  month = {January}
}

@PHDTHESIS{diss05:ALP,
  author = {R Saasnka},
  title = {{ALP: Energy Efficient Support for All Levels of Parallelism for
    Complex Media Applications}},
  school = {University of Illinois at Urbana-Champaign, Department of Computer
    Sciences},
  year = {2005},
  month = {July}
}

@TECHREPORT{grace:uiuc,
  author = {Daniel Grobe Sachs and Wanghong Yuan and Christopher J. Hughes and
    Albert Harris and Sarita V. Adve},
  title = {{GRACE: A Hierarchical Adaptation Framework for Saving Energy}},
  institution = { Computer Science, University of Illinois},
  year = {2004},
  number = {UIUCDCS-R-2004-2409},
  month = {February}
}

@INPROCEEDINGS{DBLP:conf/dsn/SaggeseVKI05,
  author = {Giacinto Paolo Saggese and Anoop Vetteth and Zbigniew Kalbarczyk
    and Ravishankar K. Iyer},
  title = {Microprocessor Sensitivity to Failures: Control vs Execution and
    Combinational vs Sequential Logic.},
  booktitle = {{DSN '05: International Conference on Dependable Systems and Networks}},
  year = {2005},
  pages = {760-769},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/DSN.2005.63}
}

@ARTICLE{DBLP:journals/micro/SaggeseWKPI05,
  author = {Giacinto Paolo Saggese and Nicholas J. Wang and Zbigniew Kalbarczyk
    and Sanjay J. Patel and Ravishankar K. Iyer},
  title = {{An Experimental Study of Soft Errors in Microprocessors}},
  journal = {IEEE Micro},
  year = {2005},
  volume = {25},
  pages = {30-39},
  number = {6},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/MM.2005.104}
}

@INPROCEEDINGS{saggese_microprocessor_2005,
  author = {{G.P.} Saggese and A. Vetteth and Z. Kalbarczyk and Ravishankar Iyer},
  title = {Microprocessor sensitivity to failures: control vs. execution and
    combinational vs. sequential logic},
  booktitle = {Dependable Systems and Networks, 2005. {DSN} 2005. Proceedings. International
    Conference on},
  year = {2005},
  pages = {760--769},
  abstract = {The goal of this study is to characterize the impact of soft errors
    on embedded processors. We focus on control versus speculation logic
    on one hand, and combinational versus sequential logic on the other.
    The target system is a gate-level implementation of a {DLX-like}
    processor. The synthesized design is simulated, and transients are
    injected to stress the processor while it is executing selected applications.
    Analysis of the collected data shows that fault sensitivity of the
    combinational logic (4.2\% for a fault duration of one clock cycle)
    is not negligible, even though it is smaller than the fault sensitivity
    of flip-flops (10.4\%). Detailed study of the error impact, measured
    at the application level, reveals that errors in speculation and
    control blocks collectively contribute to about 34\% of crashes,
    34\% of fail-silent violations and 69\% of application incomplete
    executions. These figures indicate the increasing need for processor-level
    detection techniques over generic methods, such as {ECC} and parity,
    to prevent such errors from propagating beyond the processor boundaries.},
  doi = {{10.1109/DSN.2005.63}},
  keywords = {fault characterization,fault tolerance,hardware},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{saggese_experimental_2005,
  author = {{G.P.} Saggese and {N.J.} Wang and {Z.T.} Kalbarczyk and {S.J.} Patel
    and {R.K.} Iyer},
  title = {An experimental study of soft errors in microprocessors},
  journal = {Micro, {IEEE}},
  year = {2005},
  volume = {25},
  pages = {30--39},
  number = {6},
  abstract = {The issue of soft errors is an important emerging concern in the design
    and implementation of future microprocessors. The authors examine
    the impact of soft errors on two different microarchitectures: a
    {DLX} processor for embedded applications and a high-performance
    alpha processor. The results contrast impact of soft errors on combinational
    and sequential logic, identify the most vulnerable units, and assess
    soft error impact on the application.},
  doi = {{10.1109/MM.2005.104}},
  issn = {0272-1732},
  keywords = {Assessment and Protection Techniques,combinational logic,computer
    {architecture,DLX} processor,embedded applications,embedded systems,error
    {detection,Fault} Injection,high-performance alpha processor,logic
    {design,microarchitectures,Microprocessor} Architecture,microprocessor
    chips,microprocessors,sequential logic,soft {errors,Soft} {errors,Soft}
    error sensitivity},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{sahoo_invariants_2008,
  author = {Sahoo, S.K. and Man-Lap Li and Ramachandran, P. and Adve, S.V. and
    Adve, V.S. and Yuanyuan Zhou},
  title = {Using likely program invariants to detect hardware errors},
  booktitle = {DSN '08},
  year = {2008},
  pages = {70-79},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{iswat,
  author = {Swarup Kumar Sahoo and Man-Lap Li and Pradeep Ramchandran and Sarita
    Adve and Vikram Adve and and Yuanyuan Zhou},
  title = {Using Likely Program Invariants to Detect Hardware Errors},
  booktitle = {DSN '08},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{saib_assertions_78,
  author = {Saib, S.H.},
  title = {Executable Assertions - An Aid To Reliable Software},
  booktitle = {11th Asilomar Conference on Circuits, Systems and Computers},
  year = {1977},
  pages = { 277-281},
  issn = {1058-6393},
  owner = {karu},
  timestamp = {2011.10.31}
}

@PHDTHESIS{diss06:sankaralingam,
  author = {Karthikeyan Sankaralingam},
  title = {{Polymorphous Architectures: A Unified Approach for Extracting Concurrency
    of Different Granularities}},
  school = {The University of Texas at Austin, Department of Computer Sciences},
  year = {2006},
  month = {October}
}

@INPROCEEDINGS{micro03,
  author = {Karthikeyan Sankaralingam and Stephen W. Keckler and William R. Mark
    and Doug Burger},
  title = {{Universal Mechanisms for Data-Parallel Architectures}},
  booktitle = {MICRO '03: Proceedings of the 36th Annual International Symposium
    on Microarchitecture},
  year = {2003},
  pages = {303-314},
  month = {December}
}

@INPROCEEDINGS{interact5,
  author = {Karthikeyan Sankaralingam and Ramadass Nagarajan and Doug Burger
    and Stepehen W. Keckler},
  title = {{A Technology Scalable Architecture for Fast Clocks and High ILP}},
  booktitle = {Proceedings of the 5th Workshop on the Interaction of Compilers and
    Computer Architecture},
  year = {2001},
  month = {January}
}

@TECHREPORT{Sankaralingam01:Sim-PPCTR,
  author = {Karthikeyan Sankaralingam and Ramadass Nagarajan and Stephen W. Keckler
    and Doug Burger},
  title = {{SimpleScalar Simulation of the PowerPC Instruction Set Architecture}},
  institution = {Department of Computer Sciences, The University of Texas at Austin},
  year = {2000},
  number = {TR2000-04},
  address = {Austin, TX},
  month = {February},
  school = {The University of Texas at Austin}
}

@INPROCEEDINGS{isca03:TRIPS,
  author = {Karthikeyan Sankaralingam and Ramadass Nagarajan and Haiming Liu
    and Changkyu Kim and Jaehyuk Huh and Stephen W. Keckler and Doug
    Burger and Charles R. Moore},
  title = {{Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture}},
  booktitle = {ISCA '03: Proceedings of the 30th Annual International Symposium
    on Computer Architecture},
  year = {2003},
  pages = {422--433},
  month = {June}
}

@ARTICLE{taco2004,
  author = {Karthikeyan Sankaralingam and Ramadass Nagarajan and Haiming Liu
    and Changkyu Kim and Jaehyuk Huh and Nitya Ranganathan and Doug Burger
    and Stephen W. Keckler and Robert G. McDonald and Charles R. Moore},
  title = {{TRIPS: A polymorphous architecture for exploiting ILP, TLP, and
    DLP}},
  journal = {TACO '04: ACM Transactions on Architecture and Code Optimization},
  year = {2004},
  volume = {1},
  pages = {62-93},
  number = {1},
  month = {March}
}

@INPROCEEDINGS{micro06:trips,
  author = {Karthikeyan Sankaralingam and Ramadass Nagarajan and Robert McDonald
    and Rajagopalan Desikan and Saurabh Drolia and M.S. Govindan and
    Paul Gratz and Divya Gulati and Heather Hanson and Changkyu Kim and
    Haiming Liu and Nitya Ranganathan and Simha Sethumadhavan and Sadia
    Sharif and Premkishore Shivakumar and Stephen W. Keckler and Doug
    Burger},
  title = {{Distributed Microarchitectural Protocols in the TRIPS Prototype
    Processor}},
  booktitle = {MICRO '06: Proceedings of the 39th Annual International Symposium
    on Microarchitecture},
  year = {2006},
  month = {December}
}

@INPROCEEDINGS{pagerank,
  author = {Karthikeyan Sankaralingam and Simha Sethumadhavan and James C. Browne},
  title = {{Distributed Pagerank for P2P Systems}},
  booktitle = {Proceedings of the 12th International Symposium on High Performance
    Distributed Computing},
  year = {2003},
  pages = {58--68},
  month = {June},
  bib2html_dl_pdf = {http://www.cs.wisc.edu/~karu/docs/papers/utexas/hpdc03-distributed-pagerank.pdf},
  bib2html_extra_info = {This is a test of the extra info broadcasting system.},
  bib2html_pubtype = {Refereed Conference},
  bib2html_rescat = {Other}
}

@INPROCEEDINGS{iccd03:rian,
  author = {Karthikeyan Sankaralingam and Vincent Ajay Singh and Stephen W. Keckler
    and Doug Burger},
  title = {{Routed Inter-ALU Networks for ILP Scalability and Performance}},
  booktitle = {ICCD '03: Proceedings of the 21st International Conference on Computer
    Design},
  year = {2003},
  pages = {170--177},
  month = {October}
}

@ARTICLE{grid2003,
  author = {Karthikeyan Sankaralingam and Madhulika Yalamanchi and Simha Sethumadhavan
    and James C. Browne},
  title = {{Pagerank Computation and Keyword Search on Distributed Systems and
    P2P Networks}},
  journal = {Journal of Grid Computing},
  year = {2003},
  volume = {1},
  pages = {291-307},
  number = {3}
}

@ARTICLE{varius,
  author = {Sarangi, S.R. and Greskamp, B. and Teodorescu, R. and Nakano, J.
    and Tiwari, A. and Torrellas, J.},
  title = {{VARIUS}: A Model of Process Variation and Resulting Timing Errors
    for Microarchitects},
  journal = {IEEE Trans. on Semiconductor Manufacturing},
  year = {2008},
  volume = {21},
  pages = {3-13},
  number = {1},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{DBLP:conf/micro/SarangiTT06,
  author = {Smruti R. Sarangi and Abhishek Tiwari and Josep Torrellas},
  title = {Phoenix: Detecting and Recovering from Permanent Processor Design
    Bugs with Programmable Hardware.},
  booktitle = {{MICRO '06: Proceedings of the 39th Annual International Symposium
    on Microarchitecture}},
  year = {2006},
  pages = {26-37},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/MICRO.2006.41}
}

@INPROCEEDINGS{SAZEIDES:MICRO97,
  author = {Yiannakis Sazeides and James E. Smith},
  title = {The Predictability of Data Values},
  booktitle = {MICRO '97},
  annote = {The authors define two predictor models for value prediction namely
    computational predictors and context predictors. Computational predictors
    predict next value by performing some computation on the previous
    value. Context predictors match recent value history with previous
    value history and predict values based on previously observed patterns.
    The authors perform simulations with unbounded prediction tables
    and find highly predictable data values in SPEC95 benchmarks. The
    context based predictor typically has 20\% better accuracy than the
    computational one. In general load and shift instructions are harder
    to predict than adds. },
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{SAZEIDES:MICRO97,
  author = {Yiannakis Sazeides and James E. Smith},
  title = {The Predictability of Data Values},
  booktitle = {Proceedings of the 30th International Symposium on Microarchitecture,
    MICRO-30},
  year = {1997},
  pages = {248-258},
  month = {Dec},
  annote = {The authors define two predictor models for value prediction namely
    computational predictors and context predictors. Computational predictors
    predict next value by performing some computation on the previous
    value. Context predictors match recent value history with previous
    value history and predict values based on previously observed patterns.
    The authors perform simulations with unbounded prediction tables
    and find highly predictable data values in SPEC95 benchmarks. The
    context based predictor typically has 20\% better accuracy than the
    computational one. In general load and shift instructions are harder
    to predict than adds. }
}

@INPROCEEDINGS{google-memory-errors,
  author = {Schroeder, Bianca and Pinheiro, Eduardo and Weber, Wolf-Dietrich},
  title = {DRAM errors in the wild: a large-scale field study},
  booktitle = {SIGMETRICS '09},
  year = {2009},
  pages = {193--204},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{blackjack,
  author = {Schuchman, Ethan and Vijaykumar, T. N.},
  title = {{BlackJack: Hard Error Detection with Redundant Threads on SMT}},
  booktitle = {DSN '07},
  pages = {327--337},
  isbn = {0-7695-2855-4},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{luabook,
  title = {{Game Development With LUA (Game Development Series)}},
  publisher = {{Charles River Media}},
  year = {2005},
  author = {Paul Schuytema and Mark Manyen}
}

@ARTICLE{schweitzer_interactive_2007-1,
  author = {Dino Schweitzer and Wayne Brown},
  title = {Interactive visualization for the active learning classroom},
  journal = {{SIGCSE} Bull.},
  year = {2007},
  volume = {39},
  pages = {208--212},
  number = {1},
  abstract = {Engaging students in the learning process has been shown to be an
    effective means for education. Several methods have been proposed
    to achieve this engagement for computer science and other disciplines.
    Active learning is one such technique that incorporates interactive
    classroom activities to reinforce concepts and involve the students.
    Visualizations of computer science concepts such as algorithm animations
    can be used for these activities. To be most effective in this environment,
    they need to be designed and used with active learning in mind. This
    paper describes the design characteristics of such visualizations,
    ways of using them in the classroom, and our experience with developing
    and using visualization tools across different courses in the computer
    science curriculum.},
  doi = {10.1145/1227504.1227384},
  keywords = {active learning,collaborative learning,visualization},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1227504.1227384&coll=GUIDE&dl=GUIDE&idx=J688&part=newsletter&WantType=Newsletters&title=ACM%20SIGCSE%20Bulletin&CFID=7910075&CFTOKEN=65404214}
}

@INPROCEEDINGS{scott_synchronization_1996,
  author = {Steven L. Scott},
  title = {Synchronization and Communication in the {T3E} Multiprocessor},
  booktitle = {Architectural Support for Programming Languages and Operating Systems},
  year = {1996},
  pages = {26--36},
  comment = {Good intro "shared-memory model better suited for irregular, dynamic
    parallelism" "message passing makes the detection of parallelism
    and optimization of data layout significantly easier for the compiler"
    "the most striking limitation of most microprocessors is their memory
    interface" latency reduction vs. latency toleration
    
    Researchers at Illinois have found the shared memory instrumental
    in achieving good memory performance (no need to synchronize on data
    transfer)
    
    ... (more notes on paper)},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://citeseer.ist.psu.edu/scott96synchronization.html}
}

@ARTICLE{larrabee,
  author = {Seiler, Larry and Carmean, Doug and Sprangle, Eric and Forsyth, Tom
    and Abrash, Michael and Dubey, Pradeep and Junkins, Stephen and Lake,
    Adam and Sugerman, Jeremy and Cavin, Robert and Espasa, Roger and
    Grochowski, Ed and Juan, Toni and Hanrahan, Pat},
  title = {Larrabee: A many-core x86 architecture for visual computing},
  journal = {ACM Transactions on Graphics},
  year = {2008},
  volume = {27},
  pages = {1--15},
  number = {3},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{browne:TRAC2,
  author = {M. C. Sejnowski and et al.},
  title = {{Overview of the Texas Reconfigurable Array Computer}},
  booktitle = {AFIPS Conference Proceedings},
  year = {1980},
  pages = {631-642}
}

@BOOK{ITRS2009:PIDS,
  title = {International Technology Roadmap for Semiconductors},
  author = {{Semiconductor Industry Association (SIA)}},
  edition = {2009},
  chapter = {Process Integration, Devices, and Structures},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Sethumadhavan:2003:SHM:956417.956553,
  author = {Sethumadhavan, Simha and Desikan, Rajagopalan and Burger, Doug and
    Moore, Charles R. and Keckler, Stephen W.},
  title = {Scalable Hardware Memory Disambiguation for High ILP Processors},
  booktitle = {MICRO 36},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{seznec05:computer,
  author = {Seznec, A. and Espasa, R.},
  title = {{Conflict-free accesses to strided vectors on a banked cache}},
  journal = {IEEE Transactions on Computers},
  year = {2005},
  volume = {54},
  pages = {913-916},
  number = {7}
}

@INPROCEEDINGS{10.1109/MM.2007.17,
  author = {Tingting Sha and Milo M.K. Martin and Amir Roth},
  title = {NoSQ: Store-Load Communication without a Store Queue},
  journal = {MICRO '06},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{spares-cost-framework,
  author = {Saeed Shamshiri and Peter Lisherness and Sung-Jui Pan and Kwang-Ting
    Cheng},
  title = {A Cost Analysis Framework for Multi-core Systems with Spares},
  booktitle = {Proceedings of International Test Conference},
  year = {2008},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{SHERWOOD:SIMPOINT,
  author = {Timothy Sherwood and Erez Perelman and Brad Calder},
  title = {Basic Block Distribution Analysis to Find Periodic Behavior and Simulation
    Points in Applications},
  booktitle = {Proceedings of the International Conference on Parallel Architectures
    and Compilation Technique},
  year = {2001},
  pages = {3--14},
  month = Sep
}

@TECHREPORT{Sivakumar01:Cacti3,
  author = {Premkishore Shivakumar and Norman P. Jouppi},
  title = {Cacti 3.0: An Integrated Cache Timing, Power and Area Model},
  institution = {Compaq Computer Corporation},
  year = {2001},
  month = {August}
}

@INPROCEEDINGS{PAV:dsn2003,
  author = {Premkishore Shivakumar and Stephen W. Keckler and Charles R. Moore
    and Doug Burger},
  title = {Exploiting Microarchitectural Redundancy For Defect Tolerance.},
  booktitle = {ICCD '03: Proceedings of the 21st International Conference on Computer
    Design},
  year = {2003},
  pages = {481-488},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://csdl.computer.org/comp/proceedings/iccd/2003/2025/00/20250481abs.htm}
}

@INPROCEEDINGS{Shivakumar02:SER,
  author = {Premkishore Shivakumar and Mike Kistler and Steve Keckler and Doug
    Burger and Lorenzo Alvisi},
  title = {Modeling the Effect of Technology Trends on the Soft Error Rate of
    Combinational Logic},
  booktitle = {In the Annual Symposium on Dependable Systems and Networks},
  year = {2002},
  month = {June}
}

@INPROCEEDINGS{SHIVAKUMAR:DSN02,
  author = {Premkishore Shivakumar and Michael Kistler and Stephen W. Keckler
    and Doug Burger and Lorenzo Alvisi},
  title = {{Modeling the Effect of Technology Trends on the Soft Error Rate
    of Combinational Logic}},
  booktitle = {Proceedings of the International Conference on Dependable Systems
    and Networks},
  year = {2002},
  pages = {389--398},
  month = {June}
}

@INPROCEEDINGS{Shivers:1999:AHT:317636.317783,
  author = {Shivers, Olin and Clark, James W. and McGrath, Roland},
  title = {Atomic heap transactions and fine-grain interrupts},
  booktitle = {ICFP '99},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{Shostak:1984,
  author = {Shostak, Robert E.},
  title = {Deciding Combinations of Theories},
  journal = {J. ACM},
  year = {1984},
  volume = {31},
  pages = {1--12},
  month = {January},
  issue = {1}
}

@INPROCEEDINGS{DBLP:conf:asplos:ShyamCPBA06,
  author = {Smitha Shyam and Kypros Constantinides and Sujay Phadke and Valeria
    Bertacco and Todd M. Austin},
  title = {Ultra low-cost defect protection for microprocessor pipelines},
  booktitle = {ASPLOS '06: Proceedings of the Twelfth International Conference on
    Architectural Support for Programming Languages},
  year = {2006},
  pages = {73-82},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.acm.org/10.1145/1168857.1168868}
}

@INPROCEEDINGS{errorenergy:islped:2000,
  author = {Amit Sinha and Alice Wang and Anantha P. Chandrakasan},
  title = {{Algorithmic Transforms for Efficient Energy Scalable Computation}},
  booktitle = {{ISLPED '00: Proceedings of International Symposium on Low Power
    Electronics and Design}},
  year = {2000},
  pages = {31--36},
  month = {July}
}

@ARTICLE{cmosscaling2005a,
  author = {Thomas Skotnicki and James A. Hutchby and Tsu-Jae King and H.-S.
    Philip Wong and Frederic Boeuf},
  title = {{The end of CMOS scaling: toward the introduction of new materials
    and structural changes to improve MOSFET performance}},
  journal = {Circuits and Devices Magazine, IEEE},
  year = {2005},
  volume = {21},
  pages = {16--26},
  month = {Jan-Feb},
  issue = {1}
}

@ARTICLE{IBM,
  author = {Slegel, Timothy J. and others},
  title = {{IBM's S/390 G5} Microprocessor Design},
  journal = {IEEE Micro},
  year = {1999},
  volume = {19},
  pages = {12--23},
  number = {2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{ibm-s390,
  author = {Slegel, Timothy J. and Averill III, Robert M. and Check, Mark A.
    and Giamei, Bruce C. and Krumm, Barry W. and Krygowski, Christopher
    A. and Li, Wen H. and Liptay, John S. and MacDougall, John D. and
    McPherson, Thomas J. and Navarro, Jennifer A. and Schwarz, Eric M.
    and Shum, Kevin and Webb, Charles F.},
  title = {IBM's S/390 G5 Microprocessor Design},
  journal = {IEEE Micro},
  year = {1999},
  volume = {19},
  number = {2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Smith06:CGO,
  author = {Aaron Smith and Jim Burrill and Jon Gibson and Bertrand Maher and
    Nick Nethercote and Bill Yoder and Doug Burger and Kathryn S. McKinley},
  title = {Compiling for {EDGE} Architectures},
  booktitle = {Fourth International ACM/IEEE Symposium on Code Generation and Optimization
    (CGO)},
  year = {2006},
  pages = {185-189},
  month = {March}
}

@INPROCEEDINGS{micro06:predication,
  author = {Aaron Smith and Ramadass Nagarajan and Karthikeyan Sankaralingam
    and Robert McDonald and Doug Burger and Stephen W. Keckler and Kathryn
    S. McKinley},
  title = {{Dataflow Predication}},
  booktitle = {MICRO 39}
}

@INPROCEEDINGS{micro06:predication,
  author = {Aaron Smith and Ramadass Nagarajan and Karthikeyan Sankaralingam
    and Robert McDonald and Doug Burger and Stephen W. Keckler and Kathryn
    S. McKinley},
  title = {{Dataflow Predication}},
  booktitle = {Proceedings of the 39th Annual International Symposium on Microarchitecture},
  year = {2006},
  month = {December},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{HEP,
  author = {B.J. Smith},
  title = {{Architecture and applications of the HEP multiprocessor computer
    system. In SPIE Real Time Signal Processing IV, pages 241--248, 1981}}
}

@MISC{HEP,
  author = {B.J. Smith},
  title = {{Architecture and applications of the HEP multiprocessor computer
    system. In SPIE Real Time Signal Processing IV, pages 241--248, 1981}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{SMITH:ISCA81,
  author = {James E. Smith},
  title = {A study of branch prediction strategies},
  booktitle = {Proceedings of the 8th annual International symposium on Computer
    Architecture},
  year = {1981},
  pages = {135--148},
  month = {May}
}

@INPROCEEDINGS{smith00vector,
  author = {James E. Smith and Greg Faanes and Rabin A. Sugumar},
  title = {{Vector instruction set support for conditional operations}},
  booktitle = {Proceedings of the 27th Annual International Symposium on Computer
    Architecture},
  year = {2000},
  pages = {260-269},
  month = {June},
  url = {citeseer.nj.nec.com/smith00vector.html}
}

@ARTICLE{precise_interrupts,
  author = {Smith, James E. and Pleszkun, Andrew R.},
  title = {Implementing Precise Interrupts in Pipelined Processors},
  journal = {IEEE Transactions on Computers},
  year = {1988},
  volume = {37},
  pages = {562--573},
  month = {May},
  issue = {5},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{FIRST:SELSE2007,
  author = {Jared Smolens and Brian Gold and James Hoe and Babak Falsafi and
    Ken Mai},
  title = {{Detecting Emerging Wearout Faults}},
  booktitle = {{Silicon Errors in Logic - System Effects Workshop}},
  year = {2007},
  month = {April}
}

@INPROCEEDINGS{smolens_reunion_2007,
  author = {Smolens,, Jared C. and Gold,, Brian T. and Falsafi,, Babak and Hoe,,
    James C.},
  title = {Reunion: Complexity-Effective Multicore Redundancy},
  booktitle = {MICRO '06},
  pages = {223--234},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{reunion,
  author = {Smolens, Jared C. and Gold, Brian T. and Falsafi, Babak and Hoe,
    James C.},
  title = {Reunion: Complexity-Effective Multicore Redundancy},
  booktitle = {MICRO 39},
  year = {2006},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{smolens:fingerprinting,
  author = {Smolens, Jared C. and Gold, Brian T. and Kim, Jangwoo and Falsafi,
    Babak and Hoe, James C. and Nowatzyk, Andreas G.},
  title = {Fingerprinting: bounding soft-error detection latency and bandwidth},
  booktitle = {ASPLOS-XI},
  year = {2004},
  pages = {224--234},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{smolens:fingerprinting:ieee-micro,
  author = {Smolens, Jared C. and Gold, Brian T. and Kim, Jangwoo and Falsafi,
    Babak and Hoe, James C. and Nowatzyk, Andreas G.},
  title = {Fingerprinting: Bounding Soft-Error-Detection Latency and Bandwidth},
  journal = {IEEE Micro},
  year = {2004},
  volume = {24},
  number = {6},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{SODANI:ISCA97,
  author = { Avinash Sodani and Gurindar S. Sohi},
  title = {Dynamic instruction reuse},
  booktitle = {Proceedings of the 24th annual International symposium on Computer
    Architecture},
  year = {1997},
  pages = {194--205},
  month = {June}
}

@INPROCEEDINGS{Sohi1995:Multiscalar,
  author = {Gurindar S. Sohi and Scott E. Breach and T. N. Vijaykumar},
  title = {{Multiscalar processors}},
  booktitle = {ISCA '95:ISCA '95: Proceedings of the 22nd Annual International Symposium
    on Computer Architecture},
  year = {1995},
  pages = {414-425},
  month = {June}
}

@INPROCEEDINGS{Sohi:87,
  author = {Sohi, G. S. and Vajapeyam, S.},
  title = {Instruction issue logic for high-performance, interruptable pipelined
    processors},
  booktitle = {ISCA '87},
  pages = {27--34},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{SORIN:ISCA02,
  author = {Sorin, D.J. and Martin M.M.K. and Hill, M.D. and Wood, D.A.},
  title = {SafetyNet: improving the availability of shared memory multiprocessors
    with global checkpoint/recovery },
  booktitle = {Proc. of the 29th Annual Int'l Symp. on Computer Architecture ({ISCA}'02)},
  year = {2002},
  pages = {123 - 134},
  month = {May},
  annote = {Paper proposes SafetyNet, a unified, lightweight checkpoint/recovery
    mechanism to support multiple long-latency fault detection schemes.
    SafetyNect maintains multiple, globally consistent checkpoints of
    state and recovers to a pre-fault checkpoint when a fault is detected.
    Performance overhead is minimized by pipelining checkpoint validation
    with subsequent parallel execution. Using full-system simulation
    of a 16-way multiprocessor system, the paper shows that SafetyNet
    adds statistically insignificant runtime overhead in the common-case
    (adds no latency to 99.99\% of all instructions) and avoids a crash
    when tolerated faults occur. }
}

@BOOK{sorin,
  title = {Fault Tolerant Computer Architecture},
  publisher = {Morgan \& Claypool},
  year = {2009},
  author = {Sorin, D. J.},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{safetynet,
  author = {Sorin, Daniel J. and Martin, Milo M. K. and Hill, Mark D. and Wood,
    David A.},
  title = {SafetyNet: improving the availability of shared memory multiprocessors
    with global checkpoint/recovery},
  booktitle = {ISCA '02},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{sorin_safetynet:_2002,
  author = {Daniel J. Sorin and Milo M. K. Martin and Mark D. Hill and David
    A. Wood},
  title = {{SafetyNet:} improving the availability of shared memory multiprocessors
    with global checkpoint/recovery},
  booktitle = {ISCA '02},
  pages = {123--134},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Sorin98,
  author = {Sorin, D. J. and V. S. Pai and S. V. Adve and M. K. Vernon and D.
    A. Wood},
  title = {"Analytic Evaluation of SharedMemory Parallel Systems with ILP Processors"},
  booktitle = {Proc. 25th Int'l. Symp. on Computer Architecture (ISCA '98)},
  year = {1998},
  pages = {380-391}
}

@INPROCEEDINGS{1250725,
  author = {Niranjan Kumar Soundararajan and Angshuman Parashar and Anand Sivasubramaniam},
  title = {Mechanisms for bounding vulnerabilities of processor structures},
  booktitle = {ISCA '07: Proceedings of the 34th annual international symposium
    on Computer architecture},
  year = {2007},
  pages = {506--515},
  doi = {http://doi.acm.org/10.1145/1250662.1250725},
  isbn = {978-1-59593-706-3},
  location = {San Diego, California, USA}
}

@INPROCEEDINGS{isca02:carmean,
  author = {Eric Sprangle and Doug Carmean},
  title = {{Increasing Processor Performance by Implementing Deeper Pipelines}},
  booktitle = {Proceedings of the 29th Annual International Symposium on Computer
    Architecture},
  year = {2002},
  pages = {25-36},
  month = {June}
}

@INPROCEEDINGS{software_taxonomy,
  author = {Vilas Sridharan and Dean A. Liberty and David R. Kaeli},
  title = {A Taxonomy to Enable Error Recovery and Correction in Software},
  booktitle = {Workshop on Quality-Aware Design},
  year = {2008},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{bluespec, 
author={Nikhil, Rishiyur}, 
booktitle={Formal Methods and Models for Co-Design, 2004. MEMOCODE '04. Proceedings. Second ACM and IEEE International Conference on}, 
title={Bluespec System Verilog: efficient, correct RTL from high level specifications}, 
year={2004}, 
}

@inproceedings{liberty,
 author = {Vachharajani, Manish and Vachharajani, Neil and August, David I.},
 title = {The Liberty Structural Specification Language: A High-level Modeling Language for Component Reuse},
 series = {PLDI '04},
 year = {2004},
 isbn = {1-58113-807-5},
} 

@INPROCEEDINGS{DBLP:conf/isca/SrinivasanABR05,
  author = {Jayanth Srinivasan and Sarita V. Adve and Pradip Bose and Jude A.
    Rivers},
  title = {Exploiting Structural Duplication for Lifetime Reliability Enhancement},
  booktitle = {ISCA 2005},
  year = {2005},
  pages = {520-531},
  ee = {http://csdl.computer.org/comp/proceedings/isca/2005/2270/00/22700520abs.htm},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{adve:dsn2004,
  author = {Jayanth Srinivasan and Sarita V. Adve and Pradip Bose and Jude A.
    Rivers},
  title = {{The Impact of Technology Scaling on Lifetime Reliability}},
  booktitle = {{Proceedings of International Conference on Dependable Systems and
    Networks}},
  year = {2004},
  month = {June}
}

@INPROCEEDINGS{lifetimereliability2004:sarita,
  author = {Jayanth Srinivasan and Sarita V. Adve and Pradip Bose and Jude A.
    Rivers},
  title = {The Case for Lifetime Reliability-Aware Microprocessors},
  booktitle = {ISCA '04: Proceedings of the 31st annual international symposium
    on Computer architecture},
  year = {2004},
  pages = {276},
  isbn = {0-7695-2143-6},
  location = {Munchen, Germany}
}

@INPROCEEDINGS{CFP,
  author = {S. Srinivasan and R. Rajwar and H. Akkary and A. Ghandi and M. Upson},
  title = {Continual Flow Pipelines},
  booktitle = {ASPLOS '04},
  pages = {107-119},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Rajwar:CFP03,
  author = {S. Srinivasan and R. Rajwar and H. Akkary and A. Ghandi and M. Upson},
  title = {Continual Flow Pipelines},
  booktitle = {Proceedings of the 11th Annual International Conference on Architectural
    Support for Programming Languages and Operating Systems},
  year = {2004},
  pages = {107-119},
  month = {October}
}

@INPROCEEDINGS{Patt:OOOFetch,
  author = {Jared Stark and Paul Racunas and Yale N. Patt},
  title = {Reducing the Performance Impact of Instruction Cache Misses by Writing
    Instructions into the Reservation Stations Out-of-Order},
  booktitle = {International Symposium on Microarchitecture},
  year = {1997},
  pages = {34--43},
  month = {December},
  url = {citeseer.nj.nec.com/stark97reducing.html}
}

@ARTICLE{strikwerda,
  author = {John C. Strikwerda},
  title = {A Probabilistic Analysis of Asynchronous Iteration},
  journal = {Linear Algebra and its Applications},
  year = {2002},
  volume = {349},
  pages = {125--154},
  month = {July}
}

@BOOK{reliability-book0,
  title = {Reliability Wearout Mechanisms in Advanced CMOS Technologies},
  publisher = {Wiley-IEEE Press},
  author = {Alvin W. Strong and Ernest Y. Wu and Rolf-Peter Vollertsen and Jordi
    Sune and Giuseppe La Rosa and Timothy D. Sullivan and Stewart E.
    Rauch and III},
  isbn = {978-0-471-73172-6},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Aater,
  author = {Aater M. Suleman and Onur Mutlu and Moinuddin K Qureshi and Yale
    N. Patt},
  title = {Accelerating critical section execution with asymmetric multi-core
    architectures},
  booktitle = {ASPLOS '09},
  pages = {253--264},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{sultan_2000,
  author = {F. Sultan and T. Nguyen and L. Iftode},
  title = {Scalable Fault-Tolerant Distributed Shared Memory},
  booktitle = { SC '00 },
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{slipstream,
  author = {Karthik Sundaramoorthy and Zachary Purser and Eric Rotenberg},
  title = {Slipstream Processors: Improving both Performance and Fault Tolerance},
  booktitle = {ASPLOS-IX},
  year = {2000},
  pages = {257-268},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{sundaramoorthy:2000:slipstream,
  author = {Sundaramoorthy, Karthik and Purser, Zach and Rotenburg, Eric},
  title = {Slipstream processors: improving both performance and fault tolerance},
  booktitle = {Proceedings of the 9th International Conference on Architectural
    Support for Programming Languages and Operating Systems},
  year = {2000},
  pages = {257--268},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{wavescalar,
  author = {Steven Swanson and Ken Michelson and Andrew Schwerin and Mark Oskin},
  title = {WaveScalar},
  booktitle = {MICRO 36}
}

@ARTICLE{elastic:2006,
  author = {Dennis Sylvester and David Blaauw and Eric Karl},
  title = {ElastIC: An Adaptive Self-Healing Architecture for Unpredictable
    Silicon},
  journal = {IEEE Design and Test},
  year = {2006},
  volume = {23},
  pages = {484--490},
  number = {6},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MDT.2006.145},
  issn = {0740-7475},
  publisher = {IEEE Computer Society Press}
}

@ARTICLE{nature2020a,
  author = {Alexander Szalay and Jim Gray},
  title = {{2020 computing: Science in an exponential world}},
  journal = {Nature},
  year = {2006},
  volume = {440},
  pages = {413--414},
  month = {March}
}

@ARTICLE{cell:spe,
  author = {Osamu Takahashi and Scott Cottier and Sang H. Dhong and Brian Flachs
    and Joel Silberman},
  title = {{Power-Conscious Design of the Cell Processor's Synergistic Processor
    Element}},
  journal = {IEEE Micro},
  year = {2005},
  volume = {25},
  pages = {10-18},
  number = {5},
  address = {Los Alamitos, CA, USA},
  doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2005.97},
  issn = {0272-1732},
  publisher = {IEEE Computer Society}
}

@ARTICLE{Talla:Media,
  author = {Deepu Talla and Lizy John and Doug Burger},
  title = {Bottlenecks in multimedia processing with {SIMD} style extensions
    and architectural enhancements},
  journal = {IEEE Transactions on Computers},
  year = {2003},
  pages = {35-46}
}

@ARTICLE{5374371,
  author = {Xiangyu Tang and Seongmoon Wang},
  title = {A Low Hardware Overhead Self-Diagnosis Technique Using Reed-Solomon
    Codes for Self-Repairing Chips},
  journal = {Computers, IEEE Transactions on},
  year = {2010},
  volume = {59},
  pages = {1309 -1319},
  number = {10},
  month = {oct.},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{federation,
  author = {Tarjan, D. and Boyer, M. and Skadron, K.},
  title = {Federation: Repurposing scalar cores for out-of-order instruction
    issue},
  booktitle = {DAC 2008},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{srambisr,
  author = {M Tarr and D. Boudreau and R. Murphy},
  title = {{Defect Analysis System Speeds Test and Repair of Redundant Memories}},
  journal = {{Electronics}},
  year = {1984},
  pages = {175--179},
  month = {January}
}

@ARTICLE{RAW:MICRO2002,
  author = {Michael Bedford Taylor and Jason Kim and Jason Miller and David Wentz
    laff and Fae Ghodrat and Ben Greenwald and Henry Hoffman and Paul
    Johnson and Jae-Wook Lee,Walter Lee and Albert Ma and Arvind Saraf
    and Mark Seneski and Nathan Shnidman and Volker Strumpen and Matt
    Frank and Saman Amarasinghe and Anant Agarwal},
  title = {{The RAW Microprocessor: A Computational Fabric for Software Circuits
    and General-Purpose Programs}},
  journal = {IEEE Micro},
  year = {2002},
  volume = {22},
  pages = {25--35},
  number = {2},
  month = {March}
}

@INPROCEEDINGS{hpca03:taylor,
  author = {Michael Bedford Taylor and Walter Lee and Saman P. Amarasinghe and
    Anant Agarwal},
  title = {{Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned
    Architectures}},
  booktitle = {{Proceedings of the 9th International Symposium on High-Performance
    Computer Architecture}},
  year = {2003},
  pages = {341-353},
  month = {February}
}

@INPROCEEDINGS{RAW:isca04,
  author = {Michael Bedford Taylor and Walter Lee and Jason Miller and David
    Wentzlaff and Ian Bratt and Ben Greenwald and Henry Hoffmann and
    Paul Johnson and Jason Kim and James Psota and Arvind Saraf and Nathan
    Shnidman and Volker Strumpen and Matthew Frank and Saman P. Amarasinghe
    and Anant Agarwal},
  title = {{Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture
    for ILP and Streams}},
  booktitle = {Proceedings of the 31st Annual International Symposium on Computer
    Architecture},
  year = {2004},
  pages = {2-13}
}

@INPROCEEDINGS{rawversabench,
  author = {Michael Bedford Taylor and Walter Lee and Jason Miller and David
    Wentzlaff and Ian Bratt and Ben Greenwald and Henry Hoffmann and
    Paul Johnson and Jason Kim and James Psota and Arvind Saraf and Nathan
    Shnidman and Volker Strumpen and Matthew Frank and Saman P. Amarasinghe
    and Anant Agarwal},
  title = {{Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture
    for ILP and Streams}},
  booktitle = {Proceedings of the 31st International Symposium on Computer Architecture},
  year = {2004},
  pages = {2-13},
  month = {June}
}

@ARTICLE{power4,
  author = {J. M. Tendler and J. S. Dodson and J. S. Fields, Jr. and H. Le and
    B. Sinharoy},
  title = {{POWER4} System Microarchitecture},
  journal = {IBM Journal of Research and Development},
  year = {2001},
  volume = {26},
  pages = {5-26},
  number = {1},
  month = {January}
}

@INPROCEEDINGS{varius:isca2007,
  author = {R. Teodorescu and B. Greskamp and J. Nakano and S. Sarangi and A.
    Tiwari and J. Torrellas},
  title = {{VARIUS: A Model of Parameter Variation and Resulting Timing Errors
    for Microarchitects}},
  booktitle = {{ASGI '07: Workshop on Architectural Support for Gigascale Integration}},
  year = {2007},
  month = {June}
}

@MISC{cdc6600,
  author = {Thornton, J. E.},
  title = {{Parallel Operation in the Control Data 6600, pp. 33-41 in AFIPS
    Conference Proceedings, 1964 Fall Joint Computer Conference, Spartan
    Books Inc., Washington D.C. (1965)}}
}

@MISC{cdc6600,
  author = {Thornton, J. E.},
  title = {{Parallel Operation in the Control Data 6600, pp. 33-41 in AFIPS
    Conference Proceedings, 1964 Fall Joint Computer Conference, Spartan
    Books Inc., Washington D.C. (1965)}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{flexcore,
  author = {Thuresson, M. and Sjalander, M. and Bjork, M. and Svensson, L. and
    Larsson-Edefors, P. and Stenstrom, P.},
  title = {FlexCore: Utilizing Exposed Datapath Control for Efficient Computing},
  booktitle = {IC-SAMOS 2007},
  keywords = {FlexCore architecture;FlexSoC framework;VLSI implementation;embedded
    application;exposed datapath control;fine grained control;instruction
    bandwidth;instruction decoding;wide control word;VLSI;decoding;embedded
    systems;instruction sets;microprocessor chips;pipeline processing;system-on-chip;}
}

@INPROCEEDINGS{recycle:isca07,
  author = {Abhishek Tiwari and Smruti R. Sarangi and Josep Torrellas},
  title = {ReCycle: pipeline adaptation to tolerate process variation},
  booktitle = {ISCA '07: Proceedings of the 34th annual international symposium
    on Computer architecture},
  year = {2007},
  pages = {323--334},
  doi = {http://doi.acm.org/10.1145/1250662.1250703},
  isbn = {978-1-59593-706-3},
  location = {San Diego, California, USA}
}

@MISC{touba97logic,
  author = {N. Touba},
  title = {Logic Synthesis of Multilevel Circuits with Concurrent Error Detection},
  year = {1997},
  owner = {karu},
  text = {Touba, N.A., and E.J. McCluskey, Logic Synthesis of Multilevel Circuits
    with Concurrent Error Detection, IEEE Transactions on Computer-Aided
    Design, Vol. 16, No. 7, pp. 783-789, Jul. 1997.},
  timestamp = {2011.10.31},
  url = {citeseer.ist.psu.edu/touba97logic.html}
}

@MISC{touba97logic,
  author = {N. Touba},
  title = {Logic Synthesis of Multilevel Circuits with Concurrent Error Detection},
  year = {1997},
  text = {Touba, N.A., and E.J. McCluskey, Logic Synthesis of Multilevel Circuits
    with Concurrent Error Detection, IEEE Transactions on Computer-Aided
    Design, Vol. 16, No. 7, pp. 783-789, Jul. 1997.},
  url = {citeseer.ist.psu.edu/touba97logic.html}
}

@ARTICLE{extn:vis,
  author = {Marc Tremblay and J. Michael O'Connor and Venkatesh Narayanan and
    Liang He},
  title = {{VIS Speeds New Media Processing}},
  journal = {IEEE Micro},
  year = {1996},
  volume = {16},
  pages = {10-20},
  number = {4},
  address = {Los Alamitos, CA, USA},
  doi = {http://doi.ieeecomputersociety.org/10.1109/40.526921},
  issn = {0272-1732},
  publisher = {IEEE Computer Society}
}

@ARTICLE{FGBB_2002,
  author = {Tschanz, J.W. and Kao, J.T. and Narendra, S.G. and Nair, R. and Antoniadis,
    D.A. and Chandrakasan, A.P. and De, V.},
  title = {Adaptive body bias for reducing impacts of die-to-die and within-die
    parameter variations on microprocessor frequency and leakage},
  journal = {IEEE Journal of Solid-State Circuits},
  year = {2002},
  volume = {37},
  pages = { 1396-1402},
  number = {11},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{variations:devices3,
  author = {J. Tschanz and J. Kao and S. Narendra and R. Nair and D. Antoniadis
    and A. Chandrakasan and V. De},
  title = {Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die
    Parameter Variations on Microprocessor Frequency and Leakage},
  year = {2002},
  text = {J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan,
    V. De, Adaptive Body Bias for Reducing Impacts of Die-to-Die and
    Within-Die Parameter Variations on Microprocessor Frequency and Leakage,
    ISSCC Digest of Technical Papers, pp. 422-423, February 2002.},
  url = {citeseer.ist.psu.edu/tschanz02adaptive.html}
}

@MISC{variations:devices3,
  author = {J. Tschanz and J. Kao and S. Narendra and R. Nair and D. Antoniadis
    and A. Chandrakasan and V. De},
  title = {Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die
    Parameter Variations on Microprocessor Frequency and Leakage},
  year = {2002},
  owner = {karu},
  text = {J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan,
    V. De, Adaptive Body Bias for Reducing Impacts of Die-to-Die and
    Within-Die Parameter Variations on Microprocessor Frequency and Leakage,
    ISSCC Digest of Technical Papers, pp. 422-423, February 2002.},
  timestamp = {2011.10.31},
  url = {citeseer.ist.psu.edu/tschanz02adaptive.html}
}

@ARTICLE{Berkeley:reliability:1993,
  author = {R.H. Tu and E. Rosenbaum and W.Y. Chan and C.C. Li and E. Minami
    and K. Quader and P.K. Ko and C. Hu },
  title = {{Berkeley reliability tools BERT}},
  journal = {{Computer Aided Design of Integrated Circuits and Systems, IEEE Transactions
    on}},
  year = {1993},
  volume = {12},
  pages = {1524--1534},
  issue = {10}
}

@INPROCEEDINGS{isca96:SMT,
  author = {Dean M. Tullsen and Susan J. Eggers and Joel S. Emer and Henry M.
    Levy and Jack L. Lo and Rebecca L. Stamm},
  title = {{Exploiting Choice: Instruction fetch and issue on an implementable
    simultaneous multithreading processor}},
  booktitle = {{Proceedings of the 23rd Annual International Symposium on Computer
    Architecture}},
  year = {1996},
  pages = {191--202},
  address = {New York, NY, USA},
  month = {June},
  publisher = {ACM Press},
  doi = {http://doi.acm.org/10.1145/232973.232993},
  isbn = {0-89791-786-3},
  location = {Philadelphia, Pennsylvania, United States}
}

@INPROCEEDINGS{isca95:SMT,
  author = {Dean M. Tullsen and Susan J. Eggers and Henry M. Levy},
  title = {{Simultaneous Multithreading: Maximizing On-Chip Parallelism}},
  booktitle = {{Proceedings of the 22rd Annual International Symposium on Computer
    Architecture}},
  year = {1995},
  pages = {191--202},
  month = {June}
}

@ARTICLE{a15:MPR,
  author = {Jim Turley},
  title = {{ARM} Launches {Cortex-A15}},
  journal = {Microprocessor Report},
  year = {2010},
  month = {September},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{tensilica,
  author = {Jim Turley},
  title = {{Tensilica CPU Bends to Designers's Will}},
  journal = {Microprocessor Report},
  year = {1999},
  volume = {13},
  number = {4},
  month = {March}
}

@ARTICLE{teatime,
  author = {Augustus K. Uht},
  title = {{Uniprocessor Performance Enhancement through Adaptive Clock Frequency
    Control}},
  journal = {IEEE Transactions on Computer},
  year = {2005},
  volume = {54},
  pages = {132--140},
  number = {2},
  address = {Washington, DC, USA},
  doi = {http://dx.doi.org/10.1109/TC.2005.34},
  issn = {0018-9340},
  publisher = {IEEE Computer Society}
}

@ARTICLE{DBLP:journals/computer/Uht04,
  author = {Augustus K. Uht},
  title = {Going Beyond Worst-Case Specs with TEAtime.},
  journal = {IEEE Computer},
  year = {2004},
  volume = {37},
  pages = {51-56},
  number = {3},
  ee = {http://csdl.computer.org/comp/mags/co/2004/03/r3051abs.htm}
}

@ARTICLE{multithreadingsurvey,
  author = {Theo Ungerer and Borut Robi and Jurij Silc},
  title = {A survey of processors with explicit multithreading},
  journal = {ACM Computing Surveys},
  year = {2003},
  volume = {35},
  pages = {29--63},
  number = {1},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/641865.641867},
  issn = {0360-0300},
  publisher = {ACM Press}
}

@ARTICLE{pv:micro2006,
  author = {Osman S. Unsal and James W. Tschanz and Keith Bowman and Vivek De
    and Xavier Vera and Antonio Gonzalez and Oguz Ergin},
  title = {Impact of Parameter Variations on Circuits and Microarchitecture},
  journal = {IEEE Micro},
  year = {2006},
  volume = {26},
  pages = {30--39},
  number = {6},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MM.2006.122},
  issn = {0272-1732},
  publisher = {IEEE Computer Society Press}
}

@TECHREPORT{Trimaran:HPL-PD,
  author = {V.Kathail and M.Schlansker and B.R.Rau},
  title = {{HPL-PD Architecture Specification: Version 1.1}},
  institution = {Hewlett-Packard Laboratories},
  year = {2000},
  number = {HPL-93-80(R.1)},
  month = {February}
}

@INPROCEEDINGS{ref:vajapeyam97,
  author = {Sriram Vajapeyam and Tulika Mitra},
  title = {Improving Superscalar Instruction Dispatch and Issue by Exploiting
    Dynamic Code Sequences},
  booktitle = {Proceedings of the 24th Annual International Symposium on Computer
    Architecture},
  year = {1997},
  pages = {1--12},
  month = {June}
}

@INPROCEEDINGS{error:ISLPED2006,
  author = {Girish V. Varatkar and Naresh R. Shanbhag},
  title = {Energy-efficient motion estimation using error-tolerance},
  booktitle = {ISLPED '06: Proceedings of the 2006 international symposium on Low
    power electronics and design},
  year = {2006},
  pages = {113--118},
  doi = {http://doi.acm.org/10.1145/1165573.1165599},
  isbn = {1-59593-462-6},
  location = {Tegernsee, Bavaria, Germany}
}

@ARTICLE{burnin0,
  author = {A. Vassighi and O. Semenov and M. Sachdev and A. Keshavarzi and C.
    Hawkins},
  title = {{CMOS IC technology scaling and its impact on burn-in}},
  journal = {IEEE Transactions on Device and Materials Reliability},
  year = {2004},
  volume = {4},
  pages = {208--221},
  number = {4}
}

@INPROCEEDINGS{DBLP:conf/dft/VasudevanL05,
  author = {D. P. Vasudevan and Parag K. Lala},
  title = {A Technique for Modular Design of Self-Checking Carry-Select Adder},
  booktitle = {DFT},
  year = {2005},
  pages = {325-333},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{ccores,
  author = {Venkatesh, Ganesh and Sampson, Jack and Goulding, Nathan and Garcia,
    Saturnino and Bryksin, Vladyslav and Lugo-Martinez, Jose and Swanson,
    Steven and Taylor, Michael Bedford},
  title = {{Conservation Cores: Reducing the Energy of Mature Computations}},
  booktitle = {ASPLOS '10}
}

@INPROCEEDINGS{vijaykumar_transient-fault_2002,
  author = {{T.N.} Vijaykumar and I. Pomeranz and K. Cheng},
  title = {Transient-fault recovery using simultaneous multithreading},
  booktitle = {Computer Architecture, 2002. Proceedings. 29th Annual International
    Symposium on},
  year = {2002},
  pages = {87--98},
  abstract = {We propose a scheme for transient-fault recovery called Simultaneously,
    and Redundantly Threaded processors with Recovery {(SRTR)} that enhances
    a previously proposed scheme for transient-fault detection, called
    Simultaneously and Redundantly Threaded {(SRT)} processors. {SRT}
    replicates an application into two communicating threads, one executing
    ahead of the other. The trailing thread repeats the computation performed
    by the leading thread, and the values produced by the two threads
    are compared. In {SRT} a leading instruction may commit before the
    check for faults occurs, relying on the trailing thread to trigger
    detection. In contrast, {SRTR} must not allow any leading instruction
    to commit before checking occurs, since a faulty instruction cannot
    be undone once the instruction commits. To avoid stalling leading
    instructions at commit while waiting for their trailing counterparts,
    {SRTR} exploits the time between the completion and commit of leading
    instructions. {SRTR} compares the leading and trailing values as
    soon as the trailing instruction completes, typically before the
    leading instruction reaches the commit point. To avoid increasing
    the bandwidth demand on the register file for checking register values,
    {SRTR} uses the register value queue {(RVQ)} to hold register values
    for checking. To reduce the bandwidth pressure on the {RVQ} itself
    {SRTR} employs dependence-based checking elision {(DBCE).} By reasoning
    that faults propagate through dependent instructions, {DBCE} exploits
    register (true) dependence chains so that only the last instruction
    in a chain uses the {RVQ,} and has the leading and trailing values
    checked. {SRTR} performs within 1\% and 7\% of {SRT} for {SPEC95}
    integer and floating-point programs, respectively. While {SRTR} without
    {DBCE} incurs about 18\% performance loss when the number of {RVQ}
    ports is reduced from four (which is performance-equivalent to an
    unlimited number) to two ports, with {DBCE,} a two-ported {RVQ} performs
    within 2\% of a four-ported {RVQ}},
  doi = {{10.1109/ISCA.2002.1003565}},
  keywords = {fault recovery,fault tolerance,hardware},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{wahbe_efficient_1993,
  author = {Robert Wahbe and Steven Lucco and Thomas E. Anderson and Susan L.
    Graham},
  title = {Efficient software-based fault isolation},
  booktitle = {Proceedings of the fourteenth {ACM} symposium on Operating systems
    principles},
  year = {1993},
  pages = {203--216},
  address = {Asheville, North Carolina, United States},
  publisher = {{ACM}},
  abstract = {One way to provide fault isolation among cooperating software modules
    is to place each in its own address space. However, for tightly-coupled
    modules, this solution incurs prohibitive context switch overhead.
    In this paper, we present a software approach to implementing fault
    isolation within a single address {space.Our} approach has two parts.
    First, we load the code and data for a distrusted module into its
    own fault do main, a logically separate portion of the application's
    address space. Second, we modify the object code of a distrusted
    module to prevent it from writing or jumping to an address outside
    its fault domain. Both these software operations are portable and
    programming language {independent.Our} approach poses a tradeoff
    relative to hardware fault isolation: substantially faster communication
    between fault domains, at a cost of slightly increased execution
    time for distrusted modules. We demonstrate that for frequently communicating
    modules, implementing fault isolation in software rather than hardware
    can substantially improve end-to-end application performance.},
  comment = {segment matching uses 4 extra registers checks each dynamic store
    and dynamic jump address to a segment identifier trap if failure
    
    sandboxing uses 3 extra registers; dedicated register ensures safety
    swap in segment identifier in to ensure local access 4:2:2: "requires
    insertion of two arithmetic instructions before each unsafe {STORE}
    and {JUMP} instruction},
  isbn = {0-89791-632-8},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=168619.168635&coll=portal&dl=ACM&type=series&idx=SERIES372&part=series&WantType=Proceedings&title=SOSP&CFID=68439640&CFTOKEN=74697922}
}

@ARTICLE{RAW:computer1997,
  author = {Elliot Waingold and Michael Taylor and Devabhaktuni Srikrishna and
    Vivek Sarkar and Walter Lee and Victor Lee and Jang Kim and Matthew
    Frank and Peter Finch and Rajeev Barua and Jonathan Babb and Saman
    Amarasinghe and Anant Agarwal},
  title = {{Baring It All to Software: RAW Machines}},
  journal = {Computer},
  year = {1997},
  volume = {30},
  pages = {86--93},
  number = {9}
}

@INPROCEEDINGS{1250726,
  author = {Kristen R. Walcott and Greg Humphreys and Sudhanva Gurumurthi},
  title = {Dynamic prediction of architectural vulnerability from microarchitectural
    state},
  booktitle = {ISCA '07: Proceedings of the 34th annual international symposium
    on Computer architecture},
  year = {2007},
  pages = {516--527},
  doi = {http://doi.acm.org/10.1145/1250662.1250726},
  isbn = {978-1-59593-706-3},
  location = {San Diego, California, USA}
}

@INPROCEEDINGS{pipelinedcrc,
  author = {Mathys Walma},
  title = {Pipelined Cyclic Redundancy Check (CRC) Calculation},
  booktitle = {ICCCN},
  year = {2007},
  pages = {365-370},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{WANG:MICRO97,
  author = {Kai Wang and Manoj Franklin},
  title = {Highly Accurate Data Value Prediction Using Hybrid Predictors},
  booktitle = {International Symposium on Microarchitecture},
  year = {1997},
  pages = {281-290},
  month = {Dec},
  annote = {Paper investigates a variety of data value prediction schemes including
    stride based, pattern based two-level predictors, and a hybrid predictor
    combining the first two. The authors find atht 50\% of register result-producing
    instructions can be correctly predicted with 5\% mispredictions on
    an average. The hybrid predictor was able to correctly predict 50-80\%
    of register result-producing instructions with the the percentage
    of mispredictions ranging from 5-18\%. }
}

@BOOK{vlsitestingbook,
  title = {{VLSI Test Principles and Architectures: Design for Testability (Systems
    on Silicon)}},
  publisher = {{Morgan Kaufmann Publishers}},
  author = {Laung-Terng Wang and Cheng-Wen Wu and Xiaoqing Wen},
  isbn = {0-1237-0597-5}
}

@INPROCEEDINGS{wang_y-branches:_2003,
  author = {N. Wang and M. Fertig and Sanjay Patel},
  title = {Y-branches: when you come to a fork in the road, take it},
  booktitle = {Parallel Architectures and Compilation Techniques, 2003. {PACT} 2003.
    Proceedings. 12th International Conference on},
  year = {2003},
  pages = {56--66},
  abstract = {We study the effects of manipulating the architected direction of
    conditional branches. Through the use of statistical sampling, we
    find that about 40\% of all dynamic branches and about 50\% of mispredicted
    branches do not affect correct program behavior when forced down
    the incorrect path. We call such branches Y-branches. To further
    examine this unexpected phenomenon, we provide a characterization
    of the coding constructs that give rise to such branches. Examples
    of such coding constructs include short-circuits and ineffectual
    loop iterations. We provide a statistical breakdown of the frequency
    of these branches and their constructs. Finally, we suggest some
    techniques for exploiting this behavior, particularly when it results
    from short-circuit constructs.},
  doi = {{10.1109/PACT.2003.1238002}},
  isbn = {{1089-795X}},
  keywords = {conditional branch,fault characterization,fault recovery,fault tolerant
    computing,loop iteration,probabilistic logic,program control structures,sampling
    methods,short-circuit,statistical frequency breakdown,statistical
    sampling,tolerance {analysis,Y-branch}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{IVM,
  author = {Wang, N.J. and Patel, S.J.},
  title = {ReStore: Symptom-Based Soft Error Detection in Microprocessors},
  journal = {Dependable and Secure Computing, IEEE Transactions on},
  year = {2006},
  volume = {3},
  pages = {188 -201},
  number = {3},
  month = july-sept.,
  doi = {10.1109/TDSC.2006.40},
  issn = {1545-5971},
  keywords = {ReStore architecture;ReStore framework;buffer miss;cache miss;checkpointing
    hardware;control flow misspeculation;mean time between failures;microprocessor
    soft error;soft error event recovery;symptom-based soft error detection;checkpointing;error
    correction codes;error detection;logic testing;microprocessor chips;software
    fault tolerance;},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{ace:isca2007,
  author = {Nicholas J. Wang and Aqeel Mahesri and Sanjay J. Patel},
  title = {{Examining ACE analysis reliability estimates using fault-injection}},
  booktitle = {ISCA '07: Proceedings of the 34th annual international symposium
    on Computer architecture},
  year = {2007},
  pages = {460--469},
  doi = {http://doi.acm.org/10.1145/1250662.1250719},
  isbn = {978-1-59593-706-3},
  location = {San Diego, California, USA}
}

@ARTICLE{DBLP:journals/tdsc/WangP06,
  author = {Nicholas J. Wang and Sanjay J. Patel},
  title = {{ReStore: Symptom-Based Soft Error Detection in Microprocessors}},
  journal = {IEEE Transactions on Dependable and Secure Computing},
  year = {2006},
  volume = {3},
  pages = {188-201},
  number = {3},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/TDSC.2006.40}
}

@INPROCEEDINGS{wang_restore_2005,
  author = {Nicholas J. Wang and Sanjay J. Patel},
  title = {ReStore: Symptom Based Soft Error Detection in Microprocessors},
  booktitle = {{DSN-35}},
  year = {2005},
  pages = {30-39},
  doi = {http://doi.ieeecomputersociety.org/10.1109/DSN.2005.82},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{checkpointing_applications_1995,
  author = {Wang, Yi-Min and Huang, Yennun and Vo, Kiem-Phong and Chung, Pe-Yu
    and Kintala, C.},
  title = {Checkpointing and Its Applications},
  booktitle = {FTCS '95},
  pages = {22},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{remap,
  author = {M.A. Watkins and D.H. Albonesi},
  title = {ReMAP: A Reconfigurable Heterogeneous Multicore Architecture},
  booktitle = {MICRO 43},
  year = {2010},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{4629948,
  author = {Watkins, M.A. and Cianchetti, M.J. and Albonesi, D.H.},
  title = {Shared reconfigurable architectures for CMPS},
  booktitle = {FPGA 2008}
}

@BOOK{mobile_sales,
  title = {Industry first: Smartphones pass PCs in sales},
  publisher = {http://tech.fortune.cnn.com/2011/02/07/idc-smartphone-shipment-numbers-passed-pc-in-q4-2010/},
  author = {Seth Weintraub},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{MMM:asplos09,
  author = {Wells, Philip M. and Chakraborty, Koushik and Sohi, Gurindar S.},
  title = {Mixed-mode multicore reliability},
  booktitle = {ASPLOS -XIV},
  year = {2009},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{cmosvlsidesign,
  title = {{CMOS VLSI Design: A Circuits and Systems Perspective}},
  publisher = {{Addison Wesley}},
  author = {Neil Weste and David Harris},
  isbn = {0-321-14901-7}
}

@INPROCEEDINGS{atlas,
  author = {R. Clint Whaley and Jack J. Dongarra},
  title = {{Automatically tuned linear algebra software}},
  booktitle = {Supercomputing '98: Proceedings of the 1998 ACM/IEEE conference on
    Supercomputing},
  year = {1998},
  pages = {1--27},
  publisher = {IEEE Computer Society},
  isbn = {0-89791-984-X},
  location = {San Jose, CA}
}

@BOOK{ILP:Williams,
  title = {Logic and Integer Programming},
  publisher = {Springer},
  year = {2009},
  author = {H. Paul Williams}
}

@INPROCEEDINGS{testscaling0,
  author = {T.W. Williams and R. H. Dennard and B. Kapur and M.R. Mercer and
    M. Maly},
  title = {{Iddq test: sensitivity analysis of scaling}},
  booktitle = {ITC '96: Proceedings of International Test Conference},
  year = {1996},
  pages = {786--792}
}

@INPROCEEDINGS{ParamEst:vts2007,
  author = {Simon Wilson and Ben Flood and Suresh Goyal and Jim Mosher and Susan
    Bergin and Joseph O'Brien and Robert Kennedy},
  title = {Parameter Estimation for a Model with Both Imperfect Test and Repair},
  booktitle = {VTS '07: Proceedings of the 25th IEEE VLSI Test Symmposium},
  year = {2007},
  pages = {271--276},
  publisher = {IEEE Computer Society},
  doi = {http://dx.doi.org/10.1109/VTS.2007.48},
  isbn = {0-7695-2812-0}
}

@INPROCEEDINGS{witchel_mondrian_2002,
  author = {E. Witchel and J. Cates and Krste Asanovi{\textbackslash}'c},
  title = {Mondrian Memory Protection},
  booktitle = {Proceedings of {ASPLOS-X}},
  year = {2002},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{starcore,
  author = {O. Wolf and J. Bier},
  title = {{StarCore Launches First Architecture}},
  journal = {Microprocessor Report},
  year = {1998},
  volume = {12},
  pages = {17-20},
  number = {14},
  month = {October}
}

@INPROCEEDINGS{wong_soft_2006,
  author = {Vicky Wong and Mark Horowitz},
  title = {Soft Error Resilience of Probabilistic Inference Applications},
  booktitle = {SELSE '06},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{wong:SELSE2006,
  author = {V Wong and Mark Horowitz},
  title = {{Soft Error Resilience of Probabilistic Inference Applications}},
  booktitle = {{Silicon Errors in Logic - System Effects Workshop}},
  year = {2006},
  month = {April}
}

@ARTICLE{Woo,
  author = {Dong Hyuk Woo and Hsien-Hsin S. Lee},
  title = {Extending Amdahl's Law for Energy-Efficient Computing in the Many-Core
    Era},
  journal = {Computer},
  year = {2008},
  volume = {41},
  pages = {24--31},
  number = {12},
  month = {December},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Wood:1997:FRR:258305.258322,
  author = {Wood, R. Glenn and Rutenbar, Rob A.},
  title = {FPGA routing and routability estimation via Boolean satisfiability},
  booktitle = {FPGA '97},
  pages = {119--125}
}

@ARTICLE{1242330,
  author = {Wu, E.Y. and Sune, J.},
  title = {Successive breakdown events and their relation with soft and hard
    breakdown modes},
  journal = {Electron Device Letters, IEEE},
  year = {2003},
  volume = {24},
  pages = { 692 - 694},
  number = {11},
  month = {nov.},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{wu_1990,
  author = {K. Wu and W. K. Fuchs and J. H. Patel},
  title = {Error Recovery in Shared Memory Multiprocessors Using Private Caches},
  journal = {IEEE Transactions on Parallel and Distributed Systems},
  year = {1990},
  volume = {1},
  pages = {231–240},
  number = {2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{cryptomaniac,
  author = {Lisa Wu and Chris Weaver and Todd Austin},
  title = {{CryptoManiac: A Fast Flexible Architecture for Secure Communication}},
  booktitle = {Proceedings of the 28th Annual International Symposium on Computer
    Architecture},
  year = {2001},
  pages = {110--119},
  month = {June}
}

@INPROCEEDINGS{nemirovsky,
  author = {W. Yamamoto and M. Nemirovsky},
  title = {{Increasing superscalar performance through multistreaming}},
  booktitle = {Proceedings of the 4th International Conference on Parallel Architectures
    and Compilation Techniques (PACT)},
  year = {1995},
  pages = {49--58},
  month = {June}
}

@INPROCEEDINGS{YANG:ISLPED01,
  author = {J. Yang and R. Gupta},
  title = {Energy-Efficient Load and Store Reuse},
  booktitle = {IEEE/ACM International Symposium on Low Power Electronics and Design
    (ISLPED)},
  year = {2001},
  pages = {72-75},
  annote = {The authors present the design of load-store value resue system designed
    to capture and eliminate a large fraction of redundant load and store
    instructions and eliminate the redundancy using less energy than
    what is saved in the cache. On some SPEC programs with high redundancy,
    the authors achieve IPC improvements of up to 66\% and net cache
    savings of up to 47\%. Also in programs where little redundancy is
    found, the net increase in energy consumed is less than 3\%. }
}

@INPROCEEDINGS{YANG:ICPP00,
  author = {Jun Yang and Rajiv Gupta},
  title = {Load Redundancy Removal through Instruction Reuse},
  booktitle = {International Conference on Parallel Processing},
  year = {2000},
  pages = {61-68},
  annote = {The authors present reuse techniques for load redundancy removal
    that eliminate both same and different instruction redundancy. The
    authors show that load instructions average 20\% same instruction
    redundancy and 35\% different instruction redundancy, i.e. redundancy
    arising at other load and store instructions. The techniques proposed
    yield IPC improvements of up to 11\% and reduce off-chip traffic
    due to cache misses by as much as 32\% for SPECint95 benchmarks.}
}

@ARTICLE{MIPS,
  author = {Yeager, Kenneth C.},
  title = {The {MIPS} {R10000} Superscalar Microprocessor},
  journal = {IEEE Micro},
  year = {1996},
  volume = {16},
  pages = {28--40},
  number = {2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{patt,
  author = {Yeh, Tse-Yu and Patt, Yale N.},
  title = {Two-level adaptive training branch prediction},
  booktitle = {MICRO '91},
  pages = {51--61},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Yeh:1992:AIT:139669.139709,
  author = {Yeh, Tse-Yu and Patt, Yale N.},
  title = {Alternative implementations of two-level adaptive branch prediction},
  booktitle = {ISCA '92},
  pages = {124--134},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{YEH1:ISCA92,
  author = {Tse-Yu Yeh and Yale N. Patt},
  title = {A Comprehensive Instruction Fetch Mechanism for a Processor Supporting
    Speculative Execution},
  booktitle = {Proceedings of the 25th Annual International Symposiumon Microarchitecture},
  year = {1992},
  pages = {129--139},
  month = {December}
}

@INPROCEEDINGS{gamephysics:isca2007,
  author = {Thomas Y. Yeh and Petros Faloutsos and Sanjay J. Patel and Glenn
    Reinman},
  title = {ParallAX: an architecture for real-time physics},
  booktitle = {ISCA '07: Proceedings of the 34th Annual International Symposium
    on Computer Architecture},
  year = {2007},
  pages = {232-243},
  ee = {http://doi.acm.org/10.1145/1250662.1250691}
}

@INPROCEEDINGS{YEH:ISCA93,
  author = {T. Y. Yeh and Yale N. Patt},
  title = {A Comparison of Dynamic Branch Predictors that use Two Levels of
    Branch History},
  booktitle = {Proceedings of the 21st annual International symposium on Computer
    Architecture},
  year = {1993},
  pages = {257--266},
  month = {May}
}

@INPROCEEDINGS{YEH2:ISCA92,
  author = {T. Y. Yeh and Yale N. Patt},
  title = {Alternative Implementations of Two-level Adaptive Branch Prediction},
  booktitle = {Proceedings of the 20th annual International symposium on Computer
    Architecture},
  year = {1992},
  pages = {124--134},
  month = {May}
}

@INPROCEEDINGS{multiplier,
  author = {Yilmaz, M. and Hower, D.R. and Ozev, S. and Sorin, D.J},
  title = {Self-checking and self-diagnosing 32-bit microprocessor multiplier},
  booktitle = {IEEE International Test Conference},
  year = {2006},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{selfmultiplier:itc2006,
  author = {Mahmut Yilmaz and Derek R. Hower and Sule Ozev and Daniel J. Sorin},
  title = {{Self-Detecting and Self-Diagnosing 32-bit Microprocessor Multiplier}},
  booktitle = {{ITC '06: International Test Conference}},
  year = {2006},
  month = {October}
}

@INPROCEEDINGS{lazyerror:dft2007,
  author = {Mahmut Yilmaz and Albert Meixner and Sule Ozev and Daniel J. Sorin},
  title = {Lazy Error Detection for Microprocessor Functional Units},
  booktitle = {DFT '07: Proceedings of the 21st IEEE International Symposium on
    on Defect and Fault-Tolerance in VLSI Systems},
  year = {2007}
}

@INPROCEEDINGS{YOAZ:ISCA99,
  author = {Adi Yoaz and Mattan Erez and Ronny Ronen and Stephan Jourdan},
  title = {Speculation Techniques for Improving Load Related Instruction Scheduling},
  booktitle = {{Proc. of the 26th Annual Int'l Symp. on Computer Architecture ({ISCA}'99)}},
  year = {1999},
  pages = {42-53},
  month = {May},
  url = {citeseer.nj.nec.com/yoaz99speculation.html}
}

@INPROCEEDINGS{finfet,
  author = {B. Yu},
  title = {{FinFET scaling to 10 nm gate length}},
  booktitle = {Proceedings of IEDM Strategic Technology},
  year = {2002},
  pages = {251--252},
  month = {December}
}

@INPROCEEDINGS{utbfsoi2,
  author = {B. Yu},
  title = {{Scaling towards 35 nm gate length CMOS}},
  booktitle = {Proceedings of VSLI Symposium},
  year = {2001},
  pages = {9--10},
  month = {June}
}

@INPROCEEDINGS{ISSCC06:ASAP,
  author = {Zhiyi Yu and Michael Meeuwsen and Ryan Apperson and Omar Sattari
    and Michael Lai and Jeremy Webb and Eric Work and Tinoosh Mohsenin
    and Mandeep Singh and Bevan M. Baas},
  title = {{An Asynchronous Array of Simple Processors for DSP Applications}},
  booktitle = {{Proceedings of the IEEE International Solid-State Circuits Conference,
    (ISSCC '06)}},
  year = {2006},
  pages = {428--429}
}

@INPROCEEDINGS{variations:cad2,
  author = {Songqing Zhang and Vineet Wason and Kaustav Banerjee},
  title = {A probabilistic framework to estimate full-chips subthreshold leakage
    power distribution considering within-die and die-to-die P-T-V variations},
  booktitle = {ISLPED '04: Proceedings of the 2004 international symposium on Low
    power electronics and design},
  year = {2004},
  pages = {156--161},
  doi = {http://doi.acm.org/10.1145/1013235.1013278},
  isbn = {1-58113-929-2},
  location = {Newport Beach, California, USA}
}

@INPROCEEDINGS{weifeng_zhang_event-driven_2005,
  author = {Weifeng Zhang and B. Calder and {D.M.} Tullsen},
  title = {An event-driven multithreaded dynamic optimization framework},
  booktitle = {Parallel Architectures and Compilation Techniques, 2005. {PACT} 2005.
    14th International Conference on},
  year = {2005},
  pages = {87--98},
  abstract = {Dynamic optimization has the potential to adapt the program's behavior
    at run-time to deliver performance improvements over static optimization.
    Dynamic optimization systems usually perform their optimization in
    series with the application's execution. This incurs overhead which
    reduces the benefit of dynamic optimization, and prevents some aggressive
    optimizations from being performed. In this paper we propose a new
    dynamic optimization framework called Trident. Concurrent with the
    program's execution, the framework uses hardware support to identify
    optimization opportunities, and uses spare threads on a multithreaded
    processor to perform dynamic optimizations for these optimization
    events. We evaluate the benefit of using Trident to guide code layout,
    basic compiler optimizations, and value specialization. Our results
    show that using Trident with these optimizations achieves an average
    20\% speedup, and is complementary with other memory latency tolerant
    techniques, such as prefetching.},
  doi = {{10.1109/PACT.2005.7}},
  isbn = {{1089-795X} },
  keywords = {compilers,dynamic compilation,dynamic programming,event-driven multithreaded
    dynamic optimization,multithreaded processor,multi-threading,optimising
    compilers,static {optimization,Trident}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@TECHREPORT{ZHOU:TR01,
  author = {Huiyang Zhou and Chao-ying Fu and Eric Rotenberg and Tom Conte},
  title = {{A study of value speculative execution and misspeculation recovery
    in superscalar microprocessors}},
  institution = {ECE Department, N. C. State University},
  year = {2000},
  month = {January}
}

@PROCEEDINGS{DBLP:conf/cc/2005,
  title = {Compiler Construction, 14th International Conference, CC 2005, Held
    as Part of the Joint European Conferences on Theory and Practice
    of Software, ETAPS 2005, Edinburgh, UK, April 4-8, 2005, Proceedings},
  year = {2005},
  editor = {Rastislav Bod\'{\i}k},
  volume = {3443},
  series = {Lecture Notes in Computer Science},
  publisher = {Springer},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {CC},
  isbn = {3-540-25411-0},
  owner = {karu},
  timestamp = {2011.10.31}
}

@PROCEEDINGS{DBLP:conf/edcc/2005,
  title = {Dependable Computing - EDCC-5, 5th European Dependable Computing
    Conference, Budapest, Hungary, April 20-22, 2005, Proceedings},
  year = {2005},
  editor = {Mario Dal Cin and Mohamed Ka{\^a}niche and Andr{\'a}s Pataricza},
  volume = {3463},
  series = {Lecture Notes in Computer Science},
  publisher = {Springer},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {EDCC},
  isbn = {3-540-25723-3}
}

@PROCEEDINGS{DBLP:conf/aspdac/2006,
  title = {Proceedings of the 2006 Conference on Asia South Pacific Design Automation:
    ASP-DAC 2006, Yokohama, Japan, January 24-27, 2006},
  year = {2006},
  editor = {Fumiyasu Hirose},
  publisher = {IEEE},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {ASP-DAC},
  isbn = {0-7803-9451-8}
}

@PROCEEDINGS{DBLP:conf/date/2007,
  title = {2007 Design, Automation and Test in Europe Conference and Exposition
    (DATE 2007), April 16-20, 2007, Nice, France},
  year = {2007},
  editor = {Rudy Lauwereins and Jan Madsen},
  publisher = {ACM},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {DATE},
  isbn = {978-3-9810801-2-4}
}

@MISC{__????,
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{__????-1,
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{__????-3,
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{__????-4,
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{_cs_????,
  title = {{CS} 537 - Introduction to Operating Systems - Spring 2007},
  howpublished = {http://pages.cs.wisc.edu/{\textasciitilde}solomon/cs537-old/last/index.html\#projects},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://pages.cs.wisc.edu/~solomon/cs537-old/last/index.html#projects}
}

@MISC{_download.pdf_????,
  title = {download.pdf},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://serv1.ist.psu.edu:8080/viewdoc/download;jsessionid=D83309DCEFE8480497ADCB972A26066A?doi=10.1.1.80.584&rep=rep1&type=pdf}
}

@MISC{_ft_gateway.pdf_????,
  title = {ft\_gateway.pdf},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/ft_gateway.cfm?id=1227384&type=pdf&coll=GUIDE&dl=GUIDE&CFID=7910075&CFTOKEN=65404214}
}

@MISC{_hiring:r1_????,
  title = {On Hiring: The R1 Paradigm and the Job Search - Chronicle.com},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://chronicle.com/jobs/blogs/onhiring/599}
}

@MISC{_hpca-15_????,
  title = {{HPCA-15}},
  howpublished = {http://www.comparch.ncsu.edu/hpca/index\_files/program.html},
  comment = {Accurate {Microarchitecture-Level} Fault Modeling for Studying Hardware
    Faults},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://www.comparch.ncsu.edu/hpca/index_files/program.html}
}

@MISC{_initiative_????,
  title = {An Initiative to attract students to computing},
  howpublished = {{http://portal.acm.org/citation.cfm?id=1227504.1229597\&coll=GUIDE\&dl=GUIDE\&type=issue\&idx=J688\&part=newsletter\&WantType=Newsletters\&title=ACM\%20SIGCSE\%20Bulletin\&CFID=7910075\&CFTOKEN=65404214}},
  comment = {Session Chair - Lillian {(Boots)} Cassell},
  journal = {{SIGCSE} Bull.},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1227504.1229597&coll=GUIDE&dl=GUIDE&type=issue&idx=J688&part=newsletter&WantType=Newsletters&title=ACM%20SIGCSE%20Bulletin&CFID=7910075&CFTOKEN=65404214}
}

@MISC{_micro-41_????-1,
  title = {{MICRO-41} Home Page},
  howpublished = {http://www.microarch.org/micro41/},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://www.microarch.org/micro41/}
}

@MISC{_ppopp_????,
  title = {{PPoPP} 2009 Home Page},
  howpublished = {http://ppopp09.rice.edu/},
  comment = {A Comparison of Programming Models for Multiprocessors with Explicitly
    Managed Memory Hierarchies },
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://ppopp09.rice.edu/}
}

@BOOK{cell_manual,
  title = {Cell Broadband Engine Programming Handbook Including the PowerXCell
    8i Processor},
  publisher = {https://www-01.ibm.com/chips/techlib/techlib.nsf/techdocs/7A77CCDF14FE70D5852575CA0074E8ED},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{core2bugs,
  title = {{Intel Corp. Intel Core2 Extreme Processor X6800 and Intel Core2
    Duo Desktop Processor E6000 and E4000 Sequence Specification Update.
    310307}},
  key = {intel},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{core2bugs,
  title = {{Intel Corp. Intel Core2 Extreme Processor X6800 and Intel Core2
    Duo Desktop Processor E6000 and E4000 Sequence Specification Update.
    310307}},
  key = {intel}
}

@MISC{crachallengea,
  title = {{CRA Grand Research Challenges in Information Systems, 2003. [Online].\\Available
    http://www.cra.org/reports/gc.systems.pdf}},
  key = {crachallengea}
}

@MISC{crachallengea,
  title = {{CRA Grand Research Challenges in Information Systems, 2003. [Online].\\Available
    http://www.cra.org/reports/gc.systems.pdf}},
  key = {crachallengea},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{crachallengeb,
  title = {{Revitalizing Computer Architecture Research, CRA Conference on Grand
    Research Challenges. [Online].\\Available http://www.cra.org/Activities/grand.challenges/architecture/computer.architecture.pdf}},
  key = {crachallengeb}
}

@MISC{crachallengeb,
  title = {{Revitalizing Computer Architecture Research, CRA Conference on Grand
    Research Challenges. [Online].\\Available http://www.cra.org/Activities/grand.challenges/architecture/computer.architecture.pdf}},
  key = {crachallengeb},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{dblife1,
  title = {{DBLife. [Online]. Available http://dblife.cs.wisc.edu/}},
  key = {dblife},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{dblife1,
  title = {{DBLife. [Online]. Available http://dblife.cs.wisc.edu/}},
  key = {dblife}
}

@ARTICLE{dummy2,
}

@MISC{EM2,
  title = {{JEDEC Solid State Technology Association. Failure mechanisms and
    models for semiconductor devices. Technical Report JEP122C, March
    2006}.},
  key = {JEDEC}
}

@MISC{EM2,
  title = {{JEDEC Solid State Technology Association. Failure mechanisms and
    models for semiconductor devices. Technical Report JEP122C, March
    2006}.},
  key = {JEDEC},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{emotionengine,
  note = {{A. Kunimatsu et. al. Vector Unit Architecture For Emotion Synthesis.
    \emph{IEEE Micro}, 20(2):40--47, March 2000}},
  key = {kunimatsu},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{emotionengine,
  note = {{A. Kunimatsu et. al. Vector Unit Architecture For Emotion Synthesis.
    \emph{IEEE Micro}, 20(2):40--47, March 2000}},
  key = {kunimatsu}
}

@MISC{extn:alpha,
  title = {{Alpha Architecture Handbook, Version 3, October 1996}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{extn:alpha,
  title = {{Alpha Architecture Handbook, Version 3, October 1996}}
}

@MISC{fpgaopensparc,
  title = {{OpenSPARC T1: FPGA Implementation. [Online]. Available http://fpga.sunsource.net/}},
  key = {fpgaopensparc},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{fpgaopensparc,
  title = {{OpenSPARC T1: FPGA Implementation. [Online]. Available http://fpga.sunsource.net/}},
  key = {fpgaopensparc}
}

@MISC{gpgpu,
  title = {{GPGPU: www.gpgpu.org}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{gpgpu,
  title = {{GPGPU: www.gpgpu.org}}
}

@MISC{intel:topcoder,
  title = {{The Intel Software Network Multi-Threading Competition Series. [Online].\\Available:
    http://www.topcoder.com/longcontest/?module=Static\&d1=intel\_rules}},
  key = {intel:topcoder}
}

@MISC{intel:topcoder,
  title = {{The Intel Software Network Multi-Threading Competition Series. [Online].\\Available:
    http://www.topcoder.com/longcontest/?module=Static\&d1=intel\_rules}},
  key = {intel:topcoder},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INBOOK{ITRS1999,
  title = {International Technology Roadmap for Semiconductors},
  edition = {1999},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{itrs:2009,
  title = {{Semiconductor Industry Association (SIA), Design, International
    Roadmap for Semiconductors, 2009 edition.}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{ITRS:Design,
  title = {{Semiconductor Industry Association (SIA), Design, International
    Roadmap for Semiconductors, 2005 edition Int. SEMATECH, 2005. [Online].
    \\Available: http://public.itrs.net}}
}

@MISC{ITRS:Design,
  title = {{Semiconductor Industry Association (SIA), Design, International
    Roadmap for Semiconductors, 2005 edition Int. SEMATECH, 2005. [Online].
    \\Available: http://public.itrs.net}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{ITRS:PIDS,
  title = {{Semiconductor Industry Association (SIA), Process Integration, Devices,
    and Structures, International Roadmap for Semiconductors, 2005 edition.
    Int. SEMATECH, 2005. [Online].\\Available: http://public.itrs.net}}
}

@MISC{ITRS:PIDS,
  title = {{Semiconductor Industry Association (SIA), Process Integration, Devices,
    and Structures, International Roadmap for Semiconductors, 2005 edition.
    Int. SEMATECH, 2005. [Online].\\Available: http://public.itrs.net}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{mapreduce:cell,
  title = {{MapReduce on Cell, http://sourceforge.net/projects/mapreduce-cell}},
  key = {{mapreduce:cell}}
}

@MISC{mapreduce:cell,
  title = {{MapReduce on Cell, http://sourceforge.net/projects/mapreduce-cell}},
  key = {{mapreduce:cell}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{mindstorm,
  title = {{Lego Mindstorm, Lego.}},
  key = {{mindstorm}}
}

@MISC{mindstorm,
  title = {{Lego Mindstorm, Lego.}},
  key = {{mindstorm}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{ms2020,
  title = {{Microsoft Research. Towards 2020 Science. [Online].\\Available:
    http://research.microsoft.com/towards2020science/downloads/T2020S\_ReportA4.pdf}},
  key = {ms2020}
}

@MISC{ms2020,
  title = {{Microsoft Research. Towards 2020 Science. [Online].\\Available:
    http://research.microsoft.com/towards2020science/downloads/T2020S\_ReportA4.pdf}},
  key = {ms2020},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{niagara:defects,
  title = {{Gordon Haff, Niagara Turns On. Research Note Illuminata, 2005. [Online].\\Available
    www.sun.com/servers/coolthreads/overview/docs/niagara.pdf}},
  key = {niagara},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{niagara:defects,
  title = {{Gordon Haff, Niagara Turns On. Research Note Illuminata, 2005. [Online].\\Available
    www.sun.com/servers/coolthreads/overview/docs/niagara.pdf}},
  key = {niagara}
}

@MISC{ode,
  title = {Open Dynamics Engine. [Online]. Available http://www.ode.org},
  key = {ode},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{ode,
  title = {Open Dynamics Engine. [Online]. Available http://www.ode.org},
  key = {ode}
}

@MISC{opencores,
  title = {{Opencores, opencores.org}},
  key = {{opencores}}
}

@MISC{opencores,
  title = {{Opencores, opencores.org}},
  key = {{opencores}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{openrisc,
  title = {OpenRISC project, http://opencores.org/project,or1k},
  key = {openrisc},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{opensourcecad1,
  title = {{Alliance: A free VLSI CAD System, [Online]. Available http://www-asim.lip6.fr/recherche/alliance/}},
  key = {{alliance}}
}

@MISC{opensourcecad1,
  title = {{Alliance: A free VLSI CAD System, [Online]. Available http://www-asim.lip6.fr/recherche/alliance/}},
  key = {{alliance}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{opensourcecad2,
  title = {{BYU JHDL, Open Source FPGA CAD Tools, http://www.jhdl.org/}},
  key = {{byujhdl}}
}

@MISC{opensourcecad2,
  title = {{BYU JHDL, Open Source FPGA CAD Tools, http://www.jhdl.org/}},
  key = {{byujhdl}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{opensparc,
  title = {{OpenSPARC T1, http://www.opensparc.net}},
  key = {fpgaopensparc},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{opensparc,
  title = {Opensparc T1, http://www.opensparc.net },
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{parboil,
  title = {Parboil Benchmark Suite},
  publisher = {http://impact.crhc.illinois.edu/parboil.php},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{patent,
  title = {{T. Keller and K. Sankaralingam. \emph{Method and system for enhanced
    cache efficiency utilizing selective replacement exemption.} US patent
    number 6772199, assigned 07/03/2004.}},
  key = {z2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{patent,
  title = {{T. Keller and K. Sankaralingam. \emph{Method and system for enhanced
    cache efficiency utilizing selective replacement exemption.} US patent
    number 6772199, assigned 07/03/2004.}},
  key = {z2}
}

@MISC{PerfTools,
  title = {Google Performance Tools},
  howpublished = {http://code.google.com/p/google-perftools/},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://code.google.com/p/google-perftools/}
}

@MISC{pierce,
  title = {{{B. Peirce, Linear Associative Algebra. 1870.}}},
  key = {pierce},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{pin,
  title = {{Chi-Keung Luk et al. Pin: Building Customized Program Analysis Tools
    with Dynamic Instrumentation, PLDI, 2005, pp. 190-200.}},
  key = {Luk},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{ref:geforcebenchmark,
  title = {NVIDIA GeForce FX 5800 Ultra 128MB Video Card Review},
  note = {http://www.digit-life.com/articles2/gffx/gffx-ref-p1.html},
  key = {geforce},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{ref:geforcebenchmark,
  title = {NVIDIA GeForce FX 5800 Ultra 128MB Video Card Review},
  note = {http://www.digit-life.com/articles2/gffx/gffx-ref-p1.html},
  key = {geforce}
}

@MISC{REF:TRIMARAN,
  title = {Trimaran : An infrastructure for Research in Instruction-Level Parallelism},
  note = {http://www.trimaran.org},
  key = {Trimaran},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{REF:TRIMARAN,
  title = {Trimaran : An infrastructure for Research in Instruction-Level Parallelism},
  note = {http://www.trimaran.org},
  key = {Trimaran}
}

@MISC{ridgetop,
  title = {{The Ridgetop group. [Online]. Available http://www.ridgetop.com}},
  key = {ridgetop},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{ridgetop,
  title = {{The Ridgetop group. [Online]. Available http://www.ridgetop.com}},
  key = {ridgetop}
}

@MISC{rlxlayer,
  title = {CCC Visioning Study on Cross-Layer Reliability, http://www.relxlayer.org/},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://www.relxlayer.org/Home}
}

@MISC{robosapien,
  title = {{Robosapien, WOWWEE Entertainment, wowwee.com}},
  key = {{robosapien}}
}

@MISC{robosapien,
  title = {{Robosapien, WOWWEE Entertainment, wowwee.com}},
  key = {{robosapien}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{rsmedia,
  title = {{RSMedia Bot. [Online].\\Available http://www.linuxdevices.com/news/NS4905396115.html}},
  key = {rsmedia}
}

@MISC{rsmedia,
  title = {{RSMedia Bot. [Online].\\Available http://www.linuxdevices.com/news/NS4905396115.html}},
  key = {rsmedia},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{SPEC,
  title = {Standard Performance Evaluation Corporation},
  note = {http://www.spec.org/results},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{specweb,
  title = {{T. Keller, K. Sankaralingam, and H. P. Hofstee. Towards an Optimal
    File Allocation Strategy for SpecWEB99. \emph{In Proceedings of the
    Workshop on Workload Characterization, 2000}, September 2000}},
  key = {z1}
}

@MISC{specweb,
  title = {{T. Keller, K. Sankaralingam, and H. P. Hofstee. Towards an Optimal
    File Allocation Strategy for SpecWEB99. \emph{In Proceedings of the
    Workshop on Workload Characterization, 2000}, September 2000}},
  key = {z1},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{topcoder,
  title = {{Topcoder, www.topcoder.com}},
  key = {{topcoder}}
}

@MISC{topcoder,
  title = {{Topcoder, www.topcoder.com}},
  key = {{topcoder}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{topcoderart0,
  title = {{The NSA: Security in Numbers, \emph{Business Week, January 23, 2006}.
    [Online].\\Available: http://www.businessweek.com/magazine/content/06\_04/b3968007.htm}},
  key = {topcoderart0}
}

@MISC{topcoderart0,
  title = {{The NSA: Security in Numbers, \emph{Business Week, January 23, 2006}.
    [Online].\\Available: http://www.businessweek.com/magazine/content/06\_04/b3968007.htm}},
  key = {topcoderart0},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{trips:toolchain,
  title = {TRIPS Toolchain, http://www.cs.utexas.edu/~trips/dist/}
}

@MISC{wikipedia:idempotency,
  title = {Wikipedia: Idempotence, http://en.wikipedia.org/wiki/Idempotence},
  key = {wikipedia},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{zesto,
  title = {Zesto x86 Simulator, http://zesto.cc.gatech.edu/},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{ITRS2009,
  title = {International Technology Roadmap for Semiconductors},
  year = {2009},
  note = {http://www.itrs.net},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{IEEEfp,
  title = {{IEEE} Standard for Floating-Point Arithmetic},
  journal = {IEEE Std 754-2008},
  year = {2008},
  pages = {1-58},
  owner = {karu},
  timestamp = {2011.10.31}
}

@PROCEEDINGS{DBLP:conf/dac/2007,
  title = {Proceedings of the 44th Design Automation Conference, DAC 2007, San
    Diego, CA, USA, June 4-8, 2007},
  year = {2007},
  publisher = {IEEE},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {DAC}
}

@PROCEEDINGS{DBLP:conf/isqed/2007,
  title = {8th International Symposium on Quality of Electronic Design (ISQED
    2007), 26-28 March 2007, San Jose, CA, USA},
  year = {2007},
  publisher = {IEEE Computer Society},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {ISQED},
  isbn = {978-0-7695-2795-6}
}

@PROCEEDINGS{DBLP:conf/micro/2007,
  title = {40th Annual IEEE/ACM International Symposium on Microarchitecture
    (MICRO-40 2007), 1-5 December 2007, Chicago, Illinois, USA},
  year = {2007},
  publisher = {IEEE Computer Society},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {MICRO},
  owner = {karu},
  timestamp = {2011.10.31}
}

@PROCEEDINGS{DBLP:conf/vlsid/2007,
  title = {20th International Conference on VLSI Design (VLSI Design 2007),
    Sixth International Conference on Embedded Systems (ICES 2007), 6-10
    January 2007, Bangalore, India},
  year = {2007},
  publisher = {IEEE Computer Society},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {VLSI Design},
  isbn = {0-7695-2502-4}
}

@PROCEEDINGS{DBLP:conf/vts/2007,
  title = {25th IEEE VLSI Test Symposium (VTS 2007), 6-10 May 2007, Berkeley,
    California, USA},
  year = {2007},
  publisher = {IEEE Computer Society},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {VTS}
}

@PROCEEDINGS{DBLP:conf/micro/2006,
  title = {39th Annual IEEE/ACM International Symposium on Microarchitecture
    (MICRO-39 2006), 9-13 December 2006, Orlando, Florida, USA},
  year = {2006},
  publisher = {IEEE Computer Society},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {MICRO}
}

@PROCEEDINGS{spec2006,
  title = {SPEC CPU2006},
  year = {2006},
  organization = {Standard Performance Evaluation Corporation},
  owner = {karu},
  timestamp = {2011.10.31}
}

@PROCEEDINGS{DBLP:conf/dsn/2005,
  title = {2005 International Conference on Dependable Systems and Networks
    (DSN 2005), 28 June - 1 July 2005, Yokohama, Japan, Proceedings},
  year = {2005},
  publisher = {IEEE Computer Society},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {DSN},
  isbn = {0-7695-2282-3}
}

@PROCEEDINGS{DBLP:conf/iolts/2005,
  title = {11th IEEE International On-Line Testing Symposium (IOLTS 2005), 6-8
    July 2005, Saint Raphael, France},
  year = {2005},
  publisher = {IEEE Computer Society},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {IOLTS},
  isbn = {0-7695-2406-0}
}

@PROCEEDINGS{DBLP:conf/dac/2003,
  title = {Proceedings of the 40th Design Automation Conference, DAC 2003, Anaheim,
    CA, USA, June 2-6, 2003},
  year = {2003},
  publisher = {ACM},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {DAC},
  isbn = {1-58113-688-9}
}

@PROCEEDINGS{DBLP:conf/aspdac/2000,
  title = {Proceedings of ASP-DAC 2000, Asia and South Pacific Design Automation
    Conference 2000, Yokohama, Japan},
  year = {2000},
  publisher = {ACM},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {ASP-DAC},
  isbn = {0-7803-5974-7}
}

@PROCEEDINGS{eembc,
  title = {EEMBC},
  year = {2000},
  organization = {Embedded Microprocessor Benchmark Consortium}
}

@MISC{ref:eembc,
  title = {EEMBC},
  year = {2000},
  organization = {Embedded Microprocessor Benchmark Consortium}
}

@MISC{ref:eembc,
  title = {EEMBC},
  year = {2000},
  organization = {Embedded Microprocessor Benchmark Consortium},
  owner = {karu},
  timestamp = {2011.10.31}
}

@PROCEEDINGS{spec,
  title = {SPEC CPU2000},
  year = {2000},
  organization = {Standard Performance Evaluation Corporation}
}

@MISC{cm5,
  title = {{The Connection Machine CM-5 Technical Summary}},
  month = {October},
  year = {1991},
  institution = {Thinking Machines Corporation},
  key = {cm5}
}

@MISC{cm5,
  title = {{The Connection Machine CM-5 Technical Summary}},
  month = {October},
  year = {1991},
  institution = {Thinking Machines Corporation},
  key = {cm5},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{cm2,
  title = {{The Connection Machine CM-2 Technical Summary}},
  month = {April},
  year = {1987},
  institution = {Thinking Machines Corporation},
  key = {cm2}
}

@MISC{cm2,
  title = {{The Connection Machine CM-2 Technical Summary}},
  month = {April},
  year = {1987},
  institution = {Thinking Machines Corporation},
  key = {cm2},
  owner = {karu},
  timestamp = {2011.10.31}
}



@book{ilpbook,
  title={Integer and Combinatorial Optimization},
  author={Laurence A. Wolsey and George L. Nemhauser}
}

@misc{Pollack,
    author = {F.J. Pollack},
    title = {New Microarchitecture Challenges in the Coming
                  Generations of {CMOS} Process Technologies},
    howpublished={MICRO Keynote},
    year = {1999} 
}
@ARTICLE{Jacob:1996, 
author={Jacob, B.L. and Chen, P.M. and Silverman, S.R. and Mudge, T.N.}, 
journal={IEEE ToC}, 
title={An analytic model for designing memory hierarchies}, 
year={1996}, 
month={Oct}, 
}

@inproceedings{Hong,
 author = {Hong, Sunpyo and Kim, Hyesoon},
 title = {An analytic model for a {GPU} architecture with memory-level and thread-level parallelism awareness},
 series = {ISCA},
 year = {2009}
} 

@inproceedings{gpgpusim:ispass2009,
    author = {Ali Bakhoda and George L. Yuan and Wilson W. L. Fung and
                  Henry Wong and Tor M. Aamodt},
    title = {Analyzing {CUDA} Workloads Using a Detailed {GPU} Simulator},
    series = {ISPASS},
    year = {2009}
}
@inproceedings{Bienia:2008,
    author = {Bienia,, Christian and Kumar,, Sanjeev and Singh,,
                  Jaswinder Pal and Li,, Kai},
    title = {The {PARSEC} benchmark suite: Characterization and
                  architectural implications},
    booktitle = {PACT},
    year = {2008}
}

@inproceedings{Venkatesh:2010,
    author = {Venkatesh, Ganesh and Sampson, Jack and Goulding, Nathan
                  and Garcia, Saturnino and Bryksin, Vladyslav and
                  Lugo-Martinez, Jose and Swanson, Steven and Taylor,
                  Michael Bedford},
    title = {Conservation cores: reducing the energy of mature
                  computations},
    series = {ASPLOS},
    year = {2010}
}

@inproceedings{Chung:2010,
    author = {Eric S. Chung and Peter A. Milder and James C. Hoe and Ken
                  Mai},
    title = {Single-chip Heterogeneous Computing: Does the future
                  include Custom Logic, {FPGAs}, and {GPUs}?},
    booktitle = {MICRO},
    year = {2010}
}

@inproceedings{Amdahl,
    author = {Gene M. Amdahl},
    title = {Validity of the Single Processor Approach to Achieving
                  Large-Scale Computing Capabilities},
    series = {AFIPS},
    year = {1996}
}

@article{Hill,
    author = {Mark D. Hill and Michael R. Marty},
    title = {Amdahl's Law in the Multicore Era},
    journal = {Computer},
    month = {July},
    year = {2008}
}


@article{Guz:2009,
    author = {Guz, Zvika and Bolotin, Evgeny and Keidar, Idit and
                  Kolodny, Avinoam and Mendelson, Avi and Weiser, Uri
                  C.},
    title = {Many-Core vs. Many-Thread Machines: Stay Away From the
                  Valley},
    journal = {IEEE Computer Architecture Letters},
  issue_date = {July 2010},
    year = {2009},
}

@inproceedings{dark,
    author = {Hadi Esmaeilzadeh and Emily Blem and Renee St. Amant and Karthikeyan Sankaralingam and Doug Burger},
    title = {Dark silicon \& the end of multicore scaling},
    series = {ISCA},
    year = {2011}
}
@article{Eyerman:2010,
 author = {Eyerman, Stijn and Eeckhout, Lieven},
 title = {Modeling critical sections in {Amdahl's} law and its implications for multicore design},
 series = {ISCA},
 year = {2010},
} 

@inproceedings{Azizi:Isca:10,
    author = {Azizi, Omid and Mahesri, Aqeel and Lee, Benjamin C. and
                  Patel, Sanjay J. and Horowitz, Mark},
    title = {Energy-performance tradeoffs in processor architecture and
                  circuit design: a marginal cost analysis},
    series = {ISCA},
    year = {2010}
} 


%*****************************************************************************************************
%***************************************** VLSI RELATED WORK *****************************************
%*****************************************************************************************************

% ---------------------------    VLSI layout / floorplanning -------------------------------
@INPROCEEDINGS{114852, 
author={Sutanthavibul, S. and Shragowitz, E. and Rosen, J.B.}, 
booktitle={Design Automation Conference, 1990. Proceedings., 27th ACM/IEEE}, title={An analytical approach to floorplan design and optimization}, 
year={1990}, 
month={jun}, 
volume={}, 
number={}, 
pages={187 -192}, 
keywords={Algorithm design and analysis;Application software;Computer science;Design optimization;Iterative algorithms;Linear programming;Mathematical model;Shape;Timing;Topology;VLSI;circuit layout CAD;integer programming;VLSI floorplan design;VLSI floorplan optimisation;chip area;flexible modules;global router;interconnection length;mathematical software;mixed integer programming model;objective functions;rigid modules;routing space;timing delays;}, 
doi={10.1109/DAC.1990.114852}, 
ISSN={0738-100X},}

@INPROCEEDINGS{VLSI-layout, 
author={Sen, A. and Deng, H. and Guha, S.}, 
booktitle={Circuits and Systems, 1991., IEEE International Sympoisum on}, title={On a graph partitioning problem with applications to VLSI layout }, 
year={1991}, 
month={June}, 
volume={}, 
number={}, 
pages={2846 -2849 vol.5}, 
keywords={Application software;Circuit optimization;Computer science;Costs;Degradation;Linear programming;Positron emission tomography;Rivers;Routing;Very large scale integration; VLSI; circuit layout; computational complexity; graph theory; integer programming; linear programming; IC layout; NP-complete; VLSI layout; graph partitioning problem; integer linear programming; linear time algorithm; tree;}, 
doi={10.1109/ISCAS.1991.176137}, 
ISSN={},}

@article{doi:10.1080/03052159508941259,
author = {DORNEICH, MICHAEL C. and SAHINIDIS, NIKOLAOS V.},
title = {GLOBAL OPTIMIZATION ALGORITHMS FOR CHIP LAYOUT AND COMPACTION},
journal = {Engineering Optimization},
volume = {25},
number = {2},
pages = {131-154},
year = {1995},
doi = {10.1080/03052159508941259},

URL = {http://www.tandfonline.com/doi/abs/10.1080/03052159508941259},
eprint = {http://www.tandfonline.com/doi/pdf/10.1080/03052159508941259}
}

% Floorplanning with profile guided-optimization
@ARTICLE{1634625, 
author={Ekpanyapong, M. and Minz, J.R. and Watewai, T. and Lee, H.-H.S. and Sung Kyu Lim}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, title={Profile-guided microarchitectural floor planning for deep submicron processor design}, 
year={2006}, 
month={july }, 
volume={25}, 
number={7}, 
pages={1289 -1300}, 
keywords={Clocks;Delay;Frequency;Microarchitecture;Process design;Process planning;Scalability;Throughput;Very large scale integration;Wire;VLSI;circuit layout CAD;delays;integrated circuit interconnections;integrated circuit layout;microprocessor chips;VLSI process;communication patterns;deep submicron processor design;intermodule communication;intrachip communication;performance scalability;profile-guided method;profile-guided microarchitectural floor planning;wire delay;Floor planning;microarchitectural design;}, 
doi={10.1109/TCAD.2005.855971}, 
ISSN={0278-0070},}

%Floorplanning + module selection for FPGAs
@ARTICLE{4510847, 
author={Smith, A.M. and Constantinides, G.A. and Cheung, P.}, 
journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on}, title={Integrated Floorplanning, Module-Selection, and Architecture Generation for Reconfigurable Devices}, 
year={2008}, 
month={june }, 
volume={16}, 
number={6}, 
pages={733 -744}, 
keywords={Design methodology;Digital signal processing;Field programmable gate arrays;Logic devices;Logic programming;Mathematical programming;Optimization methods;Reconfigurable logic;Silicon;Table lookup;digital signal processing chips;field programmable gate arrays;integrated circuit layout;optimisation;random-access storage;FPGA;RAM;architecture generation;digital signal processing;field-programmable gate arrays;formal optimization;integrated floorplanning;linear programming bounding;lookup table;mathematical programming;module selection;multipliers;reconfigurable devices;Floorplanning;field-programmable gate array (FPGA);integer linear programming (ILP);module-selection;reconfigurable architectures;}, 
doi={10.1109/TVLSI.2008.2000259}, 
ISSN={1063-8210},}

% newer proposal - integer linear program -- reduces footprint and number of tsvs
@INPROCEEDINGS{5398032, 
author={Jiang, I.H.-R.}, 
booktitle={SOC Conference, 2009. SOCC 2009. IEEE International}, title={Generic integer linear programming formulation for 3D IC partitioning}, 
year={2009}, 
month={sept.}, 
volume={}, 
number={}, 
pages={321 -324}, 
keywords={Debugging;Design methodology;Electronic design automation and methodology;Integer linear programming;Integrated circuit interconnections;Iris;LAN interconnection;Logic devices;Three-dimensional integrated circuits;Through-silicon vias;electronic design automation;integer programming;integrated circuit interconnections;integrated circuit layout;linear programming;three-dimensional integrated circuits;3D integrated circuit partitioning;EDA;GSRC floorplanning;ILP;electronic design automation;generic integer linear programming;vertical interconnects;}, 
doi={10.1109/SOCCON.2009.5398032}, 
ISSN={},}

% ---------------------------------------- global routing ------------------------------
@ARTICLE{180262, 
author={Thaik, R.W. and Lek, N. and Kang, S.-M.}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, title={A new global router using zero-one integer linear programming techniques for sea-of-gates and custom logic arrays}, 
year={1992}, 
month={dec}, 
volume={11}, 
number={12}, 
pages={1479 -1494}, 
keywords={Circuits;Helium;Integer linear programming;Linear programming;Logic arrays;Logic programming;Programmable logic arrays;Routing;Very large scale integration;Wire;application specific integrated circuits;circuit layout CAD;integer programming;integrated circuit technology;linear programming;logic CAD;logic arrays;network routing;SOG circuits;constraint equations;custom logic arrays;global router;linear programming;sea-of-gates;zero-one integer;}, 
doi={10.1109/43.180262}, 
ISSN={0278-0070},}

@INPROCEEDINGS{fast-global-routing-ilp, 
author={Behjat, L. and Chiang, A.}, 
booktitle={Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on}, title={Fast integer linear programming based models for VLSI global routing}, 
year={2005}, 
month={may}, 
volume={}, 
number={}, 
pages={ 6238 - 6243 Vol. 6}, 
keywords={Character generation;Circuits;Concurrent computing;Cost function;Integer linear programming;Minimization;Physics computing;Routing;Very large scale integration;Wire; VLSI; channel capacity; integer programming; integrated circuit interconnections; integrated circuit layout; linear programming; minimisation; network routing; trees (mathematics); VLSI global routing; VLSI physical design; channel capacity minimization; circuit routing; concurrent techniques; global optimization techniques; integer linear programming; sequential techniques; tree pruning; wire length minimization;}, 
doi={10.1109/ISCAS.2005.1466066}, 
ISSN={},}

@INPROCEEDINGS{global_routing_ip, 
author={Tai-Hsuan Wu and Davoodi, A. and Linderoth, J.T.}, 
booktitle={Design Automation Conference, 2009. DAC '09. 46th ACM/IEEE}, title={GRIP: Scalable 3D global routing using Integer Programming}, 
year={2009}, 
month={july}, 
volume={}, 
number={}, 
pages={320 -325}, 
keywords={Algorithm design and analysis;Computer industry;Costs;Linear programming;Mesh generation;Pricing;Routing;Runtime;Scalability;Systems engineering and theory;integer programming;integrated circuit design;linear programming;microprocessor chips;network routing;congestion estimation;integer programming;integrated circuit design;layer assignment phase;linear programming pricing phase;microprocessor chip;scalable 3D global routing;Global Routing;Integer Programming;}, 
doi={}, 
ISSN={0738-100X},}


@INPROCEEDINGS{4261254, 
author={Jia-Wei Fang and Chin-Hsiung Hsu and Yao-Wen Chang}, 
booktitle={Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE}, title={An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design}, 
year={2007}, 
month={june}, 
volume={}, 
number={}, 
pages={606 -611}, 
keywords={Algorithm design and analysis;Central Processing Unit;Design engineering;Electronics packaging;Integer linear programming;Integrated circuit layout;Joining processes;Routing;Signal design;Very large scale integration;VLSI;circuit optimisation;flip-chip devices;integer programming;integrated circuit design;integrated circuit packaging;linear programming;network routing;VLSI design;flip-chip design;integer linear programming;reduction technique;routing algorithm;Algorithms;Design;Detailed Routing;Global Routing;Physical Design;}, 
doi={}, 
ISSN={0738-100X},}


% --------------------------------------------- NOC synthesis -----------------------------------
@ARTICLE{ilp-noc-synth, 
author={Srinivasan, K. and Chatha, K.S. and Konjevod, G.}, 
journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on}, title={Linear-programming-based techniques for synthesis of network-on-chip architectures}, 
year={2006}, 
month={april }, 
volume={14}, 
number={4}, 
pages={407 -420}, 
keywords={Bandwidth;Clocks;Computer architecture;Digital signal processing;Energy consumption;Integrated circuit technology;Network synthesis;Network-on-a-chip;System-on-a-chip;Topology;circuit optimisation;integer programming;integrated circuit interconnections;integrated circuit layout;linear programming;network routing;network-on-chip;MILP formulation;NoC architectures;application-specific system-on-chip design;clustering-based heuristic technique;floorplanning problem;integrated circuit interconnection;mesh-based architecture;mixed integer linear programming;multiprocessor interconnection;network optimization;network synthesis;network topology;network-on-chip architecture;physical links;power consumption minimization;routers;Design automation;integrated circuit interconnection;multiprocessor interconnection;}, 
doi={10.1109/TVLSI.2006.871762}, 
ISSN={1063-8210},}

% -------------------------------------------- Test Stuff -----------------------------------------------
@ARTICLE{875306, 
author={Chakrabarty, K.}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, title={Test scheduling for core-based systems using mixed-integer linear programming}, 
year={2000}, 
month={oct}, 
volume={19}, 
number={10}, 
pages={1163 -1174}, 
keywords={Automatic testing;Built-in self-test;Circuit testing;Integrated circuit testing;Job shop scheduling;Linear programming;Logic testing;Optimal scheduling;System testing;System-on-a-chip;application specific integrated circuits;built-in self test;computational complexity;integer programming;integrated circuit testing;linear programming;logic testing;processor scheduling;BIST hardware;MILP model;NP-complete;core-based systems;heuristic algorithm;m-processor open shop scheduling problem;mixed-integer linear programming;polynomial time;start times;test access architecture;test buses;test resources;test scheduling;}, 
doi={10.1109/43.875306}, 
ISSN={0278-0070},}

% Assigning cores to test buses "test bus assignment"
% Minimizes overall testing time considering "test bus assignment" and bandwidth distribution
@INPROCEEDINGS{843836, 
author={Chakrabarty, K.}, 
booktitle={VLSI Test Symposium, 2000. Proceedings. 18th IEEE}, title={Design of system-on-a-chip test access architectures using integer linear programming}, 
year={2000}, 
month={}, 
volume={}, 
number={}, 
pages={127 -134}, 
keywords={Bandwidth;Computer architecture;Costs;Hip;Integer linear programming;Integrated circuit testing;Operating systems;System testing;System-on-a-chip;Time to market;application specific integrated circuits;automatic testing;computational complexity;integer programming;integrated circuit testing;linear programming;production testing;ILP models;NP-complete;access mechanisms;embedded cores;integer linear programming;public-domain ILP software package;system-on-a-chip;test access architectures;test application time;test cost;time-to-market;}, 
doi={10.1109/VTEST.2000.843836}, 
ISSN={1093-0167},}

%*****************************************************************************************************
%***************************************** Accelerator Generation ************************************
%*****************************************************************************************************

% Automatic datapath synthesis
% Given a data flow graph, find the best schedule to minimize execution time with constrained
% functional unit usage

@INPROCEEDINGS{76896, 
author={Jiahn-Hung Lee and Yu-Chin Hsu and Youn-Long Lin}, 
booktitle={Computer-Aided Design, 1989. ICCAD-89. Digest of Technical Papers., 1989 IEEE International Conference on}, title={A new integer linear programming formulation for the scheduling problem in data path synthesis}, 
year={1989}, 
month={nov}, 
volume={}, 
number={}, 
pages={20 -23}, 
keywords={Automatic control;Computer science;Cost function;Councils;Filters;Hardware;Integer linear programming;Linear programming;Processor scheduling;Timing;circuit layout CAD;integer programming;linear programming;scheduling;ALAP method;ASAP method;VAX-11/8800;as late as possible method;as soon as possible method;data path synthesis;fifth-order filter;function units;hardware resources;integer linear programming;lifetime consideration of variables;multicycle operations;multiple operations per cycle;multiplication operations;mutually exclusive operations;operation scheduling problem;pipelined data paths;require time;requirement minimization;start time;timing constraint;}, 
doi={10.1109/ICCAD.1989.76896}, 
ISSN={},}

% ---------------------------------------------- Virterbi Decoder ---------------------------------------

% Accelerator Design
@INPROCEEDINGS{viterbi-accel-design, 
author={Azhar, M.W. and Sjalander, M. and Ali, H. and Vijayashekar, A. and Hoang, T.T. and Ansari, K.K. and Larsson-Edefors, P.}, 
booktitle={Application-Specific Systems, Architectures and Processors (ASAP), 2012 IEEE 23rd International Conference on}, title={Viterbi Accelerator for Embedded Processor Datapaths}, 
year={2012}, 
month={july}, 
volume={}, 
number={}, 
pages={133 -140}, 
keywords={Acceleration;Decoding;Measurement;Memory management;Program processors;Viterbi algorithm;Viterbi decoding;embedded systems;microprocessor chips;EEMBC Viterbi benchmark;Viterbi branch metric kernel;architecture;bit rate 3.52 Mbit/s;data throughput;embedded processor datapath;energy reduction;lightweight Viterbi accelerator;processor performance;size 65 nm;Viterbi decoding;accelerator;embedded processor;energy efficiency;hardware/software codesign;}, 
doi={10.1109/ASAP.2012.24}, 
ISSN={2160-0511},}

%*****************************************************************************************************
%***************************************** HW/SW Partitioning ****************************************
%*****************************************************************************************************

@INPROCEEDINGS{494343, 
author={Niemann, R. and Marwedel, P.}, 
booktitle={European Design and Test Conference, 1996. ED TC 96. Proceedings}, title={Hardware/software partitioning using integer programming}, 
year={1996}, 
month={mar}, 
volume={}, 
number={}, 
pages={473 -479}, 
keywords={Application software;Cost function;Digital signal processing;Embedded system;Hardware;Iterative algorithms;Linear programming;Partitioning algorithms;Processor scheduling;Software algorithms;circuit CAD;high level synthesis;integer programming;multiprocessing systems;real-time systems;scheduling;compilation;cost estimation;cost metrics;embedded systems;hardware sharing;hardware/software codesign;hardware/software partitioning;integer programming;interfacing;iteration;multiprocessor systems;synthesis;}, 
doi={10.1109/EDTC.1996.494343}, 
ISSN={1066-1409},}


%*****************************************************************************************************
%**************************************** Instruction Set Extensions *********************************
%*****************************************************************************************************

% ------------------------------------------Manual stuff ---------------------------------------------
@book{Hoffmann:2002:AEE:640673,
 author = {Hoffmann, Andreas and Meyr, Heinrich and Leupers, Rainer},
 title = {Architecture Exploration for Embedded Processors with Lisa},
 year = {2002},
 isbn = {1402073380},
 publisher = {Kluwer Academic Publishers},
 address = {Norwell, MA, USA},
} 

@article{Gonzalez:2000:XCE:623292.624348,
 author = {Gonzalez, Ricardo E.},
 title = {Xtensa: A Configurable and Extensible Processor},
 journal = {IEEE Micro},
 issue_date = {March 2000},
 volume = {20},
 number = {2},
 month = mar,
 year = {2000},
 issn = {0272-1732},
 pages = {60--70},
 numpages = {11},
 url = {http://dx.doi.org/10.1109/40.848473},
 doi = {10.1109/40.848473},
 acmid = {624348},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
} 

% ----------------------------------------- Survey ---------------------------------------------------

@article{Galuzzi:2011:IEP:1968502.1968509,
 author = {Galuzzi, Carlo and Bertels, Koen},
 title = {The Instruction-Set Extension Problem: A Survey},
 journal = {ACM Trans. Reconfigurable Technol. Syst.},
 issue_date = {May 2011},
 volume = {4},
 number = {2},
 month = may,
 year = {2011},
 issn = {1936-7406},
 pages = {18:1--18:28},
 articleno = {18},
 numpages = {28},
 url = {http://doi.acm.org/10.1145/1968502.1968509},
 doi = {10.1145/1968502.1968509},
 acmid = {1968509},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {HW/SW codesign, Instruction-set, customization, instruction generation, instruction selection, instruction-set extension, reconfigurable architecture},
} 


% ---------------------------------------- ISE with ILP -----------------------------------------------

% Original Paper Chapter is built on
@INPROCEEDINGS{4076332, 
author={Ozturan, C. and Dundar, G. and Atasu, K.}, 
booktitle={Hardware/Software Codesign and System Synthesis, 2005. CODES+ISSS '05. Third IEEE/ACM/IFIP International Conference on}, title={An integer linear programming approach for identifying instruction-set extensions}, 
year={2005}, 
month={sept. }, 
volume={}, 
number={}, 
pages={172 -177}, 
keywords={Application software;Application specific processors;Computer aided instruction;Computer architecture;Costs;Delay;Embedded computing;Embedded system;Integer linear programming;Iterative algorithms;ASIPs;extensible processors;integer linear;programming;}, 
doi={10.1145/1084834.1084880}, 
ISSN={},}

% MAXMISO -> MIMO paper
@INPROCEEDINGS{4278508, 
author={Galuzzi, C. and Panainte, E.M. and Yankova, Y. and Bertels, K. and Vassiliadis, S.}, 
booktitle={Hardware/Software Codesign and System Synthesis, 2006. CODES+ISSS '06. Proceedings of the 4th International Conference}, title={Automatic selection of application-specific instruction-set extensions}, 
year={2006}, 
month={oct.}, 
volume={}, 
number={}, 
pages={160 -165}, 
keywords={Algorithm design and analysis;Clustering algorithms;Computational complexity;Computer aided instruction;Decoding;Hardware;Kernel;MIMO;Parallel processing;Permission;hardware-software codesign;instruction sets;application-specific instruction-set extensions;automatic selection;hardware resources constraints;HW/SW codesign;instruction-set extension;reconfigurable computing;}, 
doi={10.1145/1176254.1176293}, 
ISSN={},}

% Difficult to understand paper
@inproceedings{Imai:1992:IPA:159754.161738,
 author = {Imai, Masaharu and Sato, Jun and Alomary, Alauddin and Hikichi, Nobuyuki},
 title = {An integer programming approach to instruction implementation method selection problem},
 booktitle = {Proceedings of the conference on European design automation},
 series = {EURO-DAC '92},
 year = {1992},
 isbn = {0-8186-2780-8},
 location = {Congress Centrum Hamburg, Hamburg, Germany},
 pages = {106--111},
 numpages = {6},
 url = {http://dl.acm.org/citation.cfm?id=159754.161738},
 acmid = {161738},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
} 

% VHDL-based partitioning
@inproceedings{Niemann:1996:HPU:787259.787606,
 author = {Niemann, Ralf and Marwedel, Peter},
 title = {Hardware/Software Partitioning using Integer Programming},
 booktitle = {Proceedings of the 1996 European conference on Design and Test},
 series = {EDTC '96},
 year = {1996},
 isbn = {0-8186-7423-7},
 pages = {473--},
 url = {http://dl.acm.org/citation.cfm?id=787259.787606},
 acmid = {787606},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {hardware/software codesign, hardware/software partitioning, integer programming},
} 

% --------------------------------------------- Non ILP ------------------------------------------------


%Two examples of only-connected instrutions
@inproceedings{Baleani:2002:HPC:774789.774820,
 author = {Baleani, Massimo and Gennari, Frank and Jiang, Yunjian and Patel, Yatish and Brayton, Robert K. and Sangiovanni-Vincentelli, Alberto},
 title = {HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform},
 booktitle = {Proceedings of the tenth international symposium on Hardware/software codesign},
 series = {CODES '02},
 year = {2002},
 isbn = {1-58113-542-4},
 location = {Estes Park, Colorado},
 pages = {151--156},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/774789.774820},
 doi = {10.1145/774789.774820},
 acmid = {774820},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CSoC, code generation, hw/sw co-design},
} 


@inproceedings{Yu:2004:SCI:1023833.1023844,
 author = {Yu, Pan and Mitra, Tulika},
 title = {Scalable custom instructions identification for instruction-set extensible processors},
 booktitle = {Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems},
 series = {CASES '04},
 year = {2004},
 isbn = {1-58113-890-3},
 pages = {69--78},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1023833.1023844},
 doi = {10.1145/1023833.1023844},
 acmid = {1023844},
} 

% One example of only single outputs
@inproceedings{Alippi:1999:DDA:307418.307504,
 author = {Alippi, Cesare and Fornaciari, William and Pozzi, Laura and Sami, Mariagiovanna},
 title = {A DAG-based design approach for reconfigurable VLIW processors},
 booktitle = {Proceedings of the conference on Design, automation and test in Europe},
 series = {DATE '99},
 year = {1999},
 isbn = {1-58113-121-6},
 location = {Munich, Germany},
 articleno = {57},
 url = {http://doi.acm.org/10.1145/307418.307504},
 doi = {10.1145/307418.307504},
 acmid = {307504},
 publisher = {ACM},
 address = {New York, NY, USA},
}


@article{sanchez2013zsim,
  title={ZSim: fast and accurate microarchitectural simulation of thousand-core systems},
  author={Sanchez, Daniel and Kozyrakis, Christos},
  journal={ACM SIGARCH Computer Architecture News},
  volume={41},
  number={3},
  pages={475--486},
  year={2013},
  publisher={ACM}
}

@ARTICLE{model2, 
	author={Morad, A. and Morad, T.Y. and Leonid, Y. and Ginosar, R. and Weiser, U.}, 
	journal={Computer Architecture Letters}, 
	title={Generalized {MultiAmdahl}: Optimization of Heterogeneous Multi-Accelerator SoC}, 
	year={2014}, 
	}

@article{model1,
	  title={Extending {Amdahl's} law for energy-efficient computing in the many-core era},
	    author={Woo, Dong Hyuk and Lee, Hsien-Hsin S},
	      journal={Computer},
		    year={2008},
}

@article{arm-data,
title={{Moore's} Law at 50: Are we planning for retirement?},
year={2015},
journal={ARM}, 
author={Greg Yeric},
}

@ARTICLE{sim-harmful, 
	author={Nowatzki, Tony and Menon, Jaikrishnan and Ho, Chen-Han and Sankaralingam, Karthikeyan}, 
	journal={Micro, IEEE}, 
	title={Architectural Simulators Considered Harmful}, 
	year={2015}, 
	pages={4-12}, 
	month={Nov},}

@INPROCEEDINGS{7160039, 
author={Fowers, J. and Joo-Young Kim and Burger, D. and Hauck, S.}, 
booktitle={Field-Programmable Custom Computing Machines (FCCM), 2015 IEEE 23rd Annual International Symposium on}, 
title={A Scalable High-Bandwidth Architecture for Lossless Compression on {FPGAs}}, 
year={2015}, 
pages={52-59}, 
keywords={data compression;field programmable gate arrays;FPGA;LZ77 algorithm;compression algorithms;compression quality;data compression techniques;field programmable gate array;lossless compression;resource utilization;scalable fully pipelined FPGA accelerator;scalable high-bandwidth architecture;static Huffman encoding;Compression algorithms;Computer architecture;Encoding;Field programmable gate arrays;Hardware;Pipelines;Throughput;FPGA;Huffman encoding;LZ77;Xpress;data compression;hardware accelerator;high throughput}, 
doi={10.1109/FCCM.2015.46}, 
month={May},}

@article{lossless_comp_fpga,
  title={A Scalable High-Bandwidth Architecture for Lossless Compression on FPGAs},
  author={Fowers, Jeremy and Kim, Joo-Young and Burger, Doug and Hauck, Scott}
}


@INPROCEEDINGS{pack_tcam,
author={Spitznagel, E. and Taylor, D. and Turner, J.},
booktitle={Network Protocols, 2003. Proceedings. 11th IEEE International Conference on},
title={Packet classification using extended TCAMs},
year={2003},
}

@article{dsl0,
 author = {Lee, HyoukJoong and Brown, Kevin and Sujeeth, Arvind and Chafi, Hassan and Rompf, Tiark and Odersky, Martin and Olukotun, Kunle},
 title = {Implementing Domain-Specific Languages for Heterogeneous Parallel Computing},
 journal = {IEEE Micro},
 issue_date = {September 2011},
} 

@INPROCEEDINGS{dsl1, 
author={George, N. and Hyoukjoong Lee and Novo, D. and Rompf, T. and Brown, K.J. and Sujeeth, A.K. and Odersky, M. and Olukotun, K. and Ienne, P.}, 
booktitle={FPL}, 
title={Hardware system synthesis from Domain-Specific Languages}, 
year={2014}, 
}

@inproceedings{dsl2,
  author    = {Kevin J. Brown and
               Arvind K. Sujeeth and
               HyoukJoong Lee and
               Tiark Rompf and
               Hassan Chafi and
               Martin Odersky and
               Kunle Olukotun},
  title     = {A Heterogeneous Parallel Framework for Domain-Specific Languages},
  booktitle = {PACT},
  year      = {2011},
}

@inproceedings{dsl3,
  author    = {Arvind K. Sujeeth and
               HyoukJoong Lee and
               Kevin J. Brown and
               Tiark Rompf and
               Hassan Chafi and
               Michael Wu and
               Anand R. Atreya and
               Martin Odersky and
               Kunle Olukotun},
  title     = {OptiML: An Implicitly Parallel Domain-Specific Language for Machine
               Learning},
  booktitle ={ICML},
  year      = {2011},
}


@inproceedings{dyser_compiler,
 author = {Govindaraju, Venkatraman and Nowatzki, Tony and Sankaralingam, Karthikeyan},
 title = {Breaking {SIMD} Shackles with an Exposed Flexible Microarchitecture and the Access Execute {PDG}},
 booktitle = {PACT},
 year = {2013},
} 

@misc{3770,
author={Intel},
title={Core i7-3770K Processor},
date={2012},
note={http://ark.intel.com/products/65719/Intel-Core-i7-3770-Processor-8M-Cache-up-to-3\_90-GHz},
}


@INPROCEEDINGS{morphcore, 
author={Khubaib, K. and Suleman, M.A. and Hashemi, M. and Wilkerson, C. and Patt, Y.N.}, 
booktitle={MICRO}, 
title={MorphCore: An Energy-Efficient Microarchitecture for High Performance {ILP} and High Throughput {TLP}}, 
year={2012}}


@inproceedings{widget,
 author = {Watanabe, Yasuko and Davis, John D. and Wood, David A.},
 title = {WiDGET: Wisconsin Decoupled Grid Execution Tiles},
 booktitle = {ISCA},
 year = {2010},
} 

@INPROCEEDINGS{intel_mic,
  author={Duran, A. and Klemm, M.}, 
  booktitle={High Performance Computing and Simulation (HPCS), 2012 International Conference on}, 
  title={The Intel Many Integrated Core Architecture}, 
  year={2012}, 
}

@article{shrinkfit,
 author = {Lyons, Michael and Wei, Gu-Yeon and Brooks, David},
 title = {Shrink-Fit: A Framework for Flexible Accelerator Sizing},
 journal = {IEEE Comput. Archit. Lett.},
 year = {2013},
} 

@article{accelerator_store,
 author = {Lyons, Michael J. and Hempstead, Mark and Wei, Gu-Yeon and Brooks, David},
 title = {The Accelerator Store: A Shared Memory Framework for Accelerator-based Systems},
 journal = {ACM Trans. Archit. Code Optim.},
 year = {2012},
} 


@INPROCEEDINGS{piperench, 
  author={Goldstein, S.C. and Schmit, H. and Moe, M. and Budiu, M. and Cadambi, S. and Taylor, R.R. and Laufer, R.}, 
  booktitle={Computer Architecture, 1999. Proceedings of the 26th International Symposium on}, 
  title={PipeRench: a coprocessor for streaming multimedia acceleration}, 
  year={1999}, 
}

@inproceedings{chimera,
 author = {Ye, Zhi Alex and Moshovos, Andreas and Hauck, Scott and Banerjee, Prithviraj},
 title = {CHIMAERA: A High-performance Architecture with a Tightly-coupled Reconfigurable Functional Unit},
 booktitle = {Proceedings of the 27th Annual International Symposium on Computer Architecture},
 series = {ISCA '00},
 year = {2000},
} 

@inproceedings{custom_fit,
 author = {Fisher, Joseph A. and Faraboschi, Paolo and Desoli, Giuseppe},
 title = {Custom-fit Processors: Letting Applications Define Architectures},
 booktitle = {MICRO},
 year = {1996},
} 

@inproceedings{orion2,
  title={ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration},
  author={Kahng, Andrew B and Li, Bin and Peh, Li-Shiuan and Samadi, Kambiz},
  booktitle={Proceedings of the conference on Design, Automation and Test in Europe},
  pages={423--428},
  year={2009},
  organization={European Design and Automation Association}
}

@inproceedings{tflops_router,
  author={Vangal, S. and Howard, J. and Ruhl, G. and Dighe, S. and Wilson, H. and Tschanz, J. and Finan, D. and Iyer, P. and Singh, A. and Jacob, T. and Jain, S. and Venkataraman, S. and Hoskote, Y. and Borkar, N.}, 
  booktitle={ISSCC}, 
  title={An 80-Tile 1.28{TFLOPS} Network-on-Chip in 65nm {CMOS}}, 
  year={2007}, 
}

@inproceedings{micro_regexp,
  title={Designing a programmable wire-speed regular-expression matching accelerator},
  author={Lunteren, Jan Van and Hagleitner, Christoph and Heil, Timothy and Biran, Giora and Shvadron, Uzi and Atasu, Kubilay},
  booktitle={MICRO},
  year={2012},
}

@ARTICLE{ibm_power, 
author={Brown, J.D. and Woodward, S. and Bass, B.M. and Johnson, C.L.}, 
journal={IEEE Micro}, 
title={{IBM Power Edge of Network Processor}: A Wire-Speed System on a Chip}, 
year={2011}, 
}

@inproceedings{pudiannao,
 author = {Liu, Daofu and Chen, Tianshi and Liu, Shaoli and Zhou, Jinhong and Zhou, Shengyuan and Teman, Olivier and Feng, Xiaobing and Zhou, Xuehai and Chen, Yunji},
 title = {{PuDianNao}: A Polyvalent Machine Learning Accelerator},
 booktitle = {ASPLOS},
 year = {2015},
} 


@inproceedings{regular_exp_accel,
 author = {Brodie, Benjamin C. and Taylor, David E. and Cytron, Ron K.},
 title = {A Scalable Architecture For High-Throughput Regular-Expression Pattern Matching},
 booktitle = {ISCA},
 year = {2006},
} 

@article{renew_or_repeal,
  title={{Moore's} Law: Repeal or renewal},
  author={Bauer, Harald and Veira, Jan and Weig, Florian},
  journal={New York: McKinsey \& Company},
  year={2013}
}

@ARTICLE{morphosys, 
author={Singh, H. and Ming-Hau Lee and Guangming Lu and Kurdahi, F.J. and Bagherzadeh, N. and Chaves Filho, E.M.}, 
journal={Computers, IEEE Transactions on}, 
title={MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications}, 
year={2000}, 
}

@book{m3book,
 title={The definitive guide to the ARM Cortex-M3},
 author={Yiu, Joseph},
 year={2009},
 publisher={Newnes}
}

@ARTICLE{fpga_asic_gap, 
author={Ian Kuon and Rose, J.}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
title={Measuring the Gap Between FPGAs and ASICs}, 
year={2007}, 
}

@inproceedings{q100,
 author = {Wu, Lisa and Lottarini, Andrea and Paine, Timothy K. and Kim, Martha A. and Ross, Kenneth A.},
 title = {Q100: The Architecture and Design of a Database Processing Unit},
 booktitle = {ASPLOS},
 year = {2014},
} 


@inproceedings{charm,
 author = {Cong, Jason and Ghodrat, Mohammad Ali and Gill, Michael and Grigorian, Beayna and Reinman, Glenn},
 title = {CHARM: A Composable Heterogeneous Accelerator-rich Microprocessor},
 booktitle = {ISPLED},
 year = {2012},
}

@inproceedings{camel,
 author = {Cong, Jason and Ghodrat, Mohammad Ali and Gill, Michael and Grigorian, Beayna and Huang, Hui and Reinman, Glenn},
 title = {Composable Accelerator-rich Microprocessor Enhanced for Adaptivity and Longevity},
 booktitle = {ISLPED},
 year = {2013},
} 

@inproceedings{ispass15:dyser,
   author={Chen-Han Ho and Venkatraman Govindaraju and Tony Nowatzki and Ranjini Nagaraju and Zachary Marzec and Preeti Agarwal and Chris Frericks and Ryan Cofell and Karthikeyan Sankaralingam},
   title={Performance Evaluation of a {DySER} FPGA Prototype System Spanning the Compiler, Microarchitecture, and Hardware Implementation},
   booktitle={ISPASS},
   year={2015},
 }


%  NUMBER =        {ESR-2011-02},
@techreport{seed-tr,
  author="Tony Nowatzki and Vinay Gangadhar and Karthikeyan Sankaralingam",
  title={Studying Hybrid Von-Neumann/Dataflow Execution Models},
  institution = {Computer Sciences Department, University of Wisconsin-Madison},
  year={2015}
}


% booktitle = {Proceeding of the 42nd Annual International Symposium on Computer Architecuture},
@inproceedings{mad,
 author = {Ho, Chen-Han and Kim, Sung Jin and  Sankaralingam, Karthikeyan},
 title = {Efficient Execution of Memory Access Phases Using Dataflow Specialization},
 booktitle = {ISCA},
 year = {2015}
} 


% booktitle = {Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation},
@inproceedings{ilp-scheduler,
 author = {Nowatzki, Tony and Sartin-Tarm, Michael and De Carli, Lorenzo and Sankaralingam, Karthikeyan and Estan, Cristian and Robatmili, Behnam},
 title = {A General Constraint-centric Scheduling Framework for Spatial Architectures},
 booktitle = {PLDI},
 year = {2013},
} 

%  booktitle = {The 46th Annual {IEEE/ACM} International Symposium on Microarchitecture,
               MICRO-46, Davis, CA, USA, December 7-11, 2013},
@inproceedings{DBLP:conf/micro/PadmanabhaLDM13,
  author    = {Shruti Padmanabha and
               Andrew Lukefahr and
               Reetuparna Das and
               Scott A. Mahlke},
  title     = {Trace based phase prediction for tightly-coupled heterogeneous cores},
  booktitle = {MICRO},
  year      = {2013}
}

% booktitle = {Proceeding of the 41st Annual International Symposium on Computer Architecuture},
@inproceedings{sgmf,
 author = {Voitsechov, Dani and Etsion, Yoav},
 title = {Single-graph Multiple Flows: Energy Efficient Design Alternative for {GPGPUs}},
 booktitle = {ISCA},
 year = {2014},
} 


booktitle = {Proceeding of the 41st Annual International Symposium on Computer Architecuture},

@inproceedings{hetero_isa,
 author = {Venkat, Ashish and Tullsen, Dean M.},
 title = {Harnessing ISA Diversity: Design of a heterogeneous-ISA Chip Multiprocessor},
 booktitle = {ISCA},
 year = {2014},
} 


@inproceedings{hsc,
 author = {Power, Jason and Basu, Arkaprava and Gu, Junli and Puthoor, Sooraj and Beckmann, Bradford M. and Hill, Mark D. and Reinhardt, Steven K. and Wood, David A.},
 title = {Heterogeneous System Coherence for Integrated CPU-GPU Systems},
 booktitle = {Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-46},
 year = {2013},
} 


@inproceedings{prelim-dataflow,
 author = {Dennis, Jack B. and Misunas, David P.},
 title = {A Preliminary Architecture for a Basic Data-flow Processor},
 booktitle = {Proceedings of the 2nd Annual Symposium on Computer Architecture},
 series = {ISCA '75},
 year = {1975},
} 

% booktitle = {Proceedings of the 37th Annual International Symposium on Computer Architecture},
@inproceedings{forwardflow,
 author = {Gibson, Dan and Wood, David A.},
 title = {Forwardflow: A Scalable Core for Power-constrained CMPs},
 booktitle = {ISCA},
 year = {2010},
} 

%    booktitle = {In Proc. of the 17th Annual Int. Symp. on Comp. Arch},
@INPROCEEDINGS{monsoon,
    author = {Gregory M. Papadopoulos},
    title = {Monsoon: an explicit token-store architecture},
    booktitle = {ISCA},
    year = {1990},
}

% series = {ISCA '88},
% booktitle = {Proceedings of the 15th Annual International Symposium on Computer Architecture},
@inproceedings{dataflow-vonneumann2,
 author = {Iannucci, R. A.},
 title = {Toward a Dataflow/Von Neumann Hybrid Architecture},
 booktitle = {ISCA},
 year = {1988},
} 

@ARTICLE{dataflow-vonneumann1, 
author={Buehrer, Richard and Ekanadham, K.}, 
journal={Computers, IEEE Transactions on}, 
title={Incorporating Data Flow Ideas into von Neumann Processors for Parallel Execution}, 
year={1987}, 
}


%  booktitle = {IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)},
@inproceedings{dataflow-complement,
  author = {Budiu, Mihai and Artigas, Pedro V. and Goldstein, Seth Copen},
  title = {Dataflow: A Complement to Superscalar},
  booktitle = {ISPASS},
  year = {2005},
}

@article{tagged-token,
 author = {Arvind and Nikhil, Rishiyur S.},
 title = {Executing a Program on the {MIT Tagged-Token Dataflow Architecture}},
 journal = {IEEE Trans. Comput.},
 year = {1990},
} 

@INPROCEEDINGS{mavenvt,
  title={Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators},
  author={Lee, Yunsup and Avizienis, Rimas and Bishara, Alex and Xia, Richard and Lockhart, Derek and Batten, Christopher and Asanovi{\'c}, Krste},
  booktitle={ACM SIGARCH Computer Architecture News},
  year={2011},
}

%booktitle={High Performance Computer Architecture (HPCA), 2014 IEEE 20th International Symposium on}, 
@INPROCEEDINGS{revolver, 
	author={Hayenga, M. and Naresh, V.R.K. and Lipasti, M.H.}, 
	title={Revolver: Processor architecture for power efficient loop execution}, 
        booktitle={HPCA},
	year={2014}, 
}

% booktitle = {In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE Computer Society},

@INPROCEEDINGS{qscores,
  author = {Ganesh Venkatesh and Jack Sampson and Nathan Goulding-hotta and Sravanthi Kota Venkata and Michael Bedford Taylor and Steven Swanson},
 title = {Qscores: Trading dark silicon for scalable energy efficiency with quasi-specific cores},
 booktitle = {MICRO},
 year = {2011}
}

@article{biglittle,
  title={Big. little processing with arm cortex-a15 \& cortex-a7},
  author={Greenhalgh, Peter},
  journal={ARM White Paper},
  year={2011}
}

%  booktitle = {Proceedings of the 47th Int’l Symp. on Microarchitecture (MICRO-47)},
@inproceedings{xloops, 
  author = {Shreesha Srinath and Berkin Ilbeyi and Mingxing Tan and Gai Liu and Zhiru Zhang and and Christopher Batten},
  title = {Architectural Specialization for Inter-Iteration Loop Dependence Patterns},
  booktitle = {MICRO},
  year = {2014}
}

%booktitle = {International Conference on Architectural Support for Programming Languages and Operating Systems},
@INPROCEEDINGS{phi-switch,
	    author = {David E. Culler and Anurag Sah and Klaus Erik Schauser and Thrsten von Eicken and John Wawrzynek},
	        title = {Fine-grain parallelism with minimal hardware support: A compiler-controlled threaded abstract machine},
  booktitle = {ASPLOS},
  year = {1991}
}

@MISC{stratix10,
    author    = "",
    title     = "Stratix 10 SoC Highest Performance and Most Power Efficient Processing",    publisher = "Altera",
    note = {https://www.altera.com/products/soc/portfolio/stratix-10-soc/overview.html},
    year      = 2015,
}


@inproceedings{end_of_moore1,
    author    = "Robert Colwell",
    title     = "The Chip Design Game at the End of {Moore's} Law",
    publisher = "Hot Chips",
    note = {http://www.hotchips.org/wp-content/uploads/hc\_archives/hc25/HC25.15-keynote1-Chipdesign-epub/HC25.26.190-Keynote1-ChipDesignGame-Colwell-DARPA.pdf},
    year      = 2013
}

@inproceedings{end_of_moore2,
    author    = "Benjamin Sutherland",
    title     = "No {Moore}? A golden rule of microchips appears to be coming to an end",
    publisher = "The Economist",
    note = {http://www.economist.com/news/21589080-golden-rule-microchips-appears-be-coming-end-no-moore},
    year      = 2013
}

@ARTICLE{end_of_moore3, 
author={Courtland, R.}, 
journal={Spectrum, IEEE}, 
title={The end of the shrink}, 
year={2013}, 
month={November}, 
volume={50}, 
number={11}, 
pages={26-29}, 
keywords={MOSFET;integrated circuit design;three-dimensional integrated circuits;FinFET;Moore' Law;chip-improving approaches;design tricks;three-dimensional transistor;FinFETs;Logic gates;Technological innovation;Technology forecasting;Three dimensional displays;Transistors}, 
doi={10.1109/MSPEC.2013.6655835}, 
ISSN={0018-9235},}

@misc{lx3,
 title = {Xtensa {LX3} Customizable {DPU}, High Performance with Lexible {I/Os}},
 note = {http://ip.cadence.com/uploads/pdf/LX3.pdf},
 year = {2010},
 editor={Tensilica},
}

@inproceedings{widx,
 author = {Kocberber, Onur and Grot, Boris and Picorel, Javier and Falsafi, Babak and Lim, Kevin and Ranganathan, Parthasarathy},
 title = {Meet the Walkers: Accelerating Index Traversals for In-memory Databases},
 booktitle = {MICRO},
 year = {2013},
} 

@INPROCEEDINGS{gpgpusim, 
author={Bakhoda, A and Yuan, G.L. and Fung, W.W.L. and Wong, H. and Aamodt, T.M.}, 
booktitle={Performance Analysis of Systems and Software, 2009. ISPASS 2009. IEEE International Symposium on}, 
title={Analyzing CUDA workloads using a detailed GPU simulator}, 
year={2009}, 
month={April}, 
pages={163-174}, 
}

@null{gem5-gpu, 
author={Power, J. and Hestness, J. and Orr, M. and Hill, M. and Wood, D.}, 
journal={Computer Architecture Letters}, 
title={gem5-gpu: A Heterogeneous CPU-GPU Simulator}, 
year={2014}, 
number={99}, 
pages={1-1}}

@inproceedings{multi2sim,
 author = {Ubal, Rafael and Jang, Byunghyun and Mistry, Perhaad and Schaa, Dana and Kaeli, David},
 title = {Multi2Sim: A Simulation Framework for CPU-GPU Computing},
 booktitle = {Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '12},
 year = {2012},
 pages = {335--344},
 numpages = {10},
} 


@INPROCEEDINGS{6307763, 
	author={Gunadi, E. and Lipasti, M.}, 
	booktitle={Computer Architecture (ISCA), 2011 38th Annual International Symposium on}, 
	title={CRIB: Consolidated rename, issue, and bypass}, 
	year={2011}, 
	month={June}, 
	pages={23-32}, 
	ISSN={1063-6897},
}

@INPROCEEDINGS{6835968, 
	author={Hayenga, M. and Naresh, V.R.K. and Lipasti, M.H.}, 
	booktitle={High Performance Computer Architecture (HPCA), 2014 IEEE 20th International Symposium on}, 
	title={Revolver: Processor architecture for power efficient loop execution}, 
	year={2014}, 
	month={Feb}, 
	pages={591-602}, 
	doi={10.1109/HPCA.2014.6835968},}

@article{pdg,
 author = {Ferrante, Jeanne and Ottenstein, Karl J. and Warren, Joe D.},
 title = {The Program Dependence Graph and Its Use in Optimization},
 journal = {ACM Trans. Program. Lang. Syst.},
 issue_date = {July 1987},
 volume = {9},
 number = {3},
 month = jul,
 year = {1987},
 issn = {0164-0925},
 pages = {319--349},
 numpages = {31},
} 


@inproceedings{10by10,
  author = {Chien, Andrew A. and Snavely, Allan and Gahagan, Mark},
  booktitle = {ICCS},
  pages = {1987-1996},
  publisher = {Elsevier},
  series = {Procedia Computer Science},
  title = {10x10: A General-purpose Architectural Approach to Heterogeneity and Energy Efficiency.},
  volume = 4,
  year = 2011
}

@inproceedings{loopprof,
  title={LoopProf: Dynamic techniques for loop detection and profiling},
    author={Moseley, Tipp and Grunwald, Dirk and Connors, Daniel A and Ramanujam, Ram and Tovinkere, Vasanth and Peri, Ramesh}
}

% booktitle = {Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture},
@inproceedings{comp-cores,
 author = {Lukefahr, Andrew and Padmanabha, Shruti and Das, Reetuparna and Sleiman, Faissal M. and Dreslinski, Ronald and Wenisch, Thomas F. and Mahlke, Scott},
 title = {Composite Cores: Pushing Heterogeneity Into a Core},
 booktitle = {MICRO},
 year = {2012},
} 


@inproceedings{diannao,
  author = {Chen, Tianshi and Du, Zidong and Sun, Ninghui and Wang, Jia and Wu, Chengyong and Chen, Yunji and Temam, Olivier},
  title = {DianNao: A Small-footprint High-throughput Accelerator for Ubiquitous Machine-learning},
  booktitle = {ASPLOS},
  year = {2014},
} 


@inproceedings{marssx86,
    booktitle = {{Design Automation Conference 2011 (DAC'11)}},
    author = {Avadh Patel and Furat Afram and Shunfei Chen and Kanad Ghose},
    title = {{MARSSx86: A Full System Simulator for x86 CPUs}},
    year = {{2011}}
}

% booktitle = {Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture},
% series = {MICRO-45},
@inproceedings{libra,
 author = {Park, Yongjun and Park, Jason Jong Kyu and Park, Hyunchul and Mahlke, Scott},
 title = {Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability},
 year = {2012},
 booktitle = {MICRO}
} 


@INPROCEEDINGS{6569852, 
author={Jee Whan Choi and Bedard, D. and Fowler, R. and Vuduc, R.}, 
booktitle={Parallel Distributed Processing (IPDPS), 2013 IEEE 27th International Symposium on}, 
title={A Roofline Model of Energy}, 
year={2013}, 
month={May}, 
pages={661-672}, 
doi={10.1109/IPDPS.2013.77}, 
ISSN={1530-2075},}

@inproceedings{aladdin,
  title={Aladdin: A Pre-RTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures},
  author={Shao, Yakun Sophia and Reagen, Brandon and Wei, Gu-Yeon and Brooks, David},
  booktitle={International Symposium on Computer Architecture (ISCA)},
  year={2014},
  organization={IEEE}
}

@inproceedings{harp,
 author = {Wu, Lisa and Barker, Raymond J. and Kim, Martha A. and Ross, Kenneth A.},
 title = {Navigating Big Data with High-throughput, Energy-efficient Data Partitioning},
 booktitle = {ISCA},
 year = {2013},
} 

@inproceedings{memcached-accel,
 author = {Lim, Kevin and Meisner, David and Saidi, Ali G. and Ranganathan, Parthasarathy and Wenisch, Thomas F.},
 title = {Thin Servers with Smart Pipes: Designing SoC Accelerators for Memcached},
 booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
 series = {ISCA '13},
 year = {2013},
 publisher = {ACM},
 address = {New York, NY, USA},
} 


@article{doi:10.2200/S00273ED1V01Y201006CAC010,
author = { Eeckhout ,  Lieven },
title = {Computer Architecture Performance Evaluation Methods},
journal = {Synthesis Lectures on Computer Architecture},
volume = {5},
number = {1},
pages = {1-145},
year = {2010},
doi = {10.2200/S00273ED1V01Y201006CAC010},

URL = {http://www.morganclaypool.com/doi/abs/10.2200/S00273ED1V01Y201006CAC010},
eprint = {http://www.morganclaypool.com/doi/pdf/10.2200/S00273ED1V01Y201006CAC010}
}




@inproceedings{Wall:1991:LIP:106972.106991,
 author = {Wall, David W.},
 title = {Limits of Instruction-level Parallelism},
 booktitle = {Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS IV},
 year = {1991},
 isbn = {0-89791-380-9},
 location = {Santa Clara, California, USA},
 pages = {176--188},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/106972.106991},
 doi = {10.1145/106972.106991},
 acmid = {106991},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Azizi:2010:ETP:1815961.1815967,
 author = {Azizi, Omid and Mahesri, Aqeel and Lee, Benjamin C. and Patel, Sanjay J. and Horowitz, Mark},
 title = {Energy-performance Tradeoffs in Processor Architecture and Circuit Design: A Marginal Cost Analysis},
 booktitle = {Proceedings of the 37th Annual International Symposium on Computer Architecture},
 series = {ISCA '10},
 year = {2010},
 isbn = {978-1-4503-0053-7},
 location = {Saint-Malo, France},
 pages = {26--36},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1815961.1815967},
 doi = {10.1145/1815961.1815967},
 acmid = {1815967},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {co-optimization, design space exploration, design trade-offs, energy efficiency, microarchitecture, optimization},
}

@inproceedings{eama11:challenge,
   author={Emily Blem and Matthew Sinclair and Karthikeyan Sankaralingam},
   title={Challenge Benchmarks that must be conquered to sustain the GPU revolution},
   booktitle="{Proceedings of the 4th Workshop on Emerging Applications for Manycore Architecture}",
   bib_dl_pdf = {http://bit.ly/laizPz},
   bib_dl_ppt = {http://www.cs.wisc.edu/vertical/talks/2011/eama11-gpu-challenge-benchmarks.pdf},
   bib_pubtype = {Workshop},
   bib_rescat = {Architecture},
   year={2011}
}


@INPROCEEDINGS{dseaccel, 
	author={Reagen, B. and Shao, Y.S. and Gu-Yeon Wei and Brooks, D.}, 
	booktitle={Low Power Electronics and Design (ISLPED), 2013 IEEE International Symposium on}, 
	title={Quantifying acceleration: Power/performance trade-offs of application kernels in hardware}, 
	year={2013}, 
	month={Sept}, 
	pages={395-400}, 
	keywords={integrated circuit design;low-power electronics;system-on-chip;application kernels;design space exploration;hardware accelerators;industrial SoC designs;power budget;power-performance trade-off;special purpose fixed function hardware blocks;system-on-chip;technology scaling;Acceleration;Arrays;Benchmark testing;Hardware;Performance gain;Pipeline processing;Space exploration;Accelerator;Design Space Exploration;Power Performance Trade-offs}, 
	doi={10.1109/ISLPED.2013.6629329},}


@inproceedings{Wang:2009:PMR:1616625.1616631,
 author = {Wang, Gang and Chen, Du and Chen, Jian and Ma, Jianliang and Chen, Tianzhou},
 title = {A Performance Model for Run-Time Reconfigurable Hardware Accelerator},
 booktitle = {Proceedings of the 8th International Symposium on Advanced Parallel Processing Technologies},
 series = {APPT '09},
 year = {2009},
 isbn = {978-3-642-03643-9},
 location = {Rapperswil, Switzerland},
 pages = {54--66},
 numpages = {13},
 url = {http://dx.doi.org/10.1007/978-3-642-03644-6_5},
 doi = {10.1007/978-3-642-03644-6_5},
 acmid = {1616631},
 publisher = {Springer-Verlag},
 address = {Berlin, Heidelberg},
} 

@article{Kumar:2013:SCO:2431282.2431342,
 author = {Kumar, Karthik and Liu, Jibang and Lu, Yung-Hsiang and Bhargava, Bharat},
 title = {A Survey of Computation Offloading for Mobile Systems},
 journal = {Mob. Netw. Appl.},
 issue_date = {February  2013},
 volume = {18},
 number = {1},
 month = feb,
 year = {2013},
 issn = {1383-469X},
 pages = {129--140},
 numpages = {12},
 url = {http://dx.doi.org/10.1007/s11036-012-0368-0},
 doi = {10.1007/s11036-012-0368-0},
 acmid = {2431342},
 publisher = {Springer-Verlag New York, Inc.},
 address = {Secaucus, NJ, USA},
 keywords = {computation offloading, energy, mobile cloud computing, performance, survey},
}


@INPROCEEDINGS{boat-hull1,
AUTHOR = "Cedric Nugteren and Henk Corporaal",
TITLE = "The boat hull model: adapting the roofline model to enable performance prediction for parallel computing",
BOOKTITLE = "PPOPP '12",
PAGES = {291-292},
YEAR = {2012}, 
}

@techreport{boat-hull0,
  author="Cedric Nugteren and Henk Corporaal",
  title={A Modular and Parameterisable Classification of Algorithms},
  NUMBER =        {ESR-2011-02},
  INSTITUTION = {Eindhoven University of Technology},
 year={2011}
}

@article{Williams:2009:RIV:1498765.1498785,
 author = {Williams, Samuel and Waterman, Andrew and Patterson, David},
 title = {Roofline: an insightful visual performance model for multicore architectures},
 journal = {Commun. ACM},
 issue_date = {April 2009},
 volume = {52},
 number = {4},
 month = apr,
 year = {2009},
 issn = {0001-0782},
 pages = {65--76},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1498765.1498785},
 doi = {10.1145/1498765.1498785},
 acmid = {1498785},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{hongkimperf2,
 author = {Sim, Jaewoong and Dasgupta, Aniruddha and Kim, Hyesoon and Vuduc, Richard},
 title = {A performance analysis framework for identifying potential benefits in GPGPU applications},
 booktitle = {Proceedings of the 17th ACM SIGPLAN symposium on Principles and Practice of Parallel Programming},
 series = {PPoPP '12},
 year = {2012},
 isbn = {978-1-4503-1160-1},
 location = {New Orleans, Louisiana, USA},
 pages = {11--22},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2145816.2145819},
 doi = {10.1145/2145816.2145819},
 acmid = {2145819},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CUDA, GPGPU architecture, analytical model, performance benefit prediction, performance prediction},
} 

@inproceedings{Hong:2010:IGP:1815961.1815998,
 author = {Hong, Sunpyo and Kim, Hyesoon},
 title = {An integrated GPU power and performance model},
 booktitle = {ISCA '10}
} 

@inproceedings{meng2011grophecy,
   title={GROPHECY: GPU performance projection from CPU code skeletons},
   author={Meng, J. and Morozov, V.A. and Kumaran, K. and Vishwanath, V. and Uram, T.D.},
   booktitle={Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis},
   pages={14},
   year={2011},
   organization={ACM}
}


@article{Cascaval:2010:TAA:1940702.1940705,
 author = {Ca\c{s}caval, C. and Chatterjee, S. and Franke, H. and Gildea, K. J. and Pattnaik, P.},
 title = {A Taxonomy of Accelerator Architectures and Their Programming Models},
 journal = {IBM J. Res. Dev.},
 issue_date = {September 2010},
 volume = {54},
 number = {5},
 month = sep,
 year = {2010},
 issn = {0018-8646},
 pages = {473--482},
 numpages = {10},
 url = {http://dx.doi.org/10.1147/JRD.2010.2059721},
 doi = {10.1147/JRD.2010.2059721},
 acmid = {1940705},
 publisher = {IBM Corp.},
 address = {Riverton, NJ, USA},
} 

@INPROCEEDINGS{6114198,
author={Meswani, M.R. and Carrington, L. and Unat, D. and Snavely, A. and Baden, S. and Poole, S.},
booktitle={Workload Characterization (IISWC), 2011 IEEE International Symposium on},
title={Modeling and predicting application performance on hardware accelerators},
year={2011},
pages={73-73},
keywords={parallel machines;performance evaluation;programming;compute operation;hardware accelerator;performance-modeling framework;porting effort;procurement cost;programming;top500 supercomputer;Computational modeling;Data models;Hardware;Integrated circuit modeling;Performance evaluation;Predictive models;Supercomputers},
doi={10.1109/IISWC.2011.6114198},}

@INPROCEEDINGS{6164927,
author={Iyer, R.},
booktitle={Design Automation Conference (ASP-DAC), 2012 17th Asia and South Pacific},
title={Accelerator-rich architectures: Implications, opportunities and challenges},
year={2012},
pages={106-107},
keywords={computer architecture;low-power electronics;multiprocessing systems;system-on-chip;accelerator-rich architecture;chip-multiprocessor;system-on-chip;ultra-low power;Acceleration;Multicore processing;Performance evaluation;Quality of service;Random access memory;System-on-a-chip},
doi={10.1109/ASPDAC.2012.6164927},
ISSN={2153-6961},}


@ARTICLE{6336691,
author={Zidenberg, T. and Keslassy, I. and Weiser, U.},
journal={Computer},
title={Optimal Resource Allocation with MultiAmdahl},
year={2013},
volume={46},
number={7},
pages={70-77},
keywords={microprocessor chips;multiprocessing systems;resource allocation;MultiAmdahl framework;heterogeneous multiprocessor chips;on-chip component;optimal resource allocation;workload model;Analytical models;Central Processing Unit;Modeling;Multiprocessing systems;Optimization;Program processors;Resource management;Amdahl's law;MultiAmdahl;heterogeneous systems;hybrid systems;modeling techniques;multiprocessor chips},
doi={10.1109/MC.2012.359},
ISSN={0018-9162},}

@article{gen-amdahl,
author = {Amir Morad and Tomer Morad and Leonid Yavits and Ran Ginosar and Uri Weiser},
title = {Generalized MultiAmdahl: Optimization of Heterogeneous Multi-Accelerator SoC},
journal ={IEEE Computer Architecture Letters},
volume = {99},
number = {RapidPosts},
issn = {1556-6056},
year = {2012},
pages = {1},
doi = {http://doi.ieeecomputersociety.org/10.1109/L-CA.2012.34},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}



@article{held2011combinatorial,
  title={Combinatorial optimization in VLSI design},
  author={Held, Stephan and Korte, Bernhard and Rautenbach, Dieter and Vygen, Jens},
  journal={Combinatorial optimization methods and applications},
  volume={31},
  pages={33--96},
  year={2011}
}

@article{Sartin-Tarm:2013:CCS:2490302.2490306,
 author = {Sartin-Tarm, Michael and Nowatzki, Tony and De Carli, Lorenzo and Sankaralingam, Karthikeyan and Estan, Cristian},
 title = {Constraint centric scheduling guide},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2013},
 volume = {41},
 number = {2},
 month = may,
 year = {2013},
 issn = {0163-5964},
 pages = {17--21},
 numpages = {5},
 url = {http://doi.acm.org/10.1145/2490302.2490306},
 doi = {10.1145/2490302.2490306},
 acmid = {2490306},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@book{comp-arch-perf-eval,
author = {Lieven Eeckhout},
title = {{Computer Architecture Performance Evaluation Methods}},
volume = {5},
year = {2010},
pages = {1--145},
issue = {1},
doi = {10.2200/S00273ED1V01Y201006CAC010},
masid = {13999858}
}

@article{Eyerman:2009:MPM:1534909.1534910,
 author = {Eyerman, Stijn and Eeckhout, Lieven and Karkhanis, Tejas and Smith, James E.},
 title = {A Mechanistic Performance Model for Superscalar Out-of-order Processors},
 journal = {ACM Trans. Comput. Syst.},
 issue_date = {May 2009},
 volume = {27},
 number = {2},
 month = may,
 year = {2009},
 issn = {0734-2071},
 pages = {3:1--3:37},
 articleno = {3},
 numpages = {37},
 url = {http://doi.acm.org/10.1145/1534909.1534910},
 doi = {10.1145/1534909.1534910},
 acmid = {1534910},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Superscalar out-of-order processor, analytical modeling, balanced processor design, mechanistic modeling, overprovisioned processor design, performance modeling, pipeline depth, pipeline width, resource scaling, wide front-end dispatch processors},
} 


@ARTICLE{1629148,
author={Galanis, M.D. and Theodoridis, G. and Tragoudas, S. and Goutis, C.E.},
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
title={A high-performance data path for synthesizing DSP kernels},
year={2006},
volume={25},
number={6},
pages={1154-1162},
keywords={combinational circuits;data flow graphs;digital signal processing chips;scheduling;DSP kernels;combinational circuit;data flow graph;digital signal processing;flexible computational component;high-performance data path;scheduling;template units;Circuit synthesis;Combinational circuits;Digital signal processing;FCC;Flexible structures;Flow graphs;Kernel;Scheduling algorithm;Signal processing algorithms;Signal synthesis;Binding;chaining;high-performance data path;scheduling;template units},
doi={10.1109/TCAD.2005.855965},
ISSN={0278-0070},}


@inproceedings{optimoDE,
  title={OptimoDE: Programmable accelerator engines through retargetable customization},
  month={Aug},
  year={2004},
  booktitle={Hot Chips 16},
  author={Nathan Clark and Hongtao Zhong and Krisztián Flautner and Kevin Fan and Scott Mahlke and Koen Van Nieuwenhove}
}

@INPROCEEDINGS{6522310, 
author={Guevara, Marisabel and Lubin, Benjamin and Lee, Benjamin C.}, 
booktitle={High Performance Computer Architecture (HPCA2013), 2013 IEEE 19th International Symposium on}, 
title={Navigating heterogeneous processors with market mechanisms}, 
year={2013}, 
pages={95-106}, 
doi={10.1109/HPCA.2013.6522310}, 
ISSN={1530-0897},}

@article{milp-brief-history,
    year = 2013,
    author = {Bixby, Robert E.},
    citeulike-article-id = {11862274},
    citeulike-linkout-0 = {http://www.math.uiuc.edu/documenta/vol-ismp/25\_bixby-robert.html},
    journal = {DocumentA Mathematica},
    keywords = {linear-programming, optimization},
    pages = {107--121},
    posted-at = {2013-01-02 06:04:11},
    priority = {0},
    title = {{A Brief History of Linear and Mixed-Integer Programming Computation}},
    url = {http://www.math.uiuc.edu/documenta/vol-ismp/25\_bixby-robert.html}
}
@INPROCEEDINGS{6237014, 
author={Koka, P. and McCracken, M.O. and Schwetman, H. and Chen, C.-H.O. and Xuezhe Zheng and Ho, R. and Raj, K. and Krishnamoorthy, A.V.}, 
booktitle={Computer Architecture (ISCA), 2012 39th Annual International Symposium on}, title={A micro-architectural analysis of switched photonic multi-chip interconnects}, 
year={2012}, 
pages={153-164}, 
keywords={integrated circuit interconnections;multichip modules;optical losses;optical waveguides;photonic switching systems;switched networks;telecommunication network topology;telecommunication traffic;wavelength division multiplexing;HPC benchmark-derived message pattern;WDM point-to-point network;complex topology;device development;energy characteristics;inter-layer couplers losses;microarchitectural analysis;multichip system;offchip bandwidth;optical losses;optical power;optical switches;power characteristics;power constrained method;silicon photonics;switched network topology;switched photonic multichip interconnects;traffic pattern;waveguide crossings;Abstracts;Charge carrier processes;Lasers;Optical fiber devices;Optical losses;Optical receivers}, 
doi={10.1109/ISCA.2012.6237014}, 
ISSN={1063-6897},}

@inproceedings{npu,
 author = {Esmaeilzadeh, Hadi and Sampson, Adrian and Ceze, Luis and Burger, Doug},
 title = {Neural Acceleration for General-Purpose Approximate Programs},
 booktitle = {MICRO},
 year = {2012},
} 

@inproceedings{gpp_innef,
 author = {Hameed, Rehan and Qadeer, Wajahat and Wachs, Megan and Azizi, Omid and Solomatnikov, Alex and Lee, Benjamin C. and Richardson, Stephen and Kozyrakis, Christos and Horowitz, Mark},
 title = {Understanding Sources of Inefficiency in General-purpose Chips},
 booktitle = {ISCA},
 year = {2010},
}  


@inproceedings{Pugh:1991:OTF:125826.125848,
 author = {Pugh, William},
 title = {The Omega test: a fast and practical integer programming algorithm for dependence analysis},
 booktitle = {Supercomputing '91}
} 

@inproceedings{Ancourt:1991:SPL:109625.109631,
 author = {Ancourt, Corinne and Irigoin, Fran\c{c}ois},
 title = {Scanning polyhedra with DO loops},
 booktitle = {Proceedings of the third ACM SIGPLAN symposium on Principles and practice of parallel programming},
 series = {PPOPP '91},
 year = {1991},
 isbn = {0-89791-390-6},
 location = {Williamsburg, Virginia, USA},
 pages = {39--50},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/109625.109631},
 doi = {10.1145/109625.109631},
} 

@inproceedings{Kudlur:2008:OES:1375581.1375596,
 author = {Kudlur, Manjunath and Mahlke, Scott},
 title = {Orchestrating the execution of stream programs on multicore platforms},
 booktitle = {Proceedings of the 2008 ACM SIGPLAN conference on Programming language design and implementation},
 series = {PLDI '08},
 year = {2008},
 isbn = {978-1-59593-860-2},
 location = {Tucson, AZ, USA},
 pages = {114--124},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1375581.1375596},
 doi = {10.1145/1375581.1375596},
 acmid = {1375596},
} 

@inproceedings{Karkowski:1997:DHM:522659.825644,
 author = {Karkowski, I. and Corporaal, H.},
 title = {Design of heterogenous multi-processor embedded systems: applying functional pipelining},
 booktitle = {PACT '97},
} 

@article{Cong:2009:SAA:1721450.1721465,
 author = {Cong, Jason and Gururaj, Karthik and Han, Guoling and Jiang, Wei},
 title = {Synthesis algorithm for application-specific homogeneous processor networks},
 journal = {IEEE Trans. Very Large Scale Integr. Syst.},
 volume = {17},
 number = {9},
 month = sep,
 year = {2009},
} 


@inproceedings{Gebhart:2009:ETC:1508244.1508246,
 author = {Gebhart, Mark and Maher, Bertrand A. and Coons, Katherine E. and Diamond, Jeff and Gratz, Paul and Marino, Mario and Ranganathan, Nitya and Robatmili, Behnam and Smith, Aaron and Burrill, James and Keckler, Stephen W. and Burger, Doug and McKinley, Kathryn S.},
 title = {An evaluation of the TRIPS computer system},
 booktitle = {ASPLOS '09}
} 


@book{dragonbook,
 author = {Aho, Alfred V. and Lam, Monica S. and Sethi, Ravi and Ullman, Jeffrey D.},
 title = {Compilers: Principles, Techniques, and Tools (2nd Edition)},
 year = {2006},
 isbn = {0321486811},
 publisher = {Addison-Wesley Longman Publishing Co., Inc.},
 address = {Boston, MA, USA},
} 

@article {springerlink:10.1007/BF01407835,
   author = {Feautrier, Paul},
   affiliation = {Laboratoire MASI, Institut Blaise Pascal Université de Versailles St. Quentin 78035 Versailles Cedex France},
   title = {Some efficient solutions to the affine scheduling problem.},
   journal = {International Journal of Parallel Programming},
   pages = {313-347},
   volume = {21},
   issue = {5},
   year = {1992}
}

@inproceedings{Gordon:2009:FMI:1795114.1795140,
 author = {Gordon, Geoffrey J. and Hong, Sue Ann and Dud\'{\i}k, Miroslav},
 title = {First-order mixed integer linear programming},
 booktitle = {UAI '09}
} 

@article{Hooker:INFORMS,
  author={J. N. Hooker},
  title={Logic, optimization and constraint programming},
  journal={INFORMS Journal on Computing},
  volume={14},
  year={2002},
  pages={295-321}
}


@article{Hooker:1999:MLP:334232.334274,
 author = {Hooker, J. N. and Osorio, M. A.},
 title = {Mixed logical-linear programming},
 journal = {Discrete Appl. Math.},
 issue_date = {Oct. 19, 1999},
 volume = {96-97},
 number = {1},
 month = oct,
 year = {1999},
} 

@article{DBLP:journals/ior/Hooker07,
  author    = {John N. Hooker},
  title     = {Planning and Scheduling by Logic-Based Benders Decomposition},
  journal   = {Operations Research},
  volume    = {55},
  number    = {3},
  year      = {2007},
  pages     = {588-602},
  ee        = {http://dx.doi.org/10.1287/opre.1060.0371},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@book{ilpbook,
  title={Integer and Combinatorial Optimization},
  author={Laurence A. Wolsey and George L. Nemhauser}
}

@INPROCEEDINGS{6113845, 
  author={Maleki, S. and Yaoqing Gao and Garzaran, M.J. and Wong, T. and Padua, D.A.}, 
  booktitle={Parallel Architectures and Compilation Techniques (PACT), 2011 International Conference on}, 
  title={An Evaluation of Vectorizing Compilers}, 
  year={2011}, 
  pages={372-382}, 
  keywords={program compilers;software performance evaluation;GCC;ICC;XLC;assembly language;high level languages;single threaded programs;vector code;vector instructions;vectorizing compilers;Arrays;Benchmark testing;Kernel;Layout;Media;Program processors;Vectors}, 
  doi={10.1109/PACT.2011.68}, 
  ISSN={1089-795X},}

@inproceedings{DBLP:conf/IEEEpact/GovindarajuNS13,
  author    = {Venkatraman Govindaraju and
               Tony Nowatzki and
               Karthikeyan Sankaralingam},
  title     = {Breaking SIMD shackles with an exposed flexible microarchitecture
               and the access execute PDG},
  booktitle = {PACT},
  year      = {2013},
  pages     = {341-351},
  ee        = {http://dx.doi.org/10.1109/PACT.2013.6618830},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{tpch,
  title={{TPC-H} benchmark specification},
  author={{Transaction Processing Performance Council}},
  journal={Published at http://www. tcp. org/hspec. html},
  year={2008}
}

@article{ieeemicro12:dyser,
  author={Venkatraman Govindaraju and Chen-Han Ho and Tony Nowatzki
  and Jatin Chhugani and 
  Nadathur Satish and Karthikeyan Sankaralingam and Changkyu Kim},
  title={{DySER}: Unifying Functionality and Parallelism Specialization for Energy Efficient Computing},
  journal="{IEEE Micro}",
  year={2012},
}

@misc{gams,
  title={GAMS, http://www.gams.com/},
  key=gams
}

@inproceedings{Joshi:2002:DGS:512529.512566,
 author = {Joshi, Rajeev and Nelson, Greg and Randall, Keith},
 title = {Denali: a goal-directed superoptimizer},
 booktitle = {Proceedings of the ACM SIGPLAN 2002 Conference on Programming language design and implementation},
 series = {PLDI '02},
 year = {2002},
 isbn = {1-58113-463-0},
 location = {Berlin, Germany},
 pages = {304--314},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/512529.512566},
 doi = {10.1145/512529.512566},
 acmid = {512566}
} 

@article{Huang:2004:DDR:993396.993403,
 author = {Huang, Zhining and Malik, Sharad and Moreano, Nahri and Araujo, Guido},
 title = {The design of dynamically reconfigurable datapath coprocessors},
 journal = {ACM Trans. Embed. Comput. Syst.},
 issue_date = {May 2004},
 volume = {3},
 number = {2},
 month = may,
 year = {2004},
 pages = {361--384},
} 


@ARTICLE{277628, 
author={Amellal, S. and Kaminska, B.}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, title={Functional synthesis of digital systems with TASS}, 
year={1994}, 
month={may}, 
volume={13}, 
number={5}, 
pages={537 -552}, 
keywords={FSM synthesis;TASS;Tabu Search Synthesis System;VHDL behavioral description;combinatorial optimization problems;conditional branches;control flow;critical path reduction;data flow graph model;digital system synthesis;functional synthesis;high-level transformations;interdependent modules;mutual exclusion testing procedure;optimized resource sharing;penalty weights;scheduling problem;finite state machines;graph theory;logic CAD;logic circuits;scheduling;specification languages;}, 
}

@MISC{Palsberg04ilp-basedresource-aware,
    author = {Jens Palsberg and Mayur Naik},
    title = {ILP-based Resource-aware Compilation},
    year = {2004}
}

@inproceedings{Satish:2007:DCO:1266366.1266381,
 author = {Satish, Nadathur and Ravindran, Kaushik and Keutzer, Kurt},
 title = {A decomposition-based constraint optimization approach for statically scheduling task graphs with communication delays to multiprocessors},
 booktitle = {DATE '07},
 year = {2007}
} 

@article {NAV:NAV3800060205,
author = {Wagner, Harvey M.},
title = {An integer linear-programming model for machine scheduling},
journal = {Naval Research Logistics Quarterly},
volume = {6},
number = {2},
publisher = {Wiley Subscription Services, Inc., A Wiley Company},
pages = {131--140},
year = {1959},
}


% booktitle = {Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture},
@inproceedings{beret,
 author = {Gupta, Shantanu and Feng, Shuguang and Ansari, Amin and Mahlke, Scott and August, David},
 title = {Bundled execution of recurring traces for energy-efficient general purpose processing},
 booktitle = {MICRO},
 year = {2011},
} 


@inproceedings{Venkatesh:2010:CCR:1736020.1736044,
 author = {Venkatesh, Ganesh and Sampson, Jack and Goulding, Nathan and Garcia, Saturnino and Bryksin, Vladyslav and Lugo-Martinez, Jose and Swanson, Steven and Taylor, Michael Bedford},
 title = {Conservation cores: reducing the energy of mature computations},
 booktitle = {ASPLOS XV},
 year = {2010}
} 


@misc{smtcomp,
 key=smtcomp,
 title={SMT-COMP},
 url={http://www.smtcomp.org/2011/}
}

@inproceedings{Lee:1998:SSI:291069.291018,
 author = {Lee, Walter and Barua, Rajeev and Frank, Matthew and Srikrishna, Devabhaktuni and Babb, Jonathan and Sarkar, Vivek and Amarasinghe, Saman},
 title = {Space-time scheduling of instruction-level parallelism on a raw machine},
 booktitle = {Proceedings of the eighth international conference on Architectural support for programming languages and operating systems},
 series = {ASPLOS VIII},
 year = {1998},
 isbn = {1-58113-107-0},
 pages = {46--57},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/291069.291018},
 doi = {10.1145/291069.291018},
} 


@INPROCEEDINGS{RAW:ASPLOS1998,
  author = {Walter Lee and Rajeev Barua and Matthew Frank and Devabhaktuni Srikrishna
	and Jonathan Babb and Vivek Sarkar and Saman Amarasinghe},
  title = {{Space-time scheduling of instruction-level parallelism on a RAW
	machine}},
  booktitle = {ASPLOS VIII}
}

@inproceedings{Eichenberger:1997:EFO:258915.258933,
 author = {Eichenberger, Alexandre E. and Davidson, Edward S.},
 title = {Efficient formulation for optimal modulo schedulers},
 booktitle = {Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation},
 series = {PLDI '97},
 year = {1997},
 isbn = {0-89791-907-6},
 location = {Las Vegas, Nevada, USA},
 pages = {194--205},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/258915.258933},
 doi = {10.1145/258915.258933},
 acmid = {258933}
} 

@article{Adams-88,
title="The Shifting Bottleneck Procedure for Job Shop Scheduling",
author="J. Adams and E. Balas and D. Zawack",
journal = "Management Science",
volume="34",
year="1988"}

@inproceedings{Abdeddaim-01,
  author = {Abdedda�m, Yasmina and Maler, Oded},
title="Job-Shop Scheduling using Timed Automata",
booktitle="CAV '01"}

@inproceedings{Niebert-2002,
  author    = {Peter Niebert and
               Moez Mahfoudh and
               Eugene Asarin and
               Marius Bozga and
               Oded Maler and
               Navendu Jain},
  title     = {Verification of Timed Automata via Satisfiability Checking},
  booktitle = {FTRTFT 2002}
}

@inproceeding{Cimatti-2002,
author="A. Cimatti and A. Franzen and A. Griggio and R. Sebastiani  C. Stenico",
title="Satisfiability Modulo the Theory of Costs: Foundations and Applications", 
booktitle="TACAS",
year="2010"}


@article{DBLP:journals/micro/HardavellasFFA11,
  author    = {Nikos Hardavellas and
               Michael Ferdman and
               Babak Falsafi and
               Anastasia Ailamaki},
  title     = {Toward Dark Silicon in Servers},
  journal   = {IEEE Micro},
  volume    = {31},
  number    = {4},
  year      = {2011},
  pages     = {6-15},
  ee        = {http://doi.ieeecomputersociety.org/10.1109/MM.2011.77},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@INPROCEEDINGS{DBLP:conf/cc/BalakrishnanGRT05,
  author = {Gogul Balakrishnan and Radu Gruian and Thomas W. Reps and Tim Teitelbaum},
  title = {CodeSurfer/x86-A Platform for Analyzing x86 Executables},
  booktitle = {CC},
  year = {2005},
  pages = {250-254},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  crossref = {DBLP:conf/cc/2005},
  ee = {http://springerlink.metapress.com/openurl.asp?genre=article{\&}issn=0302-9743{\&}volume=3443{\&}spage=250},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{dummy,
  author = {author},
  title = {{Title}},
  booktitle = {booktitle},
  year = {1995},
  pages = {2--13},
  month = {June}
}


@inproceedings{Ozer:1998:UAS:290940.291004,
 author = {\"{O}zer, Emre and Banerjia, Sanjeev and Conte, Thomas M.},
 title = {Unified assign and schedule: a new approach to scheduling for clustered register file microarchitectures},
 booktitle = {Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture},
 series = {MICRO 31},
 year = {1998},
 isbn = {1-58113-016-3},
 location = {Dallas, Texas, USA},
 pages = {308--315},
 numpages = {8},
 url = {http://dl.acm.org/citation.cfm?id=290940.291004},
 acmid = {291004},
} 


@ARTICLE{amorphous:acm2000,
  author = {Harold Abelson and Don Allen and Daniel Coore and Chris Hanson and
	George Homsy and Thomas F. Knight, Jr. and Radhika Nagpal and Erik
	Rauch and Gerald Jay Sussman and Ron Weiss},
  title = {Amorphous computing},
  journal = {Commun. ACM},
  year = {2000},
  volume = {43},
  pages = {74--82},
  number = {5},
  doi = {http://doi.acm.org/10.1145/332833.332842},
  issn = {0001-0782},
  publisher = {ACM Press}
}

@ARTICLE{amorphouscomputing2000,
  author = {Harold Abelson and Don Allen and Daniel Coore and Chris Hanson and
	George Homsy and Thomas F. Knight, Jr. and Radhika Nagpal and Erik
	Rauch and Gerald Jay Sussman and Ron Weiss},
  title = {Amorphous computing},
  journal = {Communications of the ACM},
  year = {2000},
  volume = {43},
  pages = {74--82},
  number = {5},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/332833.332842},
  issn = {0001-0782},
  publisher = {ACM Press}
}

@INPROCEEDINGS{adve_llva:low-level_2003,
  author = {V. Adve and C. Lattner and M. Brukman and A. Shukla and B. Gaeke},
  title = {{LLVA}: A Low-Level Virtual Instruction Set Architecture},
  booktitle = {MICRO '03},
  pages = {205--216},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{alewife,
  author = {Anant Agarwal and Ricardo Bianchini and David Chaiken and Kirk L.
	Johnson and David Kranz and John Kubiatowicz and Beng-Hong Lim and
	Kenneth Mackenzie and Donald Yeung},
  title = {{The MIT Alewife Machine: Architecture and Performance}},
  booktitle = {Proceedings of the 22nd Annual International Symposium on Computer
	Architecture},
  year = {1995},
  pages = {2--13},
  month = {June},
  isbn = {0-89791-698-0}
}

@INPROCEEDINGS{variations:cad1,
  author = {Aseem Agarwal and David Blaauw and Vladimir Zolotov},
  title = {Statistical Timing Analysis for Intra-Die Process Variations with
	Spatial Correlations},
  booktitle = {{ICCAD '03: Proceedings of the International Conference on Computer-aided
	design}},
  year = {2003},
  pages = {900},
  doi = {http://dx.doi.org/10.1109/ICCAD.2003.130},
  isbn = {1-58113-762-1}
}

@ARTICLE{variation:devices4,
  author = {A. Agarwal and B. C. Paul and H. Mahmoodi and A. Datta and K. Roy},
  title = {{A Process-Tolerant Cache Architecture for Improved Yield in Nanoscale
	Technologies}},
  journal = {IEEE Transactions on Very Large Scale Integrated Systems},
  year = {2005},
  volume = {13},
  pages = {27--38}
}

@INPROCEEDINGS{Agarwal:SELSE2007,
  author = {Mridul Agarwal and Subhasish Mitra and Bipul Paul and Ming Zhang},
  title = {{Circuit Failure Prediction}},
  booktitle = {{Silicon Errors in Logic - System Effects Workshop}},
  year = {2007},
  month = {April}
}

@INPROCEEDINGS{circuit_failure_prediction,
  author = {Agarwal, Mridul and Paul, Bipul C. and Zhang, Ming and Mitra, Subhasish},
  title = {Circuit Failure Prediction and Its Application to Transistor Aging},
  booktitle = {VLSI Test Symposium},
  year = {2007},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{mitra:vts2007,
  author = {Mridul Agarwal and Bipul C. Paul and Ming Zhang and Subhasish Mitra},
  title = {Circuit Failure Prediction and Its Application to Transistor Aging},
  booktitle = {VTS '07: Proceedings of the 25th IEEE VLSI Test Symmposium},
  year = {2007},
  pages = {277--286},
  publisher = {IEEE Computer Society},
  doi = {http://dx.doi.org/10.1109/VTS.2007.22},
  isbn = {0-7695-2812-0}
}

@INPROCEEDINGS{Agarwal01:ISCA,
  author = {Vikas Agarwal and M. S. Hrishikesh and Stephen W. Keckler and Doug
	Burger },
  title = {{Clock Rate Vs. IPC : The End of the Road for Conventional Microprocessors}},
  booktitle = {Proceedings of the 27th Annual International Symposium on Computer
	Architecture},
  year = {2000},
  pages = {248--259},
  month = {June}
}

@TECHREPORT{Agarwal00:TechTR,
  author = {Vikas Agarwal and Stephen W. Keckler and Doug Burger},
  title = {Scaling of Microarchitectural Structures in Future Process Technologies},
  institution = {Department of Computer Sciences, The University of Texas at Austin},
  year = {2000},
  number = {TR2000-02},
  address = {Austin, TX},
  month = {February},
  school = {The University of Texas at Austin}
}

@INPROCEEDINGS{aggarwal:isca2007,
  author = {Nidhi Aggarwal and Parthasarathy Ranganathan and Norman P Jouppi
	and James E Smith},
  title = {{Configurable Isolation: Building High Availability Systems with
	Commodity Multi-Core Processors}},
  booktitle = {{ISCA '07: Proceedings of the 34th Annual International Symposium
	on Computer Architecture}},
  year = {2007},
  month = {June}
}

@INPROCEEDINGS{aggarwal_configurable_2007,
  author = {Nidhi Aggarwal and Parthasarathy Ranganathan and Norman P. Jouppi
	and James E. Smith},
  title = {Configurable isolation: building high availability systems with commodity
	multi-core processors},
  booktitle = {Proceedings of the 34th annual international symposium on Computer
	architecture},
  year = {2007},
  pages = {470--481},
  address = {San Diego, California, {USA}},
  publisher = {{ACM}},
  doi = {10.1145/1250662.1250720},
  isbn = {978-1-59593-706-3},
  keywords = {fault isolation,fault tolerance,hardware},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1250720}
}

@BOOK{dragon,
  title = {Compilers: Principles, Techniques, and Tools},
  publisher = {Addison Wesley},
  year = {2007},
  author = {Aho, Alfred V. and Lam, Monica S. and Sethi, Ravi and Ullman, Jeffrey
	D.},
  edition = {2nd},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{testscaling1,
  author = {Robert C. Aitken},
  title = {{Nanometer technology effects on fault models for IC testing}},
  journal = {Computer},
  year = {1999},
  volume = {32},
  pages = {46--51},
  number = {11}
}

@INPROCEEDINGS{Akeley:CompGraph93,
  author = {Kurt Akeley},
  title = {{Reality Engine Graphics}},
  booktitle = {{Proceedings of the 20th Annual Conference on Computer Graphics}},
  year = {1993},
  pages = {109-116},
  month = {June}
}

@INPROCEEDINGS{akkary_checkpoint_2003,
  author = {Akkary, H. and Rajwar, R. and Srinivasan, S.T.},
  title = {Checkpoint processing and recovery: Towards scalable large instruction
	window processors},
  booktitle = {MICRO '03},
  pages = { 423-434},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Akkary03:Micro,
  author = {Haitham Akkary and Ravi Rajwar and Srikanth T. Srinivasan},
  title = {Checkpoint Processing and Recovery: Towards Scalable Large Instruction
	Window Processors},
  booktitle = {Proceedings of the 36th Annual International Symposium on Microarchitecture},
  year = {2003},
  pages = {423--434},
  month = {December}
}

@INPROCEEDINGS{AKKARY:HPCA04,
  author = {Haitham Akkary and Srikanth Srinivasan},
  title = {Using Perceptron-based Branch Confidence Estimation for Speculation
	Control},
  booktitle = {Proceedings of The Tenth International Symposium on High-Performance
	Computer Architecture },
  year = {2004},
  pages = {265--274},
  month = {December}
}

@INPROCEEDINGS{1175801,
  author = {Alam, M.A. and Smith, R.K. and Weir, B.E. and Silverman, P.J.},
  title = {Statistically independent soft breakdowns redefine oxide reliability
	specifications},
  year = {2002},
  pages = { 151 - 154},
  journal = {Electron Devices Meeting, 2002. IEDM '02. Digest. International},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Albonesi98:SelectiveWays,
  author = {D.H. Albonesi},
  title = {Selective Cache Ways: On-Demand Cache Resource Allocation},
  booktitle = {Proceedings of the 32nd Annual International Symposium on Microarchitecture},
  year = {1999},
  pages = {248-259},
  month = Dec
}

@ARTICLE{adaptiveprocessing,
  author = {David H. Albonesi and Rajeev Balasubramonian and Steven G. Dropsho
	and Sandhya Dwarkadas and Eby G. Friedman and Michael C. Huang and
	Volkan Kursun and Grigorios Magklis and Michael L. Scott and Greg
	Semeraro and Pradip Bose and Alper Buyuktosunoglu and Peter W. Cook
	and Stanley E. Schuster},
  title = {Dynamically Tuning Processor Resources with Adaptive Processing},
  journal = {Computer},
  year = {2003},
  volume = {36},
  pages = {49--58},
  number = {12},
  address = {Los Alamitos, CA, USA},
  issn = {0018-9162},
  publisher = {IEEE Computer Society Press}
}

@INPROCEEDINGS{alverson90tera,
  author = {Robert Alverson and David Callahan and Daniel Cummings and Brian
	Koblenz and Allan Porterfield and Burton Smith},
  title = {{The Tera Computer System}},
  booktitle = {Proceedings of the 4th International Conference on Supercomputing},
  year = {1990},
  pages = {1--6},
  url = {citeseer.ist.psu.edu/alverson90tera.html}
}

@TECHREPORT{Amarasinghe02atheoretical,
  author = {S. Amarasinghe and D. R. Karger and W. Lee and V. S. Mirrokni},
  title = {A Theoretical and Practical Approach to Instruction Scheduling on
	Spatial Architectures},
  institution = {MIT},
  year = {2002}
}

@INPROCEEDINGS{Amdahl,
  author = {Gene M. Amdahl},
  title = {Validity of the Single Processor Approach to Achieving Large-Scale
	Computing Capabilities},
  booktitle = {Proceedings of Am. Federation of Information Processing Societies
	Conference, AFIPS},
  year = {1967},
  pages = {483--485},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{tomasulo,
  author = {Anderson, D. W. and Sparacio, F. J. and Tomasulo, R. M.},
  title = {The {IBM} system/360 model 91: machine philosophy and instruction-handling},
  journal = {IBM J. Res. Dev.},
  year = {1967},
  volume = {11},
  pages = {8--24},
  number = {1},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{xbox360:ieeemicro,
  author = {Jeff Andrews and Nick Baker},
  title = {{Xbox 360 System Architecture}},
  journal = {IEEE Micro},
  year = {2006},
  volume = {26},
  pages = {25-37},
  number = {2},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/MM.2006.45}
}

@ARTICLE{warp,
  author = {Marco Annaratone and Emmanuel A. Arnould and Thomas Gross and H.
	T. Kung and Monica S. Lam and Onat Menzilcioglu and Jon A. Webb},
  title = {{The Warp Computer: Architecture, Implementation, and Performance}},
  journal = {IEEE Transactions on Computers},
  year = {1987},
  volume = {36},
  pages = {1523-1538},
  number = {4},
  month = {December}
}

@INPROCEEDINGS{necromancer,
  author = {Ansari, Amin and Feng, Shuguang and Gupta, Shantanu and Mahlke, Scott},
  title = {Necromancer: enhancing system throughput by animating dead cores},
  year = {2010},
  pages = {473--484},
  booktite = {ISCA},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{ARAGON:HPCA03,
  author = {Juan L. Arag�n and Jos� Gonz�lez and Antonio Gonz�lez},
  title = { Power-Aware Control Speculation through Selective Throttling},
  booktitle = {Proceedings of The Ninth International Symposium on High-Performance
	Computer Architecture (HPCA'03)},
  year = {2003},
  pages = {103-112},
  month = {Feb}
}

@BOOK{arm11_manual,
  title = {ARM1136JF-S and ARM1136J-S Technical Reference Manual, Rev. r1p5},
  author = {ARM},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{cortex-a15,
  title = {Cortex-A15 Processor},
  publisher = {http://www.arm.com/products/processors/cortex-a/cortex-a15.php},
  author = {ARM},
  owner = {karu},
  timestamp = {2011.10.31}
}

@TECHREPORT{ramp,
  author = {Arvind and Krste Asanovic and Derek Chiou and James C. Hoe and Christoforos
	Kozyrakis and Shih-Lien Lu and Mark Oskin and David Patterson and
	Jan Rabaey and John Wawrzynek},
  title = {{RAMP: Research Accelerator for Multiple Processors - A Community
	Vision for a Shared Experimental Parallel HW/SW Platform}},
  institution = {EECS Department, Berkeley University},
  year = {2005}
}

@ARTICLE{dataflowreview,
  author = {Arvind and David E. Culler},
  title = {{Dataflow Architectures}},
  journal = {Annual Review of Computer Science},
  year = {1986},
  volume = {1},
  pages = {225--253},
  address = {Palo Alto, CA, USA},
  isbn = {0-8243-3201-6},
  publisher = {Annual Reviews Inc.}
}

@ARTICLE{uinterpreter,
  author = {Arvind and Gostelow, K.P. },
  title = {{The U-Interpreter}},
  journal = {Computer},
  year = {1982},
  volume = {15},
  pages = {42-49},
  number = {2}
}

@ARTICLE{ref:arvind90,
  author = {Arvind and R. S. Nikhil},
  title = {Executing a Program on the {MIT} {T}agged-{T}oken {D}ataflow {A}rchitecture},
  journal = {IEEE Transactions on Computers},
  year = {1990},
  volume = {39},
  pages = {300--318},
  number = {3},
  publisher = {IEEE Computer Society}
}

@INPROCEEDINGS{T0,
  author = {K. Asanovic and J. Beck and B. Irissou and B. Kingsbury and N. Morgan
	and J. Wawrzynek },
  title = {{The T0 Vector Microprocessor}},
  booktitle = {Proc. HOT Chips VII},
  year = {1995},
  month = {August}
}

@ARTICLE{variations:devices1,
  author = {A. Asenov and A. R. Brown and J. H. Davies and S. Kaya and G. Slavcheva},
  title = {{Simulation of Intrinsic Parameter Fluctuations in Decananometer
	and Nanometer-Scale MOSFETs}},
  journal = {IEEE Transactions on Electron Devices},
  year = {2003},
  volume = {50},
  pages = {1837--1852},
  issue = {9}
}

@INPROCEEDINGS{DBLP:conf/vts/AshoueiBC07,
  author = {Maryam Ashouei and Soumendu Bhattacharya and Abhijit Chatterjee},
  title = {Probabilistic Compensation for Digital Filters Using Pervasive Noise-Induced
	Operator Errors},
  booktitle = {VTS '07: Proceedings VLSI Test Symposium},
  year = {2007},
  pages = {125-130},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@INPROCEEDINGS{adaptiveyield:2007,
  author = {Maryam Ashouei and Muhammad M. Nisar and Abhijit Chatterjee and Adit
	D. Singh and Abdulkadir U. Diril},
  title = {{Probabilistic Self-Adaptation of Nanoscale CMOS Circuits: Yield
	Maximization under Increased Intra-Die Variations}},
  booktitle = {VLSID '07: Proceedings of the 20th International Conference on VLSI
	Design},
  year = {2007},
  pages = {711--716},
  doi = {http://dx.doi.org/10.1109/VLSID.2007.130},
  isbn = {0-7695-2762-0}
}

@INPROCEEDINGS{AUSTIN:ISCA99,
  author = {Todd Austin},
  title = {{DIVA: A Reliable Substrate for Deep Submicron MicroarchitectureDesign}},
  booktitle = {{MICRO '99}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{AUSTIN:ISCA99,
  author = {Todd Austin},
  title = {{DIVA: A Reliable Substrate for Deep Submicron MicroarchitectureDesign}},
  booktitle = {{MICRO '99: International Symposium on Microarchitecture}},
  year = {1999},
  pages = {196-207},
  month = {November}
}

@ARTICLE{austin_reliable_2008-1,
  author = {Todd Austin and Valeria Bertacco and Scott Mahlke and Yu Cao},
  title = {Reliable Systems on Unreliable Fabrics},
  journal = {{IEEE} Des. Test},
  year = {2008},
  volume = {25},
  pages = {322--332},
  number = {4},
  abstract = {The continued scaling of silicon fabrication technology has led to
	significant reliability concerns, which are quickly becoming a dominant
	design challenge. Design integrity is threatened by complexity challenges
	in the form of immense designs defying complete verification, and
	physical challenges such as silicon aging and soft errors, which
	impair correct system operation. The Gigascale Systems Research Center
	{Resilient-System} Design Team is addressing these key challenges
	through synergistic research thrusts, ranging from near-term reliability
	stress reduction techniques to methods for improving the quality
	of today's silicon, to longer-term technologies that can detect,
	recover, and repair faulty systems. These efforts are supported and
	complemented by an active fault-modeling research effort and a strong
	focus on functional-verification methodologies. The team's goal is
	to provide highly effective, low-cost solutions to ensure both correctness
	and reliability in future designs and technology nodes, thereby extending
	the lifetime of silicon fabrication technologies beyond what can
	be currently foreseen as profitable.},
  keywords = {fault detection,fault isolation,fault-modeling research,fault recovery,fault
	tolerance,gsrc,reliability stress reduction,reliable systems,resilient-system
	design team,silicon fabrication technologies,unreliable fabrics},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1440425}
}

@INPROCEEDINGS{austin_diva:reliable_1999,
  author = {Todd M. Austin},
  title = {{DIVA}: A Reliable Substrate for Deep Submicron Microarchitecture
	Design},
  booktitle = {Proceedings of the 32nd International Symposium on Microarchitecture},
  year = {1999},
  pages = {196--207},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{quaddedlogic:1963,
  author = {A. Avizienis},
  title = {{Quadded Logic}},
  journal = {IEEE Transactions on Electronic Computers},
  year = {1963},
  volume = {12},
  pages = {30--30},
  number = {1}
}
@inproceedings{1815967,
 author = {Azizi, Omid and Mahesri, Aqeel and Lee, Benjamin C. and Patel, Sanjay J. and Horowitz, Mark},
 title = {Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis},
 booktitle = {Proceedings of the 37th annual international symposium on Computer architecture},
 series = {ISCA '10},
 year = {2010},
 isbn = {978-1-4503-0053-7},
 location = {Saint-Malo, France},
 pages = {26--36},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1815961.1815967},
 doi = {10.1145/1815961.1815967},
 acmid = {1815967},
 publisher = {ACM},
} 
@INPROCEEDINGS{Bahar01:PipelineBalancing,
  author = {R. Iris Bahar and Srilatha Manne},
  title = {{Power and energy reduction via pipeline balancing}},
  booktitle = {Proceedings of the 28th Annual International Symposium on Computer
	Architecture},
  year = {2001},
  pages = {218-229}
}

@INPROCEEDINGS{mrf:icad2003,
  author = {R. I. Bahar and J. Mundy and J. Chen},
  title = {{A Probabilistic-based Design Methodology for Nanoscale Computation}},
  booktitle = {{Proceedings of the International Conference on CAD}},
  year = {2003},
  month = {November}
}

@INPROCEEDINGS{latent-disk-errors,
  author = {Bairavasundaram, Lakshmi N. and Goodson, Garth R. and Pasupathy,
	Shankar and Schindler, Jiri},
  title = {An analysis of latent sector errors in disk drives},
  booktitle = {SIGMETRICS},
  year = {2007},
  pages = {289--300},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{gurinew,
  author = {Saisanthosh Balakrishnan and Gurindar S. Sohi},
  title = {{Program Demultiplexing: Data-flow based Speculative Parallelization
	of Methods in Sequential Programs}},
  booktitle = {Proceedings of the 33rd Annual International Symposium on Computer
	Architecture},
  year = {2006},
  pages = {302--313},
  month = {June},
  isbn = {0-7695-2608-X}
}

@INPROCEEDINGS{Balensiefer_quantum_2005,
  author = {Balensiefer, S. and Kregor-Stickles, L. and Oskin, M.},
  title = {An evaluation framework and instruction set architecture for ion-trap
	based quantum micro-architectures},
  year = {2005},
  pages = { 186-196},
  doi = {10.1109/ISCA.2005.10},
  issn = {1063-6897 },
  journal = {Computer Architecture, 2005. ISCA '05. Proceedings. 32nd International
	Symposium on},
  keywords = { computer architecture, fault tolerant computing, instruction sets,
	quantum computing evaluation framework, fault-tolerant version, instruction
	set architecture, ion-trap based quantum micro-architecture, large
	scale quantum computing, physical implementation technology, quantum
	software},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{intel:scc,
  author = {Max Baron},
  title = {The Single-Chip Cloud Computer},
  journal = {Microprocessor Report},
  year = {2010},
  month = {April},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{MPR06:OMAP,
  author = {Max Baron},
  title = {{OMAP3 Sets Specs for Cellphones}},
  journal = {Microprocessor Report},
  year = {2006},
  volume = {20},
  number = {4},
  month = {April}
}

@ARTICLE{a8:MPR,
  author = {Baron, M.},
  title = {{Cortex-A8}: High Speed, Low Power},
  journal = {Microprocessor Report},
  year = {2005},
  month = november,
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{MPR05:NEC,
  author = {Max Baron},
  title = {{MP Cores for Handheld Apps}},
  journal = {Microprocessor Report},
  year = {2005},
  volume = {19},
  number = {12},
  month = {December}
}

@INPROCEEDINGS{piranha:isca00,
  author = {Barroso, L.A. and Gharachorloo, K. and McNamara, R. and Nowatzyk,
	A. and Qadeer, S. and Sano, B. and Smith, S. and Stets, R. and Verghese,
	B. },
  title = {{Piranha: a Scalable Architecture based on Single-Chip Multiprocessing}},
  booktitle = {Proceedings of the 27th Annual International Symposium on Computer
	Architecture},
  year = {2000},
  pages = {282-293},
  month = {June}
}

@TECHREPORT{tandemfault,
  author = {Joel Bartlett and Wendy Bartlett and Richard Carr and Dave Garcia
	and Jim Gray and Robert Horst and Robert Jardine and Dan Lenoski
	and Wendy Bartlett and Richard Carr and Dave Garcia and Jim Gray
	and Robert Horst and Robert Jardine and Dan Lenoski and Dix Mcguire
	and Joel Bartlett},
  title = {Fault Tolerance in Tandem Computer Systems},
  institution = {HP},
  year = {1990},
  number = {TR-90.5},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{Battacharyya:1996:SSD:547038,
  title = {Software Synthesis from Dataflow Graphs},
  publisher = {Kluwer Academic Publishers},
  year = {1996},
  author = {Battacharyya, Shuvra S. and Lee, Edward A. and Murthy, Praveen K.},
  isbn = {0792397223}
}

@INPROCEEDINGS{bau_error_2007,
  author = {Jason Bau and Richard Hankins and Quinn Jacobson and Subhasish Mitra
	and Bratin Saha and {Ali-Reza} {Adl-Tabatabai}},
  title = {Error Resilient System Architecture {(ERSA)} For Probabilistic Applications},
  booktitle = {SELSE '07},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{ersa:SELSE2007,
  author = {Jason Bau and Subhasish Mitra and Quinn Jacobson and Richard Hankins
	and Bratin Saha and Ali-Reza Adl-Tabatabai},
  title = {{Error-Resilient System Architecture (ERSA) for Probabilistic Applications}},
  booktitle = {{Silicon Errors in Logic - System Effects Workshop}},
  year = {2007},
  month = {April}
}

@INPROCEEDINGS{pactxpp,
  author = {V. Baumgarte and F. May and A. N\"{u}ckel and M. Vorbach and M. Weinhardt},
  title = {{PACT XPP -- A Self-Reconfigurable Data Processing Architecture}},
  booktitle = {1st International Conference on Engineering of Reconfigurable Systems
	and Algorithms},
  year = {2001},
  month = {June}
}

@ARTICLE{quantumchemistry,
  author = {G. Baumgartner and A. Auer and D.E. Bernholdt and A. Bibireata and
	V. Choppella and D. Cociorva and X. Gao and R.J. Harrison and S.
	Hirata and S. Krishnamoorthy and S. Krishnan and C. Lam and Q. Lu
	and M. Nooijen and R.M. Pitzer and J. Ramanujam and P. Sadayappan
	and A. Sibiryakov},
  title = {{ Synthesis of High-Performance Parallel Programs for a Class of
	Ab Initio Quantum Chemistry Models}},
  journal = {Proceedings of the IEEE},
  year = {2005},
  volume = {93},
  pages = {276-292},
  number = {2}
}

@INPROCEEDINGS{Bell:2004,
  author = {Bell, G. B. and Lipasti, M. H.},
  title = {Deconstructing commit},
  booktitle = {ISPASS '04},
  pages = {68--77},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{yield:SPIE2003,
  author = {C. Neil Berglund},
  title = {{Trends in systematic nonparticle yield loss mechanisms and the implications
	for IC design}},
  journal = {Proceedings SPIE},
  year = {2003},
  volume = {5040},
  pages = {457--465}
}

@INPROCEEDINGS{hpnonstop,
  author = {David Bernick and Bill Bruckert and Paul Del Vigna and David Garcia
	and Robert Jardine and Jim Klecka and Jim Smullen},
  title = {NonStop Advanced Architecture},
  booktitle = {International Conference on Dependable Systems and Networks},
  year = {2005},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{variations:IBM2006,
  author = {K. Bernstein and D. J. Frank and A. E. Gattiker and W. Haensch and
	B. L. Ji and S. R. Nassif and E. J. Nowak and D. J. Pearson and and
	N. J. Rohrer},
  title = {{High-performance CMOS variability in the 65-nm regime and beyond}},
  journal = {IBM Journal of Research and Development},
  year = {2006},
  volume = {50},
  number = {4/5}
}

@INPROCEEDINGS{bienia_parsec_2008,
  author = {Bienia,, Christian and Kumar,, Sanjeev and Singh,, Jaswinder Pal
	and Li,, Kai},
  title = {The {PARSEC} benchmark suite: Characterization and architectural
	implications},
  booktitle = {PACT '08},
  pages = {72--81},
  owner = {karu},
  timestamp = {2011.10.31}
}

%booktitle={Microarchitecture, 2009. MICRO-42. 42nd Annual IEEE/ACM International Symposium on}, 
@INPROCEEDINGS{5375438, 
author={Sheng Li and Ahn, Jung-Ho and Strong, R.D. and Brockman, J.B. and Tullsen, D.M. and Jouppi, N.P.}, 
title={McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures}, 
booktitle={MICRO},
year={2009}, 
}

@INPROCEEDINGS{parsec,
  author = {Christian Bienia and Sanjeev Kumar and Jaswinder Pal Singh and Kai
	Li},
  title = {The PARSEC Benchmark Suite: Characterization and Architectural Implications},
  booktitle = {PACT '08},
  owner = {karu},
  timestamp = {2011.10.31}
}

@article{gem5,
 author = {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven K. and Saidi, Ali and Basu, Arkaprava and Hestness, Joel and Hower, Derek R. and Krishna, Tushar and Sardashti, Somayeh and Sen, Rathijit and Sewell, Korey and Shoaib, Muhammad and Vaish, Nilay and Hill, Mark D. and Wood, David A.},
 title = {The gem5 simulator},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2011},
 year = {2011},
} 


@ARTICLE{m5,
  author = {Binkert, Nathan L. and Dreslinski, Ronald G. and Hsu, Lisa R. and
	Lim, Kevin T. and Saidi, Ali G. and Reinhardt, Steven K.},
  title = {The {M5} Simulator: Modeling Networked Systems},
  journal = {IEEE Micro},
  year = {2006},
  volume = {26},
  pages = {52--60},
  month = {July},
  issue = {4},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{DBLP:conf:isca:BiswasRCEMR05,
  author = {Arijit Biswas and Paul Racunas and Razvan Cheveresan and Joel S.
	Emer and Shubhendu S. Mukherjee and Ram Rangan},
  title = {Computing Architectural Vulnerability Factors for Address-Based Structures.},
  booktitle = {ISCA '05: Proceedings of the 32nd International Symposium on Computer
	Architecture},
  year = {2005},
  pages = {532-543},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://csdl.computer.org/comp/proceedings/isca/2005/2270/00/22700532abs.htm}
}

@ARTICLE{onlinetesting:biswas,
  author = {Santosh Biswas and Siddhartha Mukhopadhyay and Amit Patra},
  title = {A Formal Approach to On-Line Monitoring of Digital VLSI Circuits:
	Theory, Design and Implementation},
  journal = {J. Electron. Test.},
  year = {2005},
  volume = {21},
  pages = {503--537},
  number = {5},
  doi = {http://dx.doi.org/10.1007/s10836-005-1139-7},
  issn = {0923-8174},
  publisher = {Kluwer Academic Publishers}
}

@ARTICLE{EM1,
  author = {D.T. Blaauw and Oh Chanhee and V. Zolotov and A. Dasgupta},
  title = {{Static Electromigration Analysis for On-Chip Signal Interconnects}},
  journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits
	and Systems},
  year = {2003},
  volume = {22},
  pages = {39--48},
  month = {Jan},
  issue = {1}
}

@ARTICLE{EM0,
  author = {Black, J.R.},
  title = {{Electromigration failure modes in aluminum metallization for semiconductor
	devices}},
  journal = {Proceedings of the IEEE},
  year = {1969},
  volume = {57},
  pages = {1587--1594},
  month = {September},
  issue = {9}
}

@INPROCEEDINGS{mp1,
  author = {Tom Blank},
  title = {{The Maspar MP-1 architecture}},
  booktitle = {Proceedings of the IEEE Compcon, Spring 1990},
  pages = {20--24}
}

@ARTICLE{blathras,
  author = {Kostas Blathras and Daniel B. Szyld and Yuan Shi},
  title = {Timing Models and Local Stopping Criteria for Asynchronous Iterative
	Algorithms},
  journal = {Journal of Parallel and Distributed Computing},
  year = {1999},
  volume = {58},
  pages = {446--465},
  issue = {3}
}

@ARTICLE{dataparallelpredication2,
  author = {Donald W. Blevins and Edward W. Davis and Robert A. Heaton and John
	H. Reif},
  title = {{BLITZEN: A Highly Integrated Massively Parallel Machine}},
  journal = {Journal of Parallel and Distributed Computing},
  year = {1990},
  volume = {8},
  pages = {150--160},
  number = {2},
  address = {Orlando, FL, USA},
  issn = {0743-7315},
  publisher = {Academic Press, Inc.}
}

@INPROCEEDINGS{blome:WAR2006,
  author = {Jason A. Blome and Shuguang Feng and Shantanu Gupta and Scott Mahlke},
  title = {{Online timing analysis for wearout detection}},
  booktitle = {{Proceedings of 2nd Workshop on Architectural Reliability}},
  year = {2006},
  month = {December}
}

@ARTICLE{blow:acmqueue06,
  author = {Jonathan Blow},
  title = {{Game Development: Harder Than You Think}},
  journal = {{ACM Queue}},
  year = {2004},
  volume = {1},
  number = {10},
  month = {February}
}

@INPROCEEDINGS{blum93,
  author = {Manuel Blum},
  title = {Designing programs to check their work (abstract)},
  booktitle = {ISSTA '93: Proceedings of the 1993 ACM SIGSOFT international symposium
	on Software testing and analysis},
  year = {1993},
  pages = {1},
  address = {New York, NY, USA},
  publisher = {ACM Press},
  doi = {http://doi.acm.org/10.1145/154183.154185},
  isbn = {0-89791-608-5},
  location = {Cambridge, Massachusetts, United States}
}

@INPROCEEDINGS{loops_sink_chips,
  author = {Borch, Eric and Manne, Srilatha and Emer, Joel and Tune, Eric},
  title = {Loose Loops Sink Chips},
  booktitle = {HPCA '02},
  pages = {299--310},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{borin_software-based_2006,
  author = {Edson Borin and Cheng Wang and Youfeng Wu and Guido Araujo},
  title = {{Software-Based} Transparent and Comprehensive {Control-Flow} Error
	Detection},
  booktitle = {Proceedings of the International Symposium on Code Generation and
	Optimization},
  year = {2006},
  pages = {333--345},
  publisher = {{IEEE} Computer Society},
  abstract = {Shrinking microprocessor feature size and growing transistor density
	may increase the soft-error rates to unacceptable levels in the near
	future. While reliable systems typically employ hardware techniques
	to address soft-errors, software-based techniques can provide a less
	expensive and more flexible alternative. This paper presents a control-flow
	error classification and proposes two new software-based comprehensive
	control-flow error detection techniques. The new techniques are better
	than the previous ones in the sense that they detect errors in all
	the branch-error categories. We implemented the techniques in our
	dynamic binary translator so that the techniques can be applied to
	existing x86 binaries transparently. We compared our new techniques
	with the previous ones and we show that our methods cover more errors
	while has similar performance overhead.},
  isbn = {0-7695-2499-0},
  keywords = {control flow,fault detection,fault tolerance},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1121992.1122415}
}

@INPROCEEDINGS{Borkar,
  author = {Shekhar Borkar},
  title = {Thousand core chips: a technology perspective},
  booktitle = {DAC '07},
  pages = {746--749},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{borkar:destest2006,
  author = {Shekhar Borkar},
  title = {Tackling variability and reliability challenges},
  journal = {IEEE Design and Test},
  year = {2006},
  volume = {23},
  pages = {520},
  number = {6},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MDT.2006.156},
  issn = {0740-7475},
  publisher = {IEEE Computer Society Press}
}

@ARTICLE{borkar05:micro,
  author = {Shekhar Borkar},
  title = {{Designing reliable systems from unreliable components: the challenges
	of transistor variability and degradation}},
  journal = {IEEE Micro},
  year = {2005},
  volume = {25},
  pages = {10--16},
  month = {November},
  issue = {6}
}

@ARTICLE{borkar_designing_2005,
  author = {S. Borkar},
  title = {Designing reliable systems from unreliable components: the challenges
	of transistor variability and degradation},
  journal = {Micro, {IEEE}},
  year = {2005},
  volume = {25},
  pages = {10--16},
  number = {6},
  owner = {karu},
  timestamp = {2011.10.31}
}

@article{DBLP:journals/cacm/BorkarC11,
  author    = {Shekhar Borkar and
               Andrew A. Chien},
  title     = {The future of microprocessors},
  journal   = {Commun. ACM},
  volume    = {54},
  number    = {5},
  year      = {2011},
  pages     = {67-77},
  ee        = {http://doi.acm.org/10.1145/1941487.1941507},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@MISC{BorkarScaling,
  author = {Shekhar Borkar and Andrew A. Chien},
  title = {The Future of Microprocessors},
  year = {2010},
  note = {Under review},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{iwarp,
  author = {S. Borkar and R. Cohn and G. Cox and S. Gleason and T. Gross and
	H. T. Kung and M. Lam and B. Moore and C. Peterson and J. Pieper
	and L. Rankin and P. S. Tseng and J. Sutton and J. Urbanski and J.
	Webb},
  title = {{iWarp: An Integrated Solution to High-Speed Parallel Computing}},
  booktitle = {Proceedings of Supercomputing 1988},
  year = {1988},
  pages = {330-339},
  month = {November}
}

@INPROCEEDINGS{DBLP:conf/date/BorkarJS07,
  author = {Shekhar Borkar and Norman P. Jouppi and Per Stenstr{\"o}m},
  title = {Microprocessors in the era of terascale integration.},
  booktitle = {Conference on Design, Automation and Test in Europe},
  year = {2007},
  pages = {237-242},
  ee = {http://doi.acm.org/10.1145/1266366.1266417}
}

@INPROCEEDINGS{DBLP:conf/dac/BorkarKNTKD03,
  author = {Shekhar Borkar and Tanay Karnik and Siva Narendra and James Tschanz
	and Ali Keshavarzi and Vivek De},
  title = {Parameter variations and impact on circuits and microarchitecture.},
  booktitle = {DAC '03: Proceedings of the Annual Conference on Design Automation},
  year = {2003},
  pages = {338-342},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.acm.org/10.1145/775832.775920}
}

@ARTICLE{ieeemicro05:Borkar05,
  author = {Shekhar Y. Borkar},
  title = {{Designing Reliable Systems from Unreliable Components: The Challenges
	of Transistor Variability and Degradation}},
  journal = {IEEE Micro},
  year = {2005},
  volume = {25},
  pages = {10-16},
  number = {6},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/MM.2005.110}
}

@ARTICLE{bove95cheops,
  author = {V. Bove and J. Watlington},
  title = {Cheops: A Reconfigurable Data-Flow System for Video Processing},
  journal = {{IEEE} Transactions on Circuits and Systems for Video Technology},
  year = {1995},
  volume = {5},
  pages = {140-149},
  number = {2},
  url = {citeseer.nj.nec.com/bove95cheops.html}
}

@INPROCEEDINGS{hardfaults2005:sorin,
  author = {Fred A. Bower and Daniel J. Sorin and Sule Ozev},
  title = {A Mechanism for Online Diagnosis of Hard Faults in Microprocessors},
  booktitle = {MICRO '05: Proceedings of the 38th Annual International Symposium
	on Microarchitecture},
  year = {2005},
  pages = {197--208},
  doi = {http://dx.doi.org/10.1109/MICRO.2005.8},
  isbn = {0-7695-2440-0},
  location = {Barcelona, Spain}
}

@INPROCEEDINGS{DBLP:conf/islped/BowmanASW07,
  author = {Keith A. Bowman and Alaa R. Alameldeen and Srikanth T. Srinivasan
	and Chris Wilkerson},
  title = {Impact of die-to-die and within-die parameter variations on the throughput
	distribution of multi-core processors},
  booktitle = {ISLPED},
  year = {2007},
  pages = {50-55},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{breuer1999,
  author = {Melvin A. Breuer and Sandeep K. Gupta},
  title = {{Intelligible Testing}},
  booktitle = {Proceedings of 2nd IEEE International Workshop on Microprocessor
	Test and Verification},
  year = {1999}
}

@ARTICLE{breuer2004,
  author = {Melvin A. Breuer and Sandeep K. Gupta and T.M. Mak},
  title = {{Defect and Error Tolerance in the Presence of Massive Numbers of
	Defects}},
  journal = {IEEE Design and Test},
  year = {2004},
  volume = {21},
  pages = {216--227},
  number = {3},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MDT.2004.8},
  issn = {0740-7475},
  publisher = {IEEE Computer Society Press}
}

@INPROCEEDINGS{1639575,
  author = {Bronevetsky, G. and Fernandes, R. and Marques, D. and Pingali, K.
	and Stodghill, P.},
  title = {Recent advances in checkpoint/recovery systems},
  booktitle = {IPDPS 2006},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{LinAl:SELSE2007,
  author = {Grigory Bronevetsky and Bronis R. de Supinski},
  title = {{Soft Error Vulnerability of Iterative Linear Algebra Methods}},
  booktitle = {{Silicon Errors in Logic - System Effects Workshop}},
  year = {2007},
  month = {April}
}

@INPROCEEDINGS{buck:graphicshardwarepanel2003,
  author = {Ian Buck},
  title = {Data Parallel Computation on Graphics Hardware},
  booktitle = {Graphics Hardware 2003: Panel Presentation},
  year = {2003},
  key = {buck:graphicshardwarepanel2003}
}

@ARTICLE{brookgpu2004,
  author = {Ian Buck and Tim Foley and Daniel Horn and Jeremy Sugerman and Kayvon
	Fatahalian and Mike Houston and Pat Hanrahan},
  title = {{Brook for GPUs: Stream computing on graphics hardware}},
  journal = {ACM Transactions on Graphics},
  year = {2004},
  volume = {23},
  pages = {777--786},
  number = {3},
  address = {New York, NY, USA},
  issn = {0730-0301},
  publisher = {ACM Press}
}

@INPROCEEDINGS{Budiu04:ASH,
  author = {Mihai Budiu and Girish Venkataramani and Tiberiu Chelcea and Seth
	Copen Goldstein},
  title = {{Spatial Computation}},
  booktitle = {ASPLOS XI}
}


@TECHREPORT{Burger97:SS2,
  author = {Doug Burger and Todd M. Austin},
  title = {{The SimpleScalar Tool Set Version 2.0}},
  institution = {Computer Sciences Department, University of Wisconsin-Madison},
  year = {1997},
  number = {1342},
  month = Jun,
  school = {University of Wisconsin}
}

@ARTICLE{BURGER:IEEECOMP04,
  author = {Doug Burger and Stephen. W. Keckler and Kathryn S. McKinley and Michael
	Dahlin and Lizy K. John and Calvin Lin and Chuck R. Moore and Jim
	Burrill and Robert G. McDonald and William Yoder and the TRIPS Team},
  title = {Scaling to the End of Silicon with {EDGE} Architectures},
  journal = {IEEE Computer},
  year = {2004},
}

@ARTICLE{BURTSCHER:IEEE02,
  author = {Martin Burtscher and Benjamin G. Zorn},
  title = {Hybrid Load Value Predictors},
  journal = {IEEE Transactions on Computers},
  year = {2002},
  volume = {51},
  pages = {759--774},
  number = {7},
  month = {July}
}

@INPROCEEDINGS{BURTSCHER:PACT99,
  author = {Martin Burtscher and B. G. Zorn},
  title = {Exploring Last n Value Prediction},
  booktitle = {Proceedings of the 7th International Conference on Parallel Architectures
	and Compilation Techniques (PACT)},
  year = {1999},
  pages = {66--76},
  month = {Oct}
}

@INPROCEEDINGS{bose:isca2003,
  author = {A. Buyuktosunoglu and T. Karkhanis and D.H. Albonesi and P. Bose},
  title = {{Energy Efficient Co-Adaptive Instruction Fetch and Issue}},
  booktitle = {Proc. of the 30th Int'l Symp. on Computer Architecture},
  year = {2003}
}

@MISC{em:cad0,
  author = {Cadence},
  title = {{Learning to Live with Electromigration. [Online].\\vailable http://www.cadence.com/whitepapers/4252\_EM\_WP\_fnl.pdf}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{em:cad0,
  author = {Cadence},
  title = {{Learning to Live with Electromigration. [Online].\\vailable http://www.cadence.com/whitepapers/4252\_EM\_WP\_fnl.pdf}}
}

@ARTICLE{CALDER:JILP99,
  author = {B. Calder and P. Feller and A. Eustace},
  title = {Value profiling and optimization},
  journal = {Journal of Instruction Level Parallelism},
  year = {1999},
  volume = {1},
  pages = {1--6},
  annote = {This paper discusses value-based compiler optimizations, i.e. optimizations
	based on a predictable value or range of values for a variable or
	instruction at run-time. This value behavior is found by profiling
	load and memory instructions. The value predictability and invariability
	of instructions and variables is compared for different input sets,
	and value profiles is shown to reduce execution time by upto 21\%.}
}

@ARTICLE{CALDER:JILP00,
  author = {B. Calder and G. Reinman},
  title = {A Comparative Survey of Load Speculation Architectures},
  journal = {Journal of Instruction-Level Parallelism},
  year = {2000},
  volume = {2},
  month = {May},
  annote = {Four different load speculation techniques are examined in detail
	namely dependence prediction, address prediction, value prediction,
	and memory renaming in conjunction with two misprediction recovery
	mechanisms, reexecution and squashing. Performance of a load speculation
	chosser is evaluated which combines these techniques to provide performance
	improvement over any one of them. The authors found that value prediction
	with reexecution provides the greatest speedup, 21\%. Adding store
	set prediction and address prediction along with check-load prediction
	increased the speedup to 28\%. The results showed that designing
	intelligent predictors can improve performance significantly, and
	speculatively updating the predictors has a definite performance
	advantage.}
}

@INPROCEEDINGS{CALDER:ISCA99,
  author = {Brad Calder and Glenn Reinman and Dean M. Tullsen},
  title = {Selective Value Prediction},
  booktitle = {Proceedings of the 26th International Symposium on Computer Architecture,
	ISCA-99},
  year = {1999},
  pages = {64-74},
  annote = { Paper examines techniques for selective value prediction using predictors
	with capacity constraints and reasonable misprediction penalty. Instruction
	filtering is done for both producers and consumers of predicted values.
	A hybrid value predictor (hybrid of stride and context) with confidence
	counters is evaluated. Even with high misprediction penalty, the
	authors show speedups of upto 10\% with confidence counters. With
	fixed capacity tables, filtering instructions using longest path
	criteria increases performance. Identifying which instructions should
	consume predicted values is as important as identifying which instructions
	which produce the values. }
}

@INPROCEEDINGS{variations:cad0,
  author = {Yu Cao and Lawrence T. Clark},
  title = {{Mapping statistical process variations toward circuit performance
	variability: An analytical modeling approach}},
  booktitle = {DAC '05: Proceedings of the 42nd Annual Conference on Design Automation},
  year = {2005},
  pages = {658--663},
  doi = {http://doi.acm.org/10.1145/1065579.1065752},
  isbn = {1-59593-058-2},
  location = {San Diego, California, USA}
}

@INPROCEEDINGS{date05:obd,
  author = {Jonathan R. Carter and Sule Ozev and Daniel J. Sorin},
  title = {{Circuit-Level Modeling for Concurrent Testing of Operational Defects
	due to Gate Oxide Breakdown}},
  booktitle = {DATE '05: Proceedings of the conference on Design, Automation and
	Test in Europe},
  year = {2005},
  pages = {300--305},
  doi = {http://dx.doi.org/10.1109/DATE.2005.94},
  isbn = {0-7695-2288-2}
}

@PHDTHESIS{ChakrabortyThesis,
  author = {Koushik Chakraborty},
  title = {Over-provisioned Multicore Systems},
  school = {University of Wisconsin-Madison},
  year = {2008},
  owner = {karu},
  timestamp = {2011.10.31}
}

@TECHREPORT{overprovisioned,
  author = {Koushik Chakraborty and Philip M. Wells and Gurindar S. Sohi},
  title = {A Case for an Over-provisioned Multicore System: Energy Efficient
	Processing of Multithreaded Programs},
  year = {2007},
  type = {University of Wisconsin Computer Sciences Technical Report},
  number = {CS-TR-2007-1607},
  month = {August},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{palem:date2006,
  author = {Lakshmi N. Chakrapani and Bilge E. S. Akgul and Suresh Cheemalavagu
	and Pinar Korkmaz and Krishna V. Palem and Balasubramanian Seshasayee},
  title = {{Ultra-efficient (embedded) {SOC} architectures based on probabilistic
	CMOS (PCMOS) technology}},
  booktitle = {DATE '06: Proceedings of the Conference on Design, Automation and
	Test in Europe},
  year = {2006},
  pages = {1110--1115},
  isbn = {3-9810801-0-6},
  location = {Munich, Germany}
}

@ARTICLE{chandy_1972,
  author = {Chandy, K. M. and Ramamoorthy, C. V.},
  title = {Rollback and Recovery Strategies for Computer Programs},
  journal = {IEEE Trans. Comput.},
  year = {1972},
  volume = {21},
  pages = {546--556},
  number = {6},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{CHANG:VPW03,
  author = {Jichuan Chang and Jaehyuk Huh and Rajagopalan Desikan and Doug Burger
	and Guri Sohi},
  title = {Coherence Decoupling: Using Sharing Speculation and Value Prediction
	to Improve Multiprocessor Performance},
  booktitle = {Proceedings of the First Value Prediction Workshop VPW03},
  year = {2003},
  month = {June}
}

@INPROCEEDINGS{chang_automatic_2006,
  author = {Jonathan Chang and George A. Reis and David I. August},
  title = {Automatic Instruction-Level Software-Only Recovery},
  booktitle = {DSN '06},
  pages = {83--92},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{choi:dft2006,
  author = {Sanghoan Chang and Gwan Choi},
  title = {{Timing Failure Analysis of Commercial CPUs Under Operating Stress}},
  booktitle = {DFT '06: Proceedings of the 21st IEEE International Symposium on
	on Defect and Fault-Tolerance in VLSI Systems},
  year = {2006},
  pages = {245--253},
  publisher = {IEEE Computer Society},
  doi = {http://dx.doi.org/10.1109/DFT.2006.66},
  isbn = {0-7695-2706-X}
}

@INPROCEEDINGS{NBTI2,
  author = {P. Chaparala and J. Shibley and P. Lim},
  title = {{Threshold voltage drifts in PMOSFETS due to NBTI and HCI}},
  booktitle = {{Integrated Reliability Workshop}},
  year = {2000},
  pages = {95--97}
}

@INPROCEEDINGS{CHATTERJEE:MICRO00,
  author = { Saugata Chatterjee and Chris Weaver and Todd Austin},
  title = {Efficient checker processor design },
  booktitle = {Proceedings of the 33rd Annual ACM/IEEE International Symposium on
	Microarchitecture},
  year = {2000},
  pages = {87--97},
  month = {December}
}

@ARTICLE{highk:2004,
  author = {Robert Chau and Suman Datta and Mark Doczy and Brian Doyle and Jack
	Kavalieros and Matthew Metz},
  title = {{High-k/Metal-Gate Stack and its MOSFET Characteristics}},
  journal = {IEEE Electron Device Letters},
  year = {2004},
  volume = {25},
  pages = {408-410},
  number = {6}
}

@ARTICLE{ref:chaoticiterations,
  author = {D Chazan and W Miranker},
  title = {Chaotic relaxation},
  journal = {Linear Algebra Applications},
  year = {1969},
  volume = {2},
  pages = {199--222},
  url = {http://citeseer.nj.nec.com/context/156863/0}
}

@ARTICLE{che-rodinia,
  author = {Che, S. and Boyer, M. anoyer, M. and Meng, J. and Tarjan, D. and
	Sheaffer, J.W. and Lee, S.H. and Skadron, K.},
  title = {Rodinia: A Benchmark Suite for Heterogeneous Computing},
  booktitle = {IISWC '09}
}

@BOOK{mrf:1993,
  title = {{Markov Random Fields: Theory and Applications}},
  publisher = {New York: Academic Press},
  year = {1993},
  author = {R Chellappa}
}

@INPROCEEDINGS{10.1109/ISCA.2008.18,
  author = {Haibo Chen and Xi Wu and Liwei Yuan and Binyu Zang and Pen-chung
	Yew and Frederic T. Chong},
  title = {From Speculation to Security: Practical and Efficient Information
	Flow Tracking Using Speculative Hardware},
  booktitle = {ISCA '08},
  pages = {401-412},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{chen_hardware-modulated_2005,
  author = {Julia Chen and Philo Juang and Kevin Ko and Gilberto Contreras and
	David Penry and Ram Rangan and Adam Stoler and {Li-Shiuan} Peh and
	Margaret Martonosi},
  title = {Hardware-modulated parallelism in chip multiprocessors},
  journal = {{SIGARCH} Comput. Archit. News},
  year = {2005},
  volume = {33},
  pages = {54--63},
  number = {4},
  abstract = {Chip multi-processors {(CMPs)} already have widespread commercial
	availability, and technology roadmaps project enough on-chip transistors
	to replicate tens or hundreds of current processor cores. How will
	we express parallelism, partition applications, and schedule/place/migrate
	threads on these highly-parallel {CMPs?This} paper presents and evaluates
	a new approach to highly-parallel {CMPs,} advocating a new hardware-software
	contract. The software layer is encouraged to expose large amounts
	of multi-granular, heterogeneous parallelism. The hardware, meanwhile,
	is designed to offer low-overhead, low-area support for orchestrating
	and modulating this parallelism on {CMPs} at runtime. Specifically,
	our proposed {CMP} architecture consists of architectural and {ISA}
	support targeting thread creation, scheduling and context-switching,
	designed to facilitate effective hardware run-time mapping of threads
	to cores at low {overheads.Dynamic} modulation of parallelism provides
	the ability to respond to run-time variability that arises from dataset
	changes, memory system effects and power spikes and lulls, to name
	a few. It also naturally provides a long-term {CMP} platform with
	performance portability and tolerance to frequency and reliability
	variations across multiple {CMP} generations. Our simulations of
	a range of applications possessing do-all, streaming and recursive
	parallellism show speedups of {4-11.5X} and energy-delay-product
	savings of {3.8X,} on average, on a 16-core vs. a 1-core system.
	This is achieved with modest amounts of hardware support that allows
	for low overheads in thread creation, scheduling and context-switching.
	In particular, our simulations motivated the need for hardware support,
	showing that the large thread management overheads of current run-time
	software systems can lead to up to {6.5X} slowdown. The difficulties
	faced in static scheduling were shown in our simulations with a static
	scheduling algorithm, fed with oracle profiled inputs suffering up
	to 107\% slowdown compared to {NDP's} hardware scheduler, due to
	its inability to handle memory system variabilities. More broadly,
	we feel that the ideas presented here show promise for scaling to
	the systems expected in ten years, where the advantages of high transistor
	counts may be dampened by difficulties in circuit variations and
	reliability. These issues will make dynamic scheduling and adaptation
	mandatory; our proposals represent a first step towards that direction.},
  doi = {10.1145/1105734.1105742},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1105734.1105742&coll=GUIDE&dl=GUIDE&CFID=68280001&CFTOKEN=82186044}
}

@INPROCEEDINGS{shangrila,
  author = {Michael K. Chen and Xiao Feng Li and Ruiqi Lian and Jason H. Lin
	and Lixia Liu and Tao Liu and Roy Ju},
  title = {{Shangri-La: Achieving High Performance from Compiled Network Applications
	while Enabling Ease of Programming}},
  booktitle = {Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language
	Design and Implementation},
  year = {2005},
  pages = {224--236},
  publisher = {ACM Press},
  doi = {http://doi.acm.org/10.1145/1065010.1065038},
  isbn = {1-59593-056-6},
  location = {Chicago, IL, USA}
}

@ARTICLE{multi_retry_assisted,
  author = {Chen, Shyh-Kwei and Alewine, Neal J. and Kent Fuchs, W. and Hwu,
	Wen-mei W.},
  title = {Compiler-Assisted Multiple Instruction Rollback Recovery Using a
	Read Buffer},
  journal = {IEEE Transactions on Computers},
  year = {1995},
  volume = {44},
  pages = {1096--1107},
  issue = {9},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{multi_retry2,
  author = {Shyh-Kwei Chen and Fuchs, W.K.},
  title = {Compiler-assisted multiple instruction word retry for {VLIW} architectures},
  journal = {IEEE Transactions on Parallel and Distributed Systems},
  year = {2001},
  volume = {12},
  pages = {1293 -1304},
  number = {12},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{cmosfuture:isscc2006,
  author = {Tze-Chiang Chen},
  title = {{Where CMOS is going: trendy hype vs. real technology}},
  booktitle = {{Solid-State Circuits, 2006 IEEE International Conference Digest
	of Technical Papers}},
  year = {2006},
  pages = {1--18},
  month = {February}
}

@INPROCEEDINGS{chen_prefetching_2008,
  author = {Tong Chen and Tao Zhang and Zehra Sura and Mar Gonzales Tallada},
  title = {Prefetching irregular references for software cache on cell},
  booktitle = {Proceedings of the sixth annual {IEEE/ACM} international symposium
	on Code generation and optimization},
  year = {2008},
  pages = {155--164},
  address = {Boston, {MA,} {USA}},
  publisher = {{ACM}},
  isbn = {978-1-59593-978-4},
  keywords = {cell,dma,prefetch,software cache,software caching},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1356058.1356079&coll=ACM&dl=ACM&type=series&idx=SERIES10852&part=series&WantType=Proceedings&title=CGO}
}

@INPROCEEDINGS{CHENG:MICRO98,
  author = {Ben-Chung Cheng and Daniel A. Connors and Wen-mei W. Hwu},
  title = {Compiler-Directed Early Load-Address Generation},
  booktitle = {Proceedings of the 31st Annual ACM/IEEE International Symposium on
	Microarchitecture},
  year = {1998},
  pages = {138--147},
  month = {December}
}

@INPROCEEDINGS{srambist,
  author = {Chuang Cheng and Chih Tsun Huang and Jing Reng Huang and Cheng Wen
	Wu and Chen Jong Wey and Ming Chang Tsai},
  title = {{BRAINS: a BIST compiler for embedded memories}},
  booktitle = {{Proceedings of IEEE International Symposium on Defect and Fault
	Tolerance in VLSI Systems}},
  year = {2000},
  pages = { 299--307}
}

@ARTICLE{chinn_treisman_2007,
  author = {Donald Chinn and Kristofer Martin and Catherine Spencer},
  title = {Treisman workshops and student performance in {CS}},
  journal = {{SIGCSE} Bull.},
  year = {2007},
  volume = {39},
  pages = {203--207},
  number = {1},
  abstract = {Active learning techniques, including collaborative programming and
	problem solving environments, have been widely adopted by many computer
	science educators. A related approach is the Treisman model, which
	was originally designed for the first-year calculus course and involves
	intensive workshops where students collaborate in small groups to
	solve problems. We have adapted the model for both the data structures
	and algorithms courses at our institution. Regression analysis indicates
	that students who participate in the workshops for the algorithms
	course perform better (0.561 grade points on a 4-point scale) than
	those who do not, even after accounting for prior academic performance.
	However, the workshops appear to have less of an effect on student
	grades in the data structures course. This study provides evidence
	that the workshop model can be an effective learning environment
	for students in courses primarily involving analysis, but that for
	courses that involve large amounts of programming, further adaptations
	to the model might be needed.},
  doi = {10.1145/1227504.1227383},
  keywords = {collaborative learning environments,problem-based learning,treisman
	workshops},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1227504.1227383&coll=GUIDE&dl=GUIDE&idx=J688&part=newsletter&WantType=Newsletters&title=ACM%20SIGCSE%20Bulletin&CFID=7910075&CFTOKEN=65404214}
}

@ARTICLE{Cho,
  author = {Sangyeun Cho and Rami Melhem},
  title = {Corollaries to Amdahl's Law for Energy},
  journal = {Computer Architecture Letters},
  year = {2008},
  volume = {7},
  pages = {25--28},
  number = {1},
  month = {January},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{probinference,
  title = {{Pattern Recognition and Machine Learning (Information Science and
	Statistics)}},
  publisher = {Springer},
  author = {{Christopher M. Bishop}},
  isbn = {0387310738}
}

@INPROCEEDINGS{694770,
  author = {Chrysos, G.Z. and Emer, J.S.},
  title = {Memory dependence prediction using store sets},
  booktitle = {ISCA '98},
  pages = {142 -153},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{CHRYSOS:ISCA98,
  author = {George Z. Chrysos and Joel S. Emer},
  title = {Memory Dependence Prediction Using Store Sets},
  booktitle = {Proc. of the 25th Annual Int'l Symp. on Computer Architecture ({ISCA}'98)},
  year = {1998},
  pages = {142--153},
  month = {June}
}

@INPROCEEDINGS{CHUANG:ICS03,
  author = {Weihaw Chuang and Brad Calder},
  title = {{Predicate prediction for efficient out-of-order execution}},
  booktitle = {Proceedings of the 17th Annual International Conference on Supercomputing},
  year = {2003},
  pages = {183--192},
  month = {November}
}

@INPROCEEDINGS{chun_shapeshifter:_2008,
  author = {E. Chun and Z. Chishti and {T.N.} Vijaykumar},
  title = {Shapeshifter: Dynamically changing pipeline width and speed to address
	process variations},
  booktitle = {Microarchitecture, 2008. {MICRO-41.} 2008 41st {IEEE/ACM} International
	Symposium on},
  year = {2008},
  pages = {411--422},
  abstract = {Process variations are a manufacturing phenomenon that result in some
	parameters of the transistors in a real chip to be different from
	those specified in the design. One impact of these variations is
	that the affected circuits may perform faster or slower than the
	design target. Unfortunately, only a small fraction of chips speed
	up whereas the vast majority incur slow downs. While die-to-die variations
	have been addressed by clock binning, within-die variations are increasing
	in importance with scaling. Clock binning in the presence of within-die
	variations results in slow clock speeds for dies with many components
	that can operate at higher clock speeds. A recent paper addressing
	within-die variations proposes variable-latency functional units
	and register file so that the fast instances of these components
	take fewer clock cycles to operate than the slower instances. However,
	in pipeline stages where the instances are interdependent, the fast
	instances would be held up by the slow instances. Also, variable
	latency may complicate timing-critical instruction scheduling. Instead
	of varying the number of clock cycles, we advocate varying the clock
	speed. Our scheme, called Shapeshifter, maintains high clock speeds
	during {low-ILP} program phases by using a narrower pipeline of only
	the faster instances, and reduces the clock speed only in the {high-ILP}
	phases which use all the instances. Shapeshifter simply turns off
	the slow instances, removing them from any interdependence among
	all the instances. Also, Shapeshifter requires minimal additions
	to the pipeline because almost all pipelines already support varying
	the clock speed for power management purposes. Using simulations,
	we show that Shapeshifter performs better than clock binning and
	the variable-latency approach.},
  doi = {{10.1109/MICRO.2008.4771809}},
  isbn = {1072-4451},
  keywords = {chips,clock binning,clock cycles,die-to-die variations,fault tolerance,hardware,microprocessor
	chips,pipeline processing,pipeline width,process variations,register
	{file,Shapeshifter,timing-critical} instruction scheduling,variable
	latency functional units,within-die variations},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{VEAL,
  author = {Clark, N. and Hormati, A. and Mahlke, S.},
  title = {VEAL: Virtualized Execution Accelerator for Loops},
  booktitle = {ISCA '08},
}

% booktitle = {Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture},
@inproceedings{cca,
 author = {Clark, Nathan and Kudlur, Manjunath and Park, Hyunchul and Mahlke, Scott and Flautner, Krisztian},
 title = {Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization},
 booktitle = {MICRO},
 year = {2004},
} 

@ARTICLE{cohoon_introductory_2007,
  author = {James P. Cohoon},
  title = {An introductory course format for promoting diversity and retention},
  journal = {{SIGCSE} Bull.},
  year = {2007},
  volume = {39},
  pages = {395--399},
  number = {1},
  abstract = {We report on a pilot section of an introductory computing course offered
	at a top tier university through its engineering school. Although
	targeted for students with no prior programming experience, its goals
	were same as the goals of the other sections. The course enrolled
	43 students. They were 49\% female, 23\% black, and 12\% Hispanic.
	The demographics are different from the typical 1st year class at
	the school, which is 26\% female, 6\% black, and 3\% Hispanic. Two
	important pedagogies differentiated the pilot section from other
	sections: computer availability at all class meetings and the methodology
	for selecting motivating examples. A priori only one student in the
	section intended a computing major, but upon completion the students
	chose a computing major at a higher rate than the rates for other
	sections: 19\% versus 13\%. More striking is that 33\% of the pilot
	section women and 27\% of its minority students chose a computing
	major. All students completed the course and no student left the
	school. These outcomes compare favorably to a school course withdrawal
	rate of 12\% and a school attrition rate of 10\%, a female attrition
	rate of 12\%, and a minority rate attrition of 25\%.},
  doi = {10.1145/1227504.1227450},
  keywords = {diversity,introductory computer science,programming},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1227504.1227450&coll=GUIDE&dl=GUIDE&idx=J688&part=newsletter&WantType=Newsletters&title=ACM%20SIGCSE%20Bulletin&CFID=7910075&CFTOKEN=65404214}
}

@ARTICLE{overclocking,
  author = {Bob Colwell},
  title = {The Zen of Overclocking},
  journal = {Computer},
  year = {2004},
  volume = {37},
  pages = {9--12},
  number = {3},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MC.2004.1273994},
  issn = {0018-9162},
  publisher = {IEEE Computer Society Press}
}

@BOOK{cor98,
  title = {Alpha architecture handbook},
  year = {1998},
  author = {Compaq},
  month = {October},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{bulletproof:hpca2006,
  author = {Kypros Constantinides and Jason Blome and Stephan Plaza and Bin Zhang
	and Valeria Bertacco and Scott Mahlke and Todd Austin and Michael
	Orshansky},
  title = {{BulletProof: A Defect Tolerant CMP Switch Architecture}},
  booktitle = {{HPCA '06: Proceedings of the 12th International Symposium on High-Performance
	Computer Architecture}},
  year = {2006},
  month = {February}
}

@INPROCEEDINGS{ace:micro2007,
  author = {Kypros Constantinides and Onur Mutlu and Todd M. Austin and Valeria
	Bertacco},
  title = {Software-Based Online Detection of Hardware Defects Mechanisms, Architectural
	Support, and Evaluation},
  booktitle = {MICRO '07},
  pages = {97-108},
  owner = {karu},
  timestamp = {2011.10.31}
}

@article{asplos06:coons,
 author = {Coons, Katherine E. and Chen, Xia and Burger, Doug and McKinley, Kathryn S. and Kushwaha, Sundeep K.},
 title = {A spatial path scheduling algorithm for EDGE architectures},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {December 2006},
 volume = {34},
 number = {5},
 month = oct,
 year = {2006},
 issn = {0163-5964},
 pages = {129--140},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1168919.1168875},
 doi = {10.1145/1168919.1168875},
 acmid = {1168875},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {EDGE architecture, instruction scheduling, path scheduling, simulated annealing},
} 



@ARTICLE{colossus,
  author = {Copeland, B.J.},
  title = {{Colossus: its origins and originators}},
  journal = {{IEEE Annals of Computing}},
  volume = {26},
  pages = {38-45},
  issue = {4}
}

@BOOK{clrs,
  title = {Introduction to Algorithms},
  publisher = {The MIT Press},
  year = {2001},
  author = {Cormen, Thomas H. and Leiserson, Charles E. and Rivest, Ronald L.
	and Stein, Clifford},
  edition = {2nd},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{gpu,
  author = {NVIDIA Corp},
  title = {{NVIDIA GPU programming guide, v2.2.1, November, 2004}}
}

@MISC{gpu,
  author = {NVIDIA Corp},
  title = {{NVIDIA GPU programming guide, v2.2.1, November, 2004}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Cristal:2004,
  author = {Cristal, Adrian and Ortega, Daniel and Llosa, Josep and Valero, Mateo},
  title = {Out-of-Order Commit Processors},
  booktitle = {HPCA '04},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{Valero:KiloInst06,
  author = {Adrian Cristal and Oliverio J. Santana and Mateo Valero and Jose
	F. Martinez},
  title = {Toward Kilo-instruction processors},
  journal = {ACM Transactions on Architecture and Code Optimization},
  year = {2004},
  volume = {1},
  pages = {389-417},
  number = {4},
  month = {December}
}

@TECHREPORT{virtualROB,
  author = {Cristal, A. and Valero, M. and Llosa, J.-L. and Gonzalez, A.},
  title = {Large virtual {ROB}s by processor checkpointing},
  year = {2002},
  type = {Univ. Pol. de Catalunya Technical Report},
  number = {UPC-DAC-2002-39},
  month = {July},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{criswell_secure_2007,
  author = {John Criswell and Andrew Lenharth and Dinakar Dhurjati and Vikram
	Adve},
  title = {Secure virtual architecture: a safe execution environment for commodity
	operating systems},
  booktitle = {Proceedings of twenty-first {ACM} {SIGOPS} symposium on Operating
	systems principles},
  year = {2007},
  pages = {351--366},
  address = {Stevenson, Washington, {USA}},
  publisher = {{ACM}},
  abstract = {This paper describes an efficient and robust approach to provide a
	safe execution environment for an entire operating system, such as
	Linux, and all its applications. The approach, which we call Secure
	Virtual Architecture {(SVA),} defines a virtual, low-level, typed
	instruction set suitable for executing all code on a system, including
	kernel and application code. {SVA} code is translated for execution
	by a virtual machine transparently, offline or online. {SVA} aims
	to enforce fine-grained (object level) memory safety, control-flow
	integrity, type safety for a subset of objects, and sound analysis.
	A virtual machine implementing {SVA} achieves these goals by using
	a novel approach that exploits properties of existing memory pools
	in the kernel and by preserving the kernel's explicit control over
	memory, including custom allocators and explicit deallocation. Furthermore,
	the safety properties can be encoded compactly as extensions to the
	{SVA} type system, allowing the (complex) safety checking compiler
	to be outside the trusted computing base. {SVA} also defines a set
	of {OS} interface operations that abstract all privileged hardware
	instructions, allowing the virtual machine to monitor all privileged
	operations and control the physical resources on a given hardware
	platform. We have ported the Linux kernel to {SVA,} treating it as
	a new architecture, and made only minimal code changes (less than
	300 lines of code) to the machine-independent parts of the kernel
	and device drivers. {SVA} is able to prevent 4 out of 5 memory safety
	exploits previously reported for the Linux 2.4.22 kernel for which
	exploit code is available, and would prevent the fifth one simply
	by compiling an additional kernel library.},
  doi = {10.1145/1294261.1294295},
  isbn = {978-1-59593-591-5},
  keywords = {compilers,operating systems,security,virtual machine},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1294295&jmp=cit&coll=ACM&dl=ACM}
}

@INPROCEEDINGS{ref:culler,
  author = {David E. Culler and Anurag Sah and Klaus Erik Schauser and Thorsten
	von Eicken and John Wawrzynek},
  title = {Fine-grain Parallelism with Minimal Hardware Support: A Compiler-controlled
	Threaded Abstract Machine},
  booktitle = {Proceedings of the 4th International Conference on Architectural
	Support for Programming Languages and Operating Systems},
  year = {1991},
  pages = {164--175},
  month = {April}
}

@BOOK{variations:devices0,
  title = {Models of Process Variations in Device and Interconnect, in Design
	of High-Performance Microprocessor Circuits , A. Chandrakasan (ed.)},
  publisher = {{IEEE Press}},
  year = {2000},
  author = {{D. Boning and S. Nassif}},
  url = {citeseer.ist.psu.edu/article/boning00models.html}
}

@ARTICLE{jmachine,
  author = {Dally, William J. and Fiske, J.A. Stuart and Keen, John S. and Lethin,
	Richard A. and Noakes, Michael D. and Nuth, Peter R. and Davison,
	Roy E. and Fyler, Gregory A.},
  title = {{The Message-Driven Processor: A Multicomputer Processing Node with
	Efficient Mechanisms}},
  journal = {IEEE Micro},
  year = {1992},
  volume = {12},
  pages = {23--39},
  number = {2},
  month = {March}
}

@INPROCEEDINGS{merrimac2003,
  author = {William J. Dally and Patrick Hanrahan and Mattan Erez and Timothy
	J. Knight and Fran�ois Labont� and Jung Ho Ahn and Nuwan Jayasena
	and Ujval J. Kapasi and Abhishek Das and Jayanth Gummaraju and Ian
	Buck},
  title = {{Merrimac: Supercomputing with Streams}},
  booktitle = {{The Proceeding of the 2003 International Conference for High Performance
	Computing, Networking, Storage, and Analysis}},
  year = {2003},
  month = {November}
}

@INPROCEEDINGS{DBLP:conf/aspdac/DattaBCMR06,
  author = {Animesh Datta and Swarup Bhunia and Jung Hwan Choi and Saibal Mukhopadhyay
	and Kaushik Roy},
  title = {Speed binning aware design methodology to improve profit under parameter
	variations.},
  booktitle = {{Proceedings of the 2006 Conference on Asia South Pacific Design
	Automation: ASP-DAC}},
  year = {2006},
  pages = {712-717},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.acm.org/10.1145/1118299.1118466}
}

@ARTICLE{variations:cadics2007,
  author = {A. Datta and S. Bhunia and S. Mukhopadhyay and K. Roy},
  title = {{Delay Modeling and Statistical Design of Pipelined Circuit Under
	Process Variation}},
  journal = {IEEE Transactions on Computer-Aided Design of Integrated Circuits
	and Systems},
  year = {2006}
}

@INPROCEEDINGS{NTF2005,
  author = {Scott Davidson},
  title = {Towards an Understanding of No Trouble Found Devices},
  booktitle = {VTS '05: Proceedings of the 23rd IEEE VLSI Test Symposium (VTS'05)},
  year = {2005},
  pages = {147--152},
  publisher = {IEEE Computer Society},
  doi = {http://dx.doi.org/10.1109/VTS.2005.86},
  isbn = {0-7695-2314-5}
}

@inproceedings{sigcomm09:plug,
 author = {De Carli, Lorenzo and Pan, Yi and Kumar, Amit and Estan, Cristian and Sankaralingam, Karthikeyan},
 title = {PLUG: flexible lookup modules for rapid deployment of new protocols in high-speed routers},
 booktitle = {Proceedings of the ACM SIGCOMM 2009 conference on Data communication},
 series = {SIGCOMM '09},
 year = {2009},
 isbn = {978-1-60558-594-9},
 location = {Barcelona, Spain},
 pages = {207--218},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1592568.1592593},
 doi = {10.1145/1592568.1592593},
 acmid = {1592593},
} 

@INPROCEEDINGS{burnin1,
  author = {Vivek De},
  title = {Leakage-tolerant design techniques for high performance processors},
  booktitle = {ISPD '02: Proceedings of the 2002 international symposium on Physical
	design},
  year = {2002},
  pages = {28--28},
  address = {New York, NY, USA},
  publisher = {ACM Press},
  doi = {http://doi.acm.org/10.1145/505388.505396},
  isbn = {1-58113-460-6},
  location = {San Diego, CA, USA}
}

@inproceedings{softhv,
 author = {Deb, Abhishek and Codina, Josep Maria and Gonz\'{a}lez, Antonio},
 title = {SoftHV: a HW/SW co-designed processor with horizontal and vertical fusion},
 booktitle = {Proceedings of the 8th ACM International Conference on Computing Frontiers},
 series = {CF '11},
 year = {2011},
 isbn = {978-1-4503-0698-0},
 location = {Ischia, Italy},
 pages = {1:1--1:10},
 articleno = {1},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2016604.2016606},
 doi = {10.1145/2016604.2016606},
 acmid = {2016606},
} 


@INPROCEEDINGS{transmeta,
  author = {Dehnert, James C. and Grant, Brian K. and Banning, John P. and Johnson,
	Richard and Kistler, Thomas and Klaiber, Alexander and Mattson, Jim},
  title = {The {Transmeta} Code Morphing Software: Using Speculation, Recovery,
	and Adaptive Retranslation to Address Real-Life Challenges},
  booktitle = {CGO '03},
  pages = {15-24},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{denard,
  author = {R. H. Denard and F. H. Gaensslen and V.L. Rideout and E. Bassous
	and A.R. LeBlanc},
  title = {{Design of ion-implanted MOSFETs with very small physical dimensions}},
  journal = {IEEE Journal of Solid-state Circuits},
  year = {1974},
  volume = {98},
  issue = {5}
}

@ARTICLE{Dennard,
  author = {R. H. Dennard and F. H. Gaensslen and V. L. Rideout and E. Bassous
	and A. R. LeBlanc},
  title = {Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions},
  journal = {IEEE Journal of Solid-State Circuits},
  year = {1974},
  volume = {9},
  pages = {256--268},
  month = {October},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{DENNIS:ISCA75,
  author = {Dennis, J.B.},
  title = {A preliminary architecture for a basic data-flow processor},
  booktitle = {Proceedings of the 2nd Annual International Symposium on Computer
	Architecture},
  year = {1975},
  pages = {126-132},
  month = {January}
}

@INPROCEEDINGS{dennis,
  author = {J. Dennis and D. Misunas},
  title = {A Preliminary Architecture for a basic data-flow processor},
  booktitle = {Proceedings of the 2nd Annual Symposium on Computer Architecture},
  year = {1975},
  pages = {126-132},
  month = {January}
}

@PHDTHESIS{diss05:desikan,
  author = {Rajagopalan Desikan},
  title = {{Distributed Selective Re-Execution for EDGE Architectures}},
  school = {The University of Texas at Austin, Department of Computer Sciences},
  year = {2005},
  month = {December}
}

@INPROCEEDINGS{simalpha,
  author = {Rajagopalan Desikan and Doug Burger and Stephen W. Keckler},
  title = {{Measuring Experimental Error in Microprocessor Simulation}},
  booktitle = {Proceedings of the 28th Annual International Symposium on Computer
	Architecture},
  year = {2001},
  pages = {266-277},
  month = {July}
}

@INPROCEEDINGS{simulationerror,
  author = {Rajagopalan Desikan and Doug Burger and Stephen W. Keckler},
  title = {Measuring Experimental Error in Microprocessor Simulation},
  booktitle = {ISCA 28},
  year = {2001},
  pages = {266--277},
  owner = {karu},
  timestamp = {2011.10.31}
}

@TECHREPORT{Desikan:sa,
  author = {Rajagopalan Desikan and Doug Burger and Stephen W. Keckler and Todd
	M. Austin},
  title = {Sim-alpha: a Validated Execution Driven Alpha 21264 Simulator},
  institution = {Department of Computer Sciences, University of Texas at Austin},
  year = {2001},
  number = {TR-01-23},
  school = {University of Texas at Austin}
}

@INPROCEEDINGS{devietti_hardbound:_2008,
  author = {Joe Devietti and Colin Blundell and Milo M. K. Martin and Steve Zdancewic},
  title = {Hardbound: architectural support for spatial safety of the C programming
	language},
  booktitle = {Proceedings of the 13th international conference on Architectural
	support for programming languages and operating systems},
  year = {2008},
  pages = {103--114},
  address = {Seattle, {WA,} {USA}},
  publisher = {{ACM}},
  doi = {10.1145/1346281.1346295},
  isbn = {978-1-59593-958-6},
  keywords = {c programming language,spatial memory safety},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1346295&jmp=cit&coll=&dl=GUIDE}
}

@INPROCEEDINGS{dhurjati_backwards-compatible_2006,
  author = {Dinakar Dhurjati and Vikram Adve},
  title = {Backwards-compatible array bounds checking for C with very low overhead},
  booktitle = {Proceedings of the 28th international conference on Software engineering},
  year = {2006},
  pages = {162--171},
  address = {Shanghai, China},
  publisher = {{ACM}},
  abstract = {The problem of enforcing correct usage of array and pointer references
	in C and C++ programs remains unsolved. The approach proposed by
	Jones and Kelly (extended by Ruwase and Lam) is the only one we know
	of that does not require significant manual changes to programs,
	but it has extremely high overheads of 5x-6x and 11x-12x in the two
	versions. In this paper, we describe a collection of techniques that
	dramatically reduce the overhead of this approach, by exploiting
	a fine-grain partitioning of memory called Automatic Pool Allocation.
	Together, these techniques bring the average overhead checks down
	to only 12\% for a set of benchmarks (but 69\% for one case). We
	show that the memory partitioning is key to bringing down this overhead.
	We also show that our technique successfully detects all buffer overrun
	violations in a test suite modeling reported violations in some important
	real-world programs.},
  doi = {10.1145/1134285.1134309},
  isbn = {1-59593-375-1},
  keywords = {compilers},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1134309}
}

@ARTICLE{mmxreview,
  author = {Keith Diefendorff and Pradeep K. Dubey},
  title = {{How Multimedia Workloads Will Change Processor Design}},
  journal = {Computer},
  year = {1997},
  volume = {30},
  pages = {43--45},
  number = {9},
  address = {Los Alamitos, CA, USA},
  issn = {0018-9162},
  publisher = {IEEE Computer Society Press}
}

@ARTICLE{extn:altivec,
  author = {Keith Diefendorff and Pradeep K. Dubey and Ron Hochsprung and Hunter
	Scales},
  title = {{AltiVec Extension to PowerPC Accelerates Media Processing}},
  journal = {IEEE Micro},
  year = {2000},
  volume = {20},
  pages = {85-95},
  number = {2},
  address = {Los Alamitos, CA, USA},
  doi = {http://doi.ieeecomputersociety.org/10.1109/40.848475},
  issn = {0272-1732},
  publisher = {IEEE Computer Society}
}

@INPROCEEDINGS{dimitrov_unified_2007,
  author = {Dimitrov, M. and Huiyang Zhou},
  title = {Unified Architectural Support for Soft-Error Protection or Software
	Bug Detection},
  booktitle = {PACT-16},
  year = {2007},
  pages = {73-82},
  doi = {10.1109/PACT.2007.4336201},
  issn = {1089-795X},
  keywords = {program debugging, software architecture, software reliabilitysoft-error
	protection, software bug detection, unified architectural support},
  owner = {karu},
  timestamp = {2011.10.31}
}

@TECHREPORT{djeu_razor:architecture_2007,
  author = {Peter Djeu and Warren Hunt and Rui Wang and Ikrima Elhassan and Gordon
	Still and Mark William R.},
  title = {Razor: An Architecture for Dynamic Multiresolution Ray Tracing},
  institution = {The University of Texas at Austin, Department of Computer Sciences},
  year = {2007},
  type = {Technical Report},
  number = {{TR-07-52}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{dblife0,
  author = {A. Doan and R. Ramakrishnan and F. Chen and P. DeRose and Y. Lee
	and R. McCann and M. Sayyadian and W. Shen},
  title = {{Community Information Management}},
  journal = {{IEEE Data Engineering Bulletin, Special Issue on Probabilistic Databases}},
  year = {2006},
  volume = {29},
  number = {1}
}

@INPROCEEDINGS{utbfsoi1,
  author = {B. Doris},
  title = {{Extreme scaling with ultra-thin Si channel MOSFETs}},
  booktitle = {IEDM Techical. Digest},
  pages = {267--270},
  month = {December}
}

@ARTICLE{dubey:tera,
  author = {Pradip Dubey},
  title = {{Recognition, Mining and Synthesis Moves Computers to the Era ofTera}},
  journal = {Intel Technology Magazine},
  year = {2005},
  month = {February}
}

@BOOK{obdbook,
  title = {{Oxide reliability: A summary of silicon oxide wearout, breakdown,
	and reliability. Selected topics in electronics and systems}},
  publisher = {{[River Edge, NJ]: World Scientific Press.}},
  year = {2002},
  author = {Dumin, D. J}
}

@MISC{dutertre06,
  author = {Dutertre, B. and de Moura, L.},
  title = {The Yices SMT solver},
  howpublished = {Tool paper at http://yices.csl.sri.com/tool-paper.pdf},
  citeulike-article-id = {2639925},
  keywords = {sat-solvers},
  organization = {SRI International},
  posted-at = {2008-04-08 04:25:43},
  priority = {2}
}

@INPROCEEDINGS{touba:itc2005,
  author = {Dutta, A. and Touba, N.A.},
  title = {{Synthesis of nonintrusive concurrent error detection using an even
	error detecting function}},
  booktitle = {{Proceedings IEEE International Test Conference}},
  year = {2005},
  month = {November}
}

@INPROCEEDINGS{daisy,
  author = {Ebcio\u{g}lu, Kemal and Altman, Erik R.},
  title = {DAISY: dynamic compilation for 100% architectural compatibility},
  booktitle = {ISCA '97},
  pages = {26--37},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{alpha21164,
  author = {John H. Edmondson and Paul Rubinfeld and Ronald Preston and Vidya
	Rajagopalan},
  title = {Superscalar Instruction Execution in the 21164 Alpha Microprocessor},
  journal = {IEEE Micro},
  year = {1995},
  volume = {15},
  pages = {33--43},
  number = {2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{Edwards,
  author = {Chris Edwards},
  title = {Scary dark silicon is here today},
  year = {2009},
  note = {http://blog.shrinkingviolence.com/2009/10/scary-dark-silicon-is-here-tod.html},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{cell:pact05,
  author = {A. Eichenberger and K. O'Brien and K. O'Brien and P. Wu and T. Chen
	and P. Oden D. Prener and J and Shepherd and B. So and Z. Sura and
	A Wang and T. Zhang and P. Zhao and M. Gschwind},
  title = {{Optimizing Compiler for the Cell Processor}},
  booktitle = {{Proceedings of the 14th International Conference on Parallel Architectures
	and Compilation Techniques}},
  year = {2005},
  pages = {66--76},
  month = {September}
}

@ARTICLE{power6-dfu,
  author = {Eisen, L. and Ward,III, J. W. and Tast, H.-W. and M\"{a}ding, N.
	and Leenstra, J. and Mueller, S. M. and Jacobi, C. and Preiss, J.
	and Schwarz, E. M. and Carlough, S. R.},
  title = {{IBM POWER6} accelerators: VMX and DFU},
  journal = {IBM J. Res. Dev.},
  year = {2007},
  volume = {51},
  pages = {663--683},
  number = {6},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{ssafaults,
  author = {Richard D. Eldred},
  title = {{Test Routines Based on Symbolic Logical Statements}},
  journal = {Journal of ACM},
  year = {1959},
  volume = {6},
  pages = {33--36},
  number = {1},
  month = {January}
}

@PHDTHESIS{Ellis:1985:BCV:912347,
  author = {Ellis, John R.},
  title = {Bulldog: a compiler for vliw architectures},
  year = {1985}
}

@inproceedings{Engels:2001:PPS:365411.365538,
 author = {Engels, Daniel W. and Feldman, Jon and Karger, David R. and Ruhl, Matthias},
 title = {Parallel processor scheduling with delay constraints},
 booktitle = {Proceedings of the twelfth annual ACM-SIAM symposium on Discrete algorithms},
 series = {SODA '01},
 year = {2001},
 isbn = {0-89871-490-7},
 pages = {577--585},
 numpages = {9},
 url = {http://dl.acm.org/citation.cfm?id=365411.365538},
} 

@inproceedings{chrysos2012intel,
  title={Intel{\textregistered} Xeon Phi™ coprocessor (codename Knights Corner)},
  author={Chrysos, George and Engineer, Senior Principal},
  booktitle={Proceedings of the 24th Hot Chips Symposium, HC},
  year={2012}
}

@inproceedings{linqits,
 author = {Chung, Eric S. and Davis, John D. and Lee, Jaewon},
 title = {LINQits: Big Data on Little Clients},
 booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
 series = {ISCA '13},
 year = {2013},
 isbn = {978-1-4503-2079-5},
 location = {Tel-Aviv, Israel},
 pages = {261--272},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2485922.2485945},
 doi = {10.1145/2485922.2485945},
 acmid = {2485945},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {ASIC, FPGA, big data, co-processor accelerator, database, mobile, query language},
} 


@inproceedings{convolution_engine,
 author = {Qadeer, Wajahat and Hameed, Rehan and Shacham, Ofer and Venkatesan, Preethi and Kozyrakis, Christos and Horowitz, Mark A.},
 title = {Convolution Engine: Balancing Efficiency \& Flexibility in Specialized Computing},
 booktitle = {ISCA},
 year = {2013},
} 


@inproceedings{Lin:2006:SLA:1135775.1136494,
 author = {Lin, Yuan and Lee, Hyunseok and Woh, Mark and Harel, Yoav and Mahlke, Scott and Mudge, Trevor and Chakrabarti, Chaitali and Flautner, Krisztian},
 title = {SODA: A Low-power Architecture For Software Radio},
 booktitle = {Proceedings of the 33rd Annual International Symposium on Computer Architecture},
 series = {ISCA '06},
 year = {2006},
 isbn = {0-7695-2608-X},
 pages = {89--101},
 numpages = {13},
 url = {http://dx.doi.org/10.1109/ISCA.2006.37},
 doi = {10.1109/ISCA.2006.37},
 acmid = {1136494},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 



@inproceedings{Clark:2004:APG:1038264.1038929,
 author = {Clark, Nathan and Kudlur, Manjunath and Park, Hyunchul and Mahlke, Scott and Flautner, Krisztian},
 title = {Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization},
 booktitle = {Proceedings of the 37th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 37},
 year = {2004},
 isbn = {0-7695-2126-6},
 location = {Portland, Oregon},
 pages = {30--40},
 numpages = {11},
 url = {http://dx.doi.org/10.1109/MICRO.2004.5},
 doi = {10.1109/MICRO.2004.5},
 acmid = {1038929},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@INPROCEEDINGS{Chung:2010,
  author = {Eric S. Chung, Peter A. Milder and James C. Hoe and Ken Mai},
  title = {Single-chip Heterogeneous Computing: Does the future include Custom
	Logic, {FPGAs}, and {GPUs}?},
  booktitle = {MICRO '10},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{ERNST:WDDD03,
  author = {Dan Ernst and Todd Austin},
  title = {{Practical Selective Replay for Reduced-Tag Schedulers}},
  booktitle = {Proceedings of the 2nd Annual Workshop on Duplicating, Deconstructing,
	and Debunking (WDDD-2)},
  year = {2003},
  pages = {58--63},
  month = {June}
}

@INPROCEEDINGS{ERNST:ISCA03,
  author = {Dan Ernst and Andrew Hamel and Todd Austin},
  title = {Cyclone: A Broadcast-Free Dynamic Instruction Scheduler with Selective
	Replay},
  booktitle = {Proceedings of the 30th Annual International Symposium on Computer
	Architecture ({ISCA}'03)},
  year = {2003},
  pages = {253--262},
  month = {June}
}

@INPROCEEDINGS{ernst_razor:low-power_2003,
  author = {D. Ernst and Nam Sung Kim and S. Das and S. Pant and R. Rao and Toan
	Pham and C. Ziesler and D. Blaauw and T. Austin and K Flautner and
	T. Mudge},
  title = {Razor: A low-power pipeline based on circuit-level timing speculation},
  booktitle = {MICRO '03},
  pages = {7--18},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Austin03:Razor,
  author = {Dan Ernst and Nam Sung Kim and Sanjay Pant and Shidhartha Das and
	Rajeev Rao and Toan Pham and Conrad Ziesler and David Blaauw and
	Todd Austin and Krisztian Flautner and Trevor Mudge},
  title = {Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation},
  booktitle = {Micro '03: Proceedings of the 36th Annual International Symposium
	on Microarchitecture},
  year = {2003},
  pages = {7--18},
  month = {December}
}

@INPROCEEDINGS{Tarantula,
  author = {Roger Espasa and Federico Ardanaz and Joel Emer and Stephen Felix
	and Julio Gago and Roger Gramunt and Isacc Hernandez and Toni Juan
	and Geoff Lowney and Ma thew Mattina and Andre Seznec},
  title = {{Tarantula: A Vector Extension to the Alpha Architecture}},
  booktitle = {Proceedings of The 29th International Symposium on Computer Architecture},
  year = {2002},
  pages = {281-292},
  month = {May}
}

@INPROCEEDINGS{Espasa:Micro30,
  author = {Roger Espasa and Mateo Valero and J. E. Smith},
  title = {{Out-of-Order Vector Architectures}},
  booktitle = {Proceedings of the 30th Annual International Symposium on Microarchitecture},
  year = {1997},
  pages = {160-170},
  month = {December}
}

@ARTICLE{dspzerooverhead,
  author = {Jennifer Eyre and Jeff Bier},
  title = {{DSP processors hit the mainstream}},
  journal = {IEEE Computer},
  year = {1998},
  volume = {31},
  pages = {51--59},
  number = {8}
}

@inproceedings{Fan:2008:MSH:1356058.1356075,
 author = {Fan, Kevin and Park, Hyun hul and Kudlur, Manjunath and Mahlke, S ott},
 title = {Modulo scheduling for highly customized datapaths to increase hardware reusability},
 booktitle = {Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization},
 series = {CGO '08},
 year = {2008},
 isbn = {978-1-59593-978-4},
 location = {Boston, MA, USA},
 pages = {124--133},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1356058.1356075},
 doi = {10.1145/1356058.1356075},
 acmid = {1356075},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {loop accelerator, modulo scheduling, programmable asic},
} 


@BOOK{ref:cgtutorial,
  title = {{The Cg Tutorial}},
  publisher = {{Addison-Wesley Publishing Company}},
  year = {2003},
  author = {Randima Fernando and Mark J. Kilgard}
}

@ARTICLE{itanium:pv,
  author = {Eric S. Fetzer},
  title = {Using Adaptive Circuits to Mitigate Process Variations in a Microprocessor
	Design},
  journal = {IEEE Des. Test},
  year = {2006},
  volume = {23},
  pages = {476--483},
  number = {6},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MDT.2006.159},
  issn = {0740-7475},
  publisher = {IEEE Computer Society Press}
}

@inproceedings{Holewinski:2012:DTA:2254064.2254108,
 author = {Holewinski, Justin and Ramamurthi, Ragavendar and Ravishankar, Mahesh and Fauzia, Naznin and Pouchet, Louis-No\"{e}l and Rountev, Atanas and Sadayappan, P.},
 title = {Dynamic trace-based analysis of vectorization potential of applications},
 booktitle = {Proceedings of the 33rd ACM SIGPLAN conference on Programming Language Design and Implementation},
 series = {PLDI '12},
 year = {2012},
 isbn = {978-1-4503-1205-9},
 location = {Beijing, China},
 pages = {371--382},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2254064.2254108},
 doi = {10.1145/2254064.2254108},
 acmid = {2254108},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {dynamic analysis, performance analysis, vectorization},
} 

%booktitle={Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM International Symposium on}, 
@INPROCEEDINGS{fields:micro03, 
author={Fields, B.A. and Bodik, R. and Hill, M.D. and Newburn, C.J.}, 
title={Using interaction costs for microarchitectural bottleneck analysis}, 
booktitle={MICRO},
year={2003}, 
}

@INPROCEEDINGS{Fields:2002:SMP:545215.545222,
  author = {Fields, Brian and Bod\'{\i}k, Rastislav and Hill, Mark D.},
  title = {Slack: maximizing performance under technological constraints},
  booktitle = {ISCA '02},
  pages = {47--58},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{fields:isca01,
  author = {Brian Fields and Shai Rubin and Rastislav Bodik},
  title = {Focusing processor policies via critical-path prediction},
  booktitle = {Proceedings of the 28th Annual International Symposium on Computer
	Architecture},
  year = {2001},
  pages = {74--85},
  month = {July}
}

@INPROCEEDINGS{mmachine,
  author = {Marco Fillo and Stephen W. Keckler and William J. Dally and Nicholas
	P. Carter and Andrew Chang and Yevgeny Gurevich and Whay S. Lee},
  title = {{The M-Machine multicomputer}},
  booktitle = {Proceedings of the 28th Annual International Symposium on Microarchitecture},
  year = {1995},
  pages = {146--156},
  month = {June}
}

@INPROCEEDINGS{fisher_very_1983,
  author = {Joseph A. Fisher},
  title = {Very Long Instruction Word architectures and the {ELI-512}},
  booktitle = {Proceedings of the 10th annual international symposium on Computer
	architecture},
  year = {1983},
  pages = {140--150},
  address = {Stockholm, Sweden},
  publisher = {{IEEE} Computer Society Press},
  abstract = {By compiling ordinary scientific applications programs with a radical
	technique called trace scheduling, we are generating code for a parallel
	machine that will run these programs faster than an equivalent sequential
	machine—we expect 10 to 30 times faster. Trace scheduling generates
	code for machines called Very Long Instruction Word architectures.
	In Very Long Instruction Word machines, many statically scheduled,
	tightly coupled, fine-grained operations execute in parallel within
	a single instruction stream. {VLIWs} are more parallel extensions
	of several current architectures. These current architectures have
	never cracked a fundamental barrier. The speedup they get from parallelism
	is never more than a factor of 2 to 3. Not that we couldn't build
	more parallel machines of this type; but until trace scheduling we
	didn't know how to generate code for them. Trace scheduling finds
	sufficient parallelism in ordinary code to justify thinking about
	a highly parallel {VLIW.} At Yale we are actually building one. Our
	machine, the {ELI-512,} has a horizontal instruction word of over
	500 bits and will do 10 to 30 {RISC-level} operations per cycle {[Patterson}
	82]. {ELI} stands for Enormously Longword Instructions; 512 is the
	size of the instruction word we hope to achieve. {(The} current design
	has a 1200-bit instruction word.) Once it became clear that we could
	actually compile code for a {VLIW} machine, some new questions appeared,
	and answers are presented in this paper. How do we put enough tests
	in each cycle without making the machine too big? How do we put enough
	memory references in each cycle without making the machine too slow?},
  isbn = {0-89791-101-6},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=800046.801649&coll=GUIDE&dl=GUIDE&CFID=68289469&CFTOKEN=76386891}
}

@INPROCEEDINGS{Fisher96,
  author = {Joseph A. Fisher and Paolo Faraboschi and Giuseppe Desoli},
  title = {Custom-Fit Processors: Letting Applications Define Architectures},
  booktitle = {Proc. of the 29th Ann. Int'l Symp. on Microarchitecture},
  year = {1996},
  pages = {324-335},
  month = {December}
}

@INPROCEEDINGS{Fisher96:CustomFit,
  author = {Joseph A. Fisher and Paolo Faraboschi and Giuseppe Desoli},
  title = {Custom-Fit Processors: Letting Applications Define Architectures},
  booktitle = {Proceedings of the 29th International Symposium on Microarchitecture},
  year = {1996},
  pages = {324-335},
  month = {December}
}

@ARTICLE{FLORES:COMPUTER74,
  author = {I. Flores},
  title = {Lookahead control in the {IBM} System 370 Model 165},
  journal = {IEEE Computer},
  year = {1974},
  pages = {24--38},
  number = {7},
  month = {November}
}

@ARTICLE{flynn,
  author = {Michael Flynn},
  title = {{Some Computer Organizations and Their Effectiveness}},
  journal = {IEEE Transaction on Computers},
  year = {1972},
  volume = {21},
  pages = {948-960},
  number = {C}
}

@INPROCEEDINGS{Folegnani01:EnergyEffectiveIssue,
  author = {Daniele Folegnani and Antonio Gonz{\'a}lez},
  title = {{Energy-effective issue logic}},
  booktitle = {Proceedings of the 28th Annual International Symposium on Computer
	Architecture},
  year = {2001},
  pages = {230-239},
  month = {June}
}

@INPROCEEDINGS{foley_kd-tree_2005,
  author = {Tim Foley and Jeremy Sugerman},
  title = {{KD-tree} acceleration structures for a {GPU} raytracer},
  booktitle = {Proceedings of the {ACM} {SIGGRAPH/EUROGRAPHICS} conference on Graphics
	hardware},
  year = {2005},
  pages = {15--22},
  address = {Los Angeles, California},
  publisher = {{ACM}},
  abstract = {Modern graphics hardware architectures excel at compute-intensive
	tasks such as ray-triangle intersection, making them attractive target
	platforms for raytracing. To date, most {GPU-based} raytracers have
	relied upon uniform grid acceleration structures. In contrast, the
	kd-tree has gained widespread use in {CPU-based} raytracers and is
	regarded as the best general-purpose acceleration structure. We demonstrate
	two kd-tree traversal algorithms suitable for {GPU} implementation
	and integrate them into a streaming raytracer. We show that for scenes
	with many objects at different scales, our kd-tree algorithms are
	up to 8 times faster than a uniform grid. In addition, we identify
	load balancing and input data recirculation as two fundamental sources
	of inefficiency when raytracing on current graphics hardware.},
  doi = {10.1145/1071866.1071869},
  isbn = {1-59593-086-8},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1071866.1071869&coll=GUIDE&dl=GUIDE&CFID=28081069&CFTOKEN=12442167}
}

@INPROCEEDINGS{529894,
  author = {Franco, P. and Farwell, W.D. and Stokes, R.L. and McCluskey, E.J.},
  title = {An experimental chip to evaluate test techniques: chip and experiment
	design},
  booktitle = {ITC},
  year = {1995},
  pages = {653 -662},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{ibm:powerscaling:2006,
  author = {D. J. Frank and W. Haensch and G. Shahidi and O. H. Dokumaci},
  title = {{Optimizing CMOS technology for maximum performance}},
  journal = {{IBM Journal of Research and Development}},
  year = {2006},
  volume = {50},
  number = {4/5}
}

@INPROCEEDINGS{1233567,
  author = {David J. Frank and Ruchir Puri and Dorel Toma},
  title = {{Design and CAD challenges in 45nm CMOS and beyond}},
  booktitle = {{ICCAD '06: Proceedings of the 2006 International Conference on Computer-Aided
	Design}},
  year = {2006},
  pages = {329--333},
  doi = {http://doi.acm.org/10.1145/1233501.1233567},
  isbn = {1-59593-389-1},
  location = {San Jose, California}
}

@INPROCEEDINGS{pv:criticaldim:2005,
  author = {P. Friedberg and W. Cheung and C.J. Spanos},
  title = {{Spatial Variability of Critical Dimensions}},
  booktitle = {{Proc. 22nd Int'l VLSI/ULSI Multilevel Interconnection Conference}},
  year = {2005},
  pages = {539--546}
}

@INPROCEEDINGS{vlsi5:microprocesssors,
  author = {Joshua Friedrich and Bradley McCredie and Norman James and Bill Huott
	and Brian Curran and Eric Fluhr and Gaurav Mittal and Eddie Chan
	and Yuen Chan and Donald Plass and Sam Chu and Hung Le and Leo Clark
	and John Ripley and Scott Taylor and Jack Dilullo and Mary Lanzerotti},
  title = {{Design of the Power6 Microprocessor}},
  booktitle = {ISSCC},
  year = {2007},
}

@INPROCEEDINGS{fftw,
  author = {Matteo Frigo},
  title = {{A fast Fourier transform compiler}},
  booktitle = {Proceedings of the ACM SIGPLAN 1999 Conference on Programming Language
	Design and Implementation},
  year = {1999},
  pages = {169--180},
  publisher = {ACM Press},
  doi = {http://doi.acm.org/10.1145/301618.301661},
  isbn = {1-58113-094-5},
  location = {Atlanta, Georgia, United States}
}

@ARTICLE{frommer00asynchronous,
  author = {A. Frommer and D. Szyld},
  title = {{On asynchronous iterations}},
  journal = {{Journal of Computational and Applied Mathematics}},
  year = {2000},
  volume = {123},
  pages = {201--216},
  url = {citeseer.ist.psu.edu/frommer00asynchronous.html}
}

@INPROCEEDINGS{xin_fu_nbti_2008,
  author = {Xin Fu and Tao Li and J. Fortes},
  title = {{NBTI} tolerant microarchitecture design in the presence of process
	variation},
  booktitle = {Microarchitecture, 2008. {MICRO-41.} 2008 41st {IEEE/ACM} International
	Symposium on},
  year = {2008},
  pages = {399--410},
  abstract = {Negative bias temperature instability {(NBTI),} which reduces the
	lifetime of {PMOS} transistors, is becoming a growing reliability
	concern for sub-micrometer {CMOS} technologies. Parametric variation
	introduced by nano-scale device fabrication inaccuracy can exacerbate
	the {PMOS} transistor wear-out problem and further reduce the reliable
	lifetime of microprocessors. In this work, we propose microarchitecture
	design techniques to combat the combined effect of {NBTI} and process
	variation {(PV)} on the reliability of high-performance microprocessors.
	Experimental evaluation shows our proposed process variation aware
	{(PV-aware)} {NBTI} tolerant microarchitecture design techniques
	can considerably improve the lifetime of reliability operation while
	achieving an attractive trade-off with performance and power.},
  doi = {{10.1109/MICRO.2008.4771808}},
  isbn = {1072-4451},
  keywords = {{CMOS} integrated circuits,fault tolerance,hardware,microarchitecture,micromechanical
	{devices,MOSFET,nanofabrication,nanoscale} device fabrication,negative
	bias temperature instability,parametric {variation,PMOS} transistors,process
	variation,reliability,submicrometer {CMOS}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{GABBAY:ISCA98,
  author = {Freddy Gabbay and Avi Mendelson},
  title = {The Effect of Instruction Fetch Bandwidth on Value Prediction},
  booktitle = {{Proceedings of the 25th International Symposium on Computer Architecture,
	ISCA-98}},
  year = {1998},
  pages = {272-281},
  annote = {Attempts to understand the limitations of using value prediction
	in realistic machines. The authors show that instruction-fetch bandwidth
	and issue width have a significant effect on the efficiency of value
	prediction. The authors conclude that value prediction has tremendous
	potential that can be best exploted when using high bandwidth instruction-fetch
	mechanisms.}
}

@INPROCEEDINGS{GAISLER:ISFC97,
  author = {Jiri Gaisler},
  title = {{Evaluation of a 32-bit microprocessor with built-in concurrent error-detection}},
  booktitle = {{Twenty-Seventh Annual International Symposium on Fault-Tolerant
	Computing}},
  year = {1997},
  pages = {42-46}
}

@INPROCEEDINGS{conflict_buffer,
  author = {Gallagher, David M. and Chen, William Y. and Mahlke, Scott A. and
	Gyllenhaal, John C. and Hwu, Wen-mei W.},
  title = {Dynamic memory disambiguation using the memory conflict buffer},
  booktitle = {ASPLOS '94},
  pages = {183--193},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{GALLAGHER:ASPLOS94,
  author = {David M. Gallagher and Willliam Y. Chen and Scott A. Mahlke and John
	C. Gyllenhaal and Wen-mei W. Hwu},
  title = {Dynamic Memory Disambiguation Using the Memory Conflict Buffer},
  booktitle = {Proceedings of the Sixth International Conference on Architectural
	Support for Programming Languages ({ASPLOS-VI})},
  year = {1994},
  pages = {183--193},
  month = {October}
}

@INPROCEEDINGS{GANDHI:HPCA04,
  author = {Amit Gandhi and Haitham Akkary and Srikanth T. Srinivasan},
  title = {Reducing Branch Misprediction Penalty via Selective Branch Recovery},
  booktitle = {Proceedings of The Tenth International Symposium on High-Performance
	Computer Architecture },
  year = {2004},
  pages = {254--264},
  month = {December}
}

@INPROCEEDINGS{dianavargals2,
  author = {Siddharth Garg and Diana Marculescu},
  title = {System-level process variation driven throughput analysis for single
	and multiple voltage-frequency island designs},
  booktitle = {DATE '07: Proceedings of the conference on Design, automation and
	test in Europe},
  year = {2007},
  pages = {403--408},
  doi = {http://doi.acm.org/10.1145/1266366.1266451},
  isbn = {978-3-9810801-2-4},
  location = {Nice, France}
}

@ARTICLE{gelsinger:idt2000,
  author = {Pat Gelsinger},
  title = {{Discontinuities driven by a billion connected machines}},
  journal = {IEEE Design and Test},
  year = {2000},
  volume = {17},
  pages = {7--15},
  number = {1}
}

@PROCEEDINGS{ref:ipv6,
  title = {{RFC2133: Basic Socket Interface Extensions for IPv6}},
  year = {1997},
  month = {April},
  author = {R. Gilligan and S. Thompson and J. Bound and W. Stevens}
}

@ARTICLE{pactxpp2,
  author = {Peter N. Glaskowsky},
  title = {{PACT Debuts Extreme Processor}},
  journal = {Microprocessor Report},
  year = {2000},
  volume = {14},
  number = {10},
  month = {October}
}

@ARTICLE{ddmr2,
  author = {Golander, Amit and Weiss, Shlomo and Ronen, Ronny},
  title = {Synchronizing redundant cores in a dynamic DMR multicore architecture},
  journal = {IEEE Transactions on Circuits and Systems},
  year = {2009},
  volume = {56},
  number = {6},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{crtr,
  author = {Gomaa, Mohamed and Scarbrough, Chad and Vijaykumar, T. N. and Pomeranz,
	Irith},
  title = {Transient-fault recovery for chip multiprocessors},
  booktitle = {ISCA '03},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{gomaa_transient-fault_2003,
  author = {M. Gomaa and C. Scarbrough and {T.N.} Vijaykumar and I. Pomeranz},
  title = {Transient-fault recovery for chip multiprocessors},
  booktitle = {Computer Architecture, 2003. Proceedings. 30th Annual International
	Symposium on},
  year = {2003},
  pages = {98--109},
  abstract = {To address the increasing susceptibility of commodity chip multiprocessors
	{(CMPs)} to transient faults, we propose Chip-level Redundantly Threaded
	multiprocessor with Recovery {(CRTR).} {CRTR} extends the previously-proposed
	{CRT} for transient-fault detection in {CMPs,} and the previously-proposed
	{SRTR} for transient-fault recovery in {SMT.} All these schemes achieve
	fault tolerance by executing and comparing two copies, called leading
	and trailing threads, of a given application. Previous recovery schemes
	for {SMT} do not perform well on {CMPs.} In a {CMP,} the leading
	and trailing threads execute on different processors to achieve load
	balancing and reduce the probability of a fault corrupting both threads;
	whereas in an {SMT,} both threads execute on the same processor.
	The interprocessor communication required to compare the threads
	introduces latency and bandwidth problems not present in an {SMT.}
	To hide interprocessor latency, {CRTR} executes the leading thread
	ahead of the trailing thread by maintaining a long slack, enabled
	by asymmetric commit. {CRTR} commits the leading thread before checking
	and the trailing thread after checking, so that the trailing thread
	state may be used for recovery. Previous recovery schemes commit
	both threads after checking, making a long slack suboptimal. To tackle
	interprocessor bandwidth, {CRTR} not only increases the bandwidth
	supply by pipelining the communication paths, but also reduces the
	bandwidth demand. By reasoning that faults propagate through dependences,
	previously-proposed dependence based checking elision {(DBCE)} exploits
	(true) register dependence chains so that only the value of the last
	instruction in a chain is checked. However, instructions that mask
	operand bits may mask faults and limit the use of dependence chains.
	We propose death-and dependence-based checking elision {(DDBCE),}
	which chains a masking instruction only if the source operand of
	the instruction dies after the instruction. Register deaths ensure
	that masked faults do not corrupt later computation. Using {SPEC2000,}
	we show that {CRTR} incurs negligible performance loss compared to
	{CRT} for interprocessor (one-way) latency as high as 30 cycles,
	and that the bandwidth requirements of {CRT} and {CRTR} with {DDBCE}
	are 5.2 and 7.1 bytes/cycle, respectively.},
  doi = {{10.1109/ISCA.2003.1206992}},
  isbn = {1063-6897 },
  keywords = {fault recovery,fault tolerance,hardware},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{microarchitecture,
  title = {Processor Microarchitecture: An Implementation Perspective},
  publisher = {Morgan \& Claypool},
  year = {2010},
  author = {Gonz\'{a}lez, A. and Latorre, F. and Magklis, G.},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{rawstreamit,
  author = {Michael Gordon and William Thies and Michal Karczmarek and Jasper
	Lin and Ali S. Meli and Christopher Leger and Andrew A. Lamb and
	Jeremy Wong and Henry Hoffman and David Z. Maze and Saman Amarasinghe},
  title = {{A Stream Compiler for Communication-Exposed Architectures}},
  booktitle = {Proceedings of the 10th International Conference on Architectural
	Support for Programming Languages and Operating Systems},
  year = {2002},
  pages = {291-303},
  month = {October}
}

@INPROCEEDINGS{copernicus,
  author = {Govindaraju, Venkatraman and Peter Djeu and Karthikeyan Sankaralingam
	and Mary Vernon and William R. Mark},
  title = {Toward a multicore architecture for real-time ray-tracing},
  booktitle = {Proceedings of the 41st International Symposium on Microarchitecture},
  year = {2008},
  pages = {176--187},
  owner = {karu},
  timestamp = {2011.10.31}
}


%booktitle={High Performance Computer Architecture (HPCA), 2011 IEEE 17th International Symposium on}, 
@INPROCEEDINGS{hpca2011:dyser, 
author={Govindaraju, V. and Chen-Han Ho and Sankaralingam, K.}, 
booktitle={HPCA},
title={Dynamically Specialized Datapaths for energy efficient computing}, 
year={2011}, 
}

@INPROCEEDINGS{iccd06:ocn,
  author = {Paul Gratz and Changkyu Kim and Robert McDonald and Stephen W. Keckler
	and Doug Burger},
  title = {{Implementation and Evaluation of On-Chip Network Architectures}},
  booktitle = {Proceedings of the 24th International Conference on Computer Design},
  year = {2006},
  pages = {170-177},
  month = {October}
}

@INPROCEEDINGS{gray_dangers_1996,
  author = {Jim Gray and Pat Helland and Patrick {O'Neil} and Dennis Shasha},
  title = {The dangers of replication and a solution},
  booktitle = {Proceedings of the 1996 {ACM} {SIGMOD} international conference on
	Management of data},
  year = {1996},
  pages = {173--182},
  address = {Montreal, Quebec, Canada},
  publisher = {{ACM}},
  abstract = {Update anywhere-anytime-anyway transactional replication has unstable
	behavior as the workload scales up: a ten-fold increase in nodes
	and traffic gives a thousand fold increase in deadlocks or reconciliations.
	Master copy replication (primary copy) schemes reduce this problem.
	A simple analytic model demonstrates these results. A new two-tier
	replication algorithm is proposed that allows mobile (disconnected)
	applications to propose tentative update transactions that are later
	applied to a master copy. Commutative update transactions avoid the
	instability of other replication schemes.},
  doi = {10.1145/233269.233330},
  isbn = {0-89791-794-4},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=233269.233330&coll=GUIDE&dl=GUIDE&CFID=68285363&CFTOKEN=79351162}
}

@INBOOK{gray_granularity_1994,
  pages = {181--208},
  title = {Granularity of locks and degrees of consistency in a shared data
	base},
  publisher = {Morgan Kaufmann Publishers Inc.},
  year = {1994},
  author = {J. N. Gray and R. A. Lorie and G. R. Putzolu and I. L. Traiger},
  booktitle = {Readings in database systems (2nd ed.)},
  isbn = {1-55860-252-6},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=190979}
}

@INPROCEEDINGS{paceline:pact07,
  author = {Greskamp, B. and Torrellas, J.},
  title = {Paceline: Improving Single-Thread Performance in Nanoscale {CMP}s
	through Core Overclocking},
  booktitle = {PACT '07},
  pages = {213-224},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{blueshift_2009,
  author = {Greskamp, B. and Lu Wan and Karpuzcu, U.R. and Cook, J.J. and Torrellas,
	J. and Deming Chen and Zilles, C.},
  title = {Blueshift: Designing processors for timing speculation from the ground
	up.},
  booktitle = {HPCA '09},
  pages = {213-224},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{niagara2,
  author = {G. Grohoski},
  title = {Niagara-2: A Highly Threaded Server-on-a-Chip},
  booktitle = {18th Hot Chips Symposium},
  year = {2006},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{precise_exception,
  author = {Gschwind, Michael and Altman, Erik R.},
  title = {Precise Exception Semantics in Dynamic Compilation},
  booktitle = {CC '02},
  pages = {95--110},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{Gschwind2006_2,
  author = {Michael Gschwind and H. Peter Hofstee and Brian Flachs and Martin
	Hopkins and Yukio Watanabe and Takeshi Yamazaki},
  title = {Synergistic Processing in {Cell's} Multicore Architecture},
  journal = {IEEE Micro},
  year = {2006},
  volume = {26},
  pages = {10-24},
  number = {2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{flame,
  author = {John A. Gunnels and Fred G. Gustavson and Greg M. Henry and Robert
	A. van de Geijn},
  title = {{FLAME: Formal Linear Algebra Methods Environment}},
  journal = {ACM Transactions on Mathematical Software},
  year = {2001},
  volume = {27},
  pages = {422--455},
  number = {4},
  doi = {http://doi.acm.org/10.1145/504210.504213},
  issn = {0098-3500},
  publisher = {ACM Press}
}

@INPROCEEDINGS{briarcliff,
  author = {Rajiv Gupta},
  title = {{A fine-grained MIMD architecture based upon register channels}},
  booktitle = {{Proceedings of the 23rd Annual Workshop and Symposium on Microprogramming
	and Microarchitecture}},
  year = {1990},
  pages = {28-37}
}

@INPROCEEDINGS{stagenet,
  author = {Gupta, Shantanu and Feng, Shuguang and Ansari, Amin and Blome, Jason
	and Mahlke, Scott},
  title = {The StageNet fabric for constructing resilient multicore systems},
  booktitle = {MICRO 41},
  year = {2008},
  pages = {141--151},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{broadway,
  author = {Sam Guyer and Calvin Lin},
  title = {{Broadway: a compiler for exploiting the domain-specific semantics
	of software libraries}},
  journal = {Proceedings of the IEEE},
  year = {2005},
  volume = {93},
  pages = {342-357},
  number = {2}
}

@ARTICLE{Guz:2009,
  author = {Guz, Zvika and Bolotin, Evgeny and Keidar, Idit and Kolodny, Avinoam
	and Mendelson, Avi and Weiser, Uri C.},
  title = {Many-Core vs. Many-Thread Machines: Stay Away From the Valley},
  journal = {IEEE Computer Architecture Letters},
  year = {2009},
  volume = {8},
  pages = {25--28},
  issue = {1},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{mobile:MPR,
  author = {Gwennap, L.},
  title = {Mobile Processors Multiply at {MWC}},
  journal = {Microprocessor Report},
  year = {2011},
  month = March,
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{book:edf,
  title = {{Error Detection Circuits}},
  publisher = {{McGraw-Hill Book Company}},
  year = {1993},
  author = {M. G{\"o}ssel and S. Graf}
}

@MISC{kungleiserson1979,
  author = {{H.T. Kung and C.E. Leiserson}},
  title = {{Systolic arrays (for VLSI). In Sparse Matrix Proceedings, 1979}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{kungleiserson1979,
  author = {{H.T. Kung and C.E. Leiserson}},
  title = {{Systolic arrays (for VLSI). In Sparse Matrix Proceedings, 1979}}
}

@INPROCEEDINGS{4017217,
  author = {Haggag, A. and Moosa, M. and Liu, N. and Burnett, D. and Abeln, G.
	and Kuffler, M. and Forbes, K. and Schani, P. and Shroff, M. and
	Hall, M. and Paquette, C. and Anderson, G. and Pan, D. and Cox, K.
	and Higman, J. and Mendicino, M. and Venkatesan, S.},
  title = {{Realistic Projections of Product Fails from NBTI and TDDB}},
  booktitle = {Reliability Physics Symposium Proceedings},
  year = {2006},
  pages = {541 -544},
  month = march,
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{texture,
  author = {Ziyad S. Hakura and Anoop Gupta},
  title = {{The Design and Analysis of a Cache Architecture for Texture Mapping}},
  booktitle = {Proceedings of the 24th Annual International Symposium on Computer
	Architecture},
  year = {1997},
  pages = {108--120},
  month = {June}
}

@ARTICLE{siliconhive,
  author = {Tom R. Halfhill},
  title = {{Busy bees at Silicon Hive}},
  journal = {Microprocessor Report},
  year = {2005},
  volume = {19},
  pages = {17-20},
  number = {6},
  month = {June}
}

@ARTICLE{clearspeed,
  author = {Tom R. Halfhill},
  title = {{ClearSpeed Hits Design Targets}},
  journal = {Microprocessor Report},
  year = {2004},
  volume = {18},
  pages = {16-17},
  number = {1},
  month = {January}
}

@ARTICLE{picochip,
  author = {Tom R. Halfhill},
  title = {{PicoChip makes a Big MAC}},
  journal = {Microprocessor Report},
  year = {2003},
  volume = {17},
  pages = {17-19},
  number = {10},
  month = {October}
}

@ARTICLE{bobcat:MPR,
  author = {Tom R. Halfill},
  title = {{AMD Bobcat} Snarls at {Atom}},
  journal = {Microprocessor Report},
  year = {2010},
  month = {August},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{atom:MPR,
  author = {Tom R. Halfill},
  title = {Intel's Tiny {A}tom},
  journal = {Microprocessor Report},
  year = {2008},
  month = {April},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{MPR06:Mathstar,
  author = {Tom R. Halfill},
  title = {{MathStar Challenges FPGAs}},
  journal = {Microprocessor Report},
  year = {2006},
  volume = {20},
  pages = {29-35},
  number = {7},
  month = {July}
}

@ARTICLE{hydra,
  author = {Lance Hammond and Basem A. Nayfeh and Kunle Olukotun},
  title = {{A Single-Chip Multiprocessor}},
  journal = {IEEE Computer},
  year = {1997},
  volume = {30},
  pages = {79-85},
  number = {9}
}

@PHDTHESIS{restart-markers,
  author = {Mark Hampton},
  title = {{Reducing Exception Management Overhead with Software Restart Markers}},
  school = {Massachusetts Institute of Technology},
  year = {2008},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{hangal_tracking_2002,
  author = {Sudheendra Hangal and Monica S. Lam},
  title = {Tracking down software bugs using automatic anomaly detection},
  booktitle = {Proceedings of the 24th International Conference on Software Engineering},
  year = {2002},
  pages = {291--301},
  address = {Orlando, Florida},
  publisher = {{ACM}},
  abstract = {This paper introduces {DIDUCE,} a practical and effective tool that
	aids programmers in detecting complex program errors and identifying
	their root causes. By instrumenting a program and observing its behavior
	as it runs, {DIDUCE} dynamically formulates hypotheses of invariants
	obeyed by the program. {DIDUCE} hypothesizes the strictest invariants
	at the beginning, and gradually relaxes the hypothesis as violations
	are detected to allow for new behavior. The violations reported help
	users to catch software bugs as soon as they occur. They also give
	programmers new visibility into the behavior of the programs such
	as identifying rare corner cases in the program logic or even locating
	hidden errors that corrupt the program's {results.We} implemented
	the {DIDUCE} system for Java programs and applied it to four programs
	of significant size and complexity. {DIDUCE} succeeded in identifying
	the root causes of programming errors in each of the programs quickly
	and automatically. In particular, {DIDUCE} is effective in isolating
	a timing-dependent bug in a released {JSSE} {(Java} Secure Socket
	Extension) library, which would have taken an experienced programmer
	days to find. Our experience suggests that detecting and checking
	program invariants dynamically is a simple and effective methodology
	for debugging many different kinds of program errors across a wide
	variety of application domains.},
  doi = {10.1145/581339.581377},
  isbn = {{1-58113-472-X}},
  keywords = {invariants},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=581377}
}

@INPROCEEDINGS{hankins_multiple_2006,
  author = {Richard A. Hankins and Gautham N. Chinya and Jamison D. Collins and
	Perry H. Wang and Ryan Rakvic and Hong Wang and John P. Shen},
  title = {Multiple Instruction Stream Processor},
  booktitle = {Proceedings of the 33rd annual international symposium on Computer
	Architecture},
  year = {2006},
  pages = {114--127},
  publisher = {{IEEE} Computer Society},
  abstract = {Microprocessor design is undergoing a major paradigm shift towards
	multi-core designs, in anticipation that future performance gains
	will come from exploiting threadlevel parallelism in the software.
	To support this trend, we present a novel processor architecture
	called the Multiple Instruction Stream Processing {(MISP)} architecture.
	{MISP} introduces the sequencer as a new category of architectural
	resource, and defines a canonical set of instructions to support
	user-level inter-sequencer signaling and asynchronous control transfer.
	{MISP} allows an application program to directly manage user-level
	threads without {OS} intervention. By supporting the classic cache-coherent
	shared-memory programming model, {MISP} does not require a radical
	shift in the multithreaded programming paradigm. This paper describes
	the design and evaluation of the {MISP} architecture for the {IA-32}
	family of microprocessors. Using a research prototype {MISP} processor
	built on an {IA-32-based} multiprocessor system equipped with special
	firmware, we demonstrate the feasibility of implementing the {MISP}
	architecture. We then examine the utility of {MISP} by (1) assessing
	the key architectural tradeoffs of the {MISP} architecture design
	and (2) showing how legacy multithreaded applications can be migrated
	to {MISP} with relative ease.},
  isbn = {{0-7695-2608-X}},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1135775.1136495&coll=GUIDE&dl=GUIDE&CFID=68280001&CFTOKEN=82186044}
}

@INPROCEEDINGS{Hanson2001:Power,
  author = {Hanson, H. and Hrishikesh, M. S. and Agarwal, V. and Keckler, S.
	W. and Burger, D. },
  title = {Static energy reduction techniques for microprocessor caches},
  booktitle = {Proceedings of the 2001 International Conference on Computer Design},
  year = {2001},
  pages = {276-283}
}

@ARTICLE{HARELAND:VLSI01,
  author = {Scott Hareland and Jose Maiz and Mohsen Alavi and Kaizad Mistry and
	Steve Walsta and Changhong Dai},
  title = {{Impact of CMOS process scaling and SOI on the soft error rates of
	logic processes}},
  journal = {Symposium on VLSI Technology Digest of Technical Papers},
  year = {2001},
  pages = {73-74}
}

@INPROCEEDINGS{mswat,
  author = {Siva Kumar Sastry Hari and Man-Lap Li and Pradeep Ramachandran and
	Byn Choi and Sarita V. Adve},
  title = {{mSWAT: Low-Cost Hardware Fault Detection and Diagnosis for Multicore
	Systems}},
  booktitle = {MICRO '09},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{TM,
  title = {Transactional Memory},
  publisher = {Morgan \& Claypool},
  year = {2010},
  author = {Harris, T. and Larus, J. R. and Rajwar, R.},
  edition = {2nd},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{reconfigSurvey1,
  author = {Reiner W. Hartenstein},
  title = {Coarse grain reconfigurable architecture (embedded tutorial).},
  booktitle = {ASP-DAC},
  year = {2001},
  pages = {564-570},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.acm.org/10.1145/370155.370535}
}

@INPROCEEDINGS{reconfigSurvey2,
  author = {Reiner W. Hartenstein},
  title = {A decade of reconfigurable computing: a visionary retrospective.},
  booktitle = {DATE},
  year = {2001},
  pages = {642-649},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.acm.org/10.1145/367072.367839}
}

@INPROCEEDINGS{cmosfuture:isscc2007,
  author = {Joel Hartmann},
  title = {{ Towards a New Nanoelectronic Cosmology}},
  booktitle = {{Solid-State Circuits, 2007 IEEE International Conference Digest
	of Technical Papers}},
  year = {2007},
  pages = {31--37},
  month = {February}
}

@INPROCEEDINGS{hartstein_optimum_2003,
  author = {A. Hartstein and Thomas R. Puzak},
  title = {Optimum {Power/Performance} Pipeline Depth},
  booktitle = {Proceedings of the 36th annual {IEEE/ACM} International Symposium
	on Microarchitecture},
  year = {2003},
  pages = {117},
  publisher = {{IEEE} Computer Society},
  abstract = {The impact of pipeline length on both the power andperformance of
	a microprocessor is explored boththeoretically and by simulation.
	A theory is presented fora wide range of power/performance metrics,
	{BIPSm/W.The} theory shows that the more important power is to themetric,
	the shorter the optimum pipeline length thatresults. For typical
	parameters neither {BIPS/W} {norBIPS2/W} yield an optimum, i.e.,
	a non-pipelined design isoptimal. For {BIPS3/W} the optimum, averaged
	over all 55workloads studied, occurs at a 22.5 {FO4} design point,
	a 7stage pipeline, but this value is highly dependent on theassumed
	growth in latch count with pipeline depth. Asdynamic power grows,
	the optimal design point shifts toshorter pipelines. Clock gating
	pushes the optimum todeeper pipelines. Surprisingly, as leakage power
	grows,the optimum is also found to shift to deeper pipelines. Theoptimum
	pipeline depth varies for different classes ofworkloads: {SPEC95}
	and {SPEC2000} integer applications,traditional (legacy) database
	and on-line transactionprocessing applications, modern (e. g. web)
	applications,and floating point applications.},
  isbn = {{0-7695-2043-X}},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=956417.956566&coll=&dl=}
}

@INPROCEEDINGS{micro03:puzak,
  author = {Allan Hartstein and Thomas R. Puzak},
  title = {Optimum Power/Performance Pipeline Depth.},
  booktitle = {Proceedings of the 34th Annual International Symposium on Microarchitecture},
  year = {2003},
  pages = {117-128},
  month = {December}
}

@INPROCEEDINGS{isca02:puzak,
  author = {Allan Hartstein and Thomas R. Puzak},
  title = {The Optimum Pipeline Depth for a Microprocessor},
  booktitle = {Proceedings of The 29th Annual International Symposium on Computer
	Architecture},
  year = {2002},
  pages = {7-13},
  month = {June}
}

@MISC{softfloat,
  author = {John Hauser},
  title = {{The SoftFloat and TestFloat Packages, http://www. jhauser.us/ arithmetic/
	index.html}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{softfloat,
  author = {John Hauser},
  title = {{The SoftFloat and TestFloat Packages, http://www. jhauser.us/ arithmetic/
	index.html}}
}

@INPROCEEDINGS{garp,
  author = {John R. Hauser and John Wawrzynek},
  title = {{Garp: A MIPS Processor with a Reconfigurable Coprocessor}},
  booktitle = {Proceedings of the IEEE Symposium on Field-Programmable Custom Computing
	Machines},
  year = {1997},
  pages = {16-18},
  month = {April}
}

@ARTICLE{interval:2003,
  author = {B. Hayes},
  title = {{A Lucid Interval}},
  journal = {Americal Scientist},
  year = {2003},
  volume = {91},
  pages = {484--488},
  number = {6}
}

@ARTICLE{HAZUCHA:IEEE00,
  author = {Peter Hazucha and Christer Svensson},
  title = {{Impact of CMOS Technology Scaling on the Atmospheric Neutron Soft
	Error Rate}},
  journal = {IEEE Transactions on Nuclear Science, Vol. 47, No. 6},
  year = {2000},
  pages = {2586-2594},
  month = {Dec.}
}

@MISC{extn:mips,
  author = {Joe Heinrich},
  title = {{MIPS RISC Architecture, Volume I: Introduction to the ISA (2nd ed.).
	Document Number 007-3515-001/007-3576-001, Feb 5, 1998.}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{extn:mips,
  author = {Joe Heinrich},
  title = {{MIPS RISC Architecture, Volume I: Introduction to the ISA (2nd ed.).
	Document Number 007-3515-001/007-3576-001, Feb 5, 1998.}}
}

@INPROCEEDINGS{Navigo,
  author = {Mark Hempstead and Gu-Yeon Wei and David Brooks},
  title = {Navigo: An Early-Stage Model to Study Power-Contrained Architectures
	and Specialization},
  booktitle = {Proceedings of Workshop on Modeling, Benchmarking, and Simulations
	(MoBS)},
  year = {2009},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{hp,
  title = {{Computer Architecture: A Quantitative Approach}},
  publisher = {{Morgan Kaufmann Publishers, Inc.}},
  year = {1996},
  author = {John Hennesy and David Patterson}
}

@ARTICLE{Hill,
  author = {Mark D. Hill and Michael R. Marty},
  title = {Amdahl's Law in the Multicore Era},
  journal = {Computer},
  year = {2008},
  volume = {41},
  pages = {33--38},
  number = {7},
  month = {July},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{hiller_placement_02,
  author = {Hiller, M. and Jhumka, A. and Suri, N.},
  title = {On the placement of software mechanisms for detection of data errors},
  booktitle = {DSN-33},
  year = {2002},
  pages = { 135-144},
  doi = {10.1109/DSN.2002.1028894},
  keywords = { error handling, program debugging, software reliability, system recovery
	black-box modular software, data error detection, dependable software,
	error propagation analysis, error recovery, error-model effects,
	executable assertions, execution time requirements, experience-based
	placement, heuristic-based placement, software mechanism placement,
	software profiling},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{iCFP,
  author = {Hilton, A. and Nagarakatte, S. and Roth, A.},
  title = {{iCFP}: Tolerating all-level cache misses in in-order processors},
  booktitle = {HPCA '09},
  pages = {431--442},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{Pentium4,
  author = {Hinton, G. and Sager, D. and Upton, M. and Boggs, D. and Carmean,
	D. and Kyker, A. and Roussel, P.},
  title = {The microarchitecture of the Pentium 4 processor},
  journal = {Intel Technology Journal},
  year = {2001},
  month = {February},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{Pentium4Microarchitecture,
  author = {Glenn Hinton and Dave Sager and Mike Upton and Darrell Boggs and
	Doug Carmean and Alan Kyker and Patrice Roussel},
  title = {The Microarchitecture of the {Pentium} 4 Processor},
  journal = {Intel Technology Journal Q1},
  year = {2001}
}

@ARTICLE{Horowitz01:Wire,
  author = {Ron Ho and Kenneth W. Mai and Mark A. Horowitz},
  title = {The Future of Wires},
  journal = {Proceedings of the IEEE},
  year = {2001},
  volume = {89},
  pages = {490--504},
  number = {4},
  month = {April}
}

@INPROCEEDINGS{hpca05:cell,
  author = {H. Peter Hofstee},
  title = {{Power Efficient Processor Architecture and The Cell Processor}},
  booktitle = {Proceedings of the 11th International Conference on High-Performance
	Computer Architecture},
  year = {2005},
  pages = {258--262},
  month = {February}
}

@INPROCEEDINGS{DBLP:conf/vlsid/Horowitz07,
  author = {Mark Horowitz and Elad Alon and Dinesh Patil},
  title = {{Scaling, Power and the Future of CMOS}},
  booktitle = {Electron Devices Meeting, 2005. IEDM Technical Digest},
  year = {2005}
}

@INPROCEEDINGS{Horowitz,
  author = {Mark Horowitz and Elad Alon and Dinesh Patil and Samuel Naffziger
	and Rajesh Kumar and Kerry Bernstein},
  title = {Scaling, Power, and the Future of {CMOS}},
  booktitle = {Proceedings of International Electron Devices Meeting (IEDM)},
  year = {2005},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{scientific:ft,
  title = {{Fault Tolerance in Large-Scale Scientific Computing. Frontiers of
	Parallel Processing for Scientific Computing, Chapter 11}},
  publisher = {SIAM Software, Environments and Tools. Society for Industrial and
	Applied Mathematics},
  year = {2007},
  author = {Patricia Hough and Victoria Howle},
  pages = {233--247}
}

@INPROCEEDINGS{Hrishikesh02:Clock,
  author = {M. S. Hrishikesh and Norman P. Jouppi and Keith Farkas and Doug Burger
	and Stephen W. Keckler and Premkishore Shivakumar},
  title = {The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter
	Delays},
  booktitle = {Proceedings of the 29th Annual International Symposium on Computer
	Architecture},
  year = {2002},
  month = {June}
}

@INPROCEEDINGS{hrishikesh_optimal_2002,
  author = {{M.S.} Hrishikesh and {N.P.} Jouppi and {K.I.} Farkas and D. Burger
	and {S.W.} Keckler and P. Shivakumar},
  title = {The optimal logic depth per pipeline stage is 6 to 8 {FO4} inverter
	delays},
  booktitle = {Computer Architecture, 2002. Proceedings. 29th Annual International
	Symposium on},
  year = {2002},
  pages = {14--24},
  abstract = {Microprocessor clock frequency has improved by nearly 40\% annually
	over the past decade. This improvement has been provided, in equal
	measure, by smaller technologies and deeper pipelines. From our study
	of the {SPEC} 2000 benchmarks, we find that for a high-performance
	architecture implemented in 100 nm technology, the optimal clock
	period is approximately 8 fan-out-of-four {(FO4)} inverter delays
	for integer benchmarks, comprised of 6 {FO4} of useful work and an
	overhead of about 2 {FO4.} The optimal clock period for floating-point
	benchmarks is 6 {FO4.} We find these optimal points to be insensitive
	to latch and clock skew overheads. Our study indicates that further
	pipelining can at best improve performance of integer programs by
	a factor of 2 over current designs. At these high clock frequencies
	it will be difficult to design the instruction issue window to operate
	in a single cycle. Consequently, we propose and evaluate a high-frequency
	design called a segmented instruction window},
  doi = {{10.1109/ISCA.2002.1003558}},
  keywords = {8 fan-out-of-four,clock skew overheads,floating point arithmetic,floating
	point {benchmarks,FO4} inverter delays,integer benchmarks,integer
	programming,integer programs,logic gates,logic testing,microprocessor
	chips,microprocessor clock frequency,optimal clock period,optimal
	logic depth,pipeline stage,segmented instruction {window,SPEC} 2000
	benchmarks},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{DBLP:conf/date/HsiehLB07,
  author = {Tong-Yu Hsieh and Kuen-Jong Lee and Melvin A. Breuer},
  title = {Reduction of detected acceptable faults for yield improvement via
	error-tolerance.},
  booktitle = {DAC 2007, Proceedings of the 44th Design Automation Conference},
  year = {2007},
  pages = {1599-1604},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.acm.org/10.1145/1266366.1266717}
}

@INPROCEEDINGS{hu_approach_2006,
  author = {S. Hu and I. Kim and {M.H.} Lipasti and {J.E.} Smith},
  title = {An approach for implementing efficient superscalar {CISC} processors},
  booktitle = {{High-Performance} Computer Architecture, 2006. The Twelfth International
	Symposium on},
  year = {2006},
  pages = {41--52},
  abstract = {An integrated, hardware/software co-designed {CISC} processor is proposed
	and analyzed. The objectives are high performance and reduced complexity.
	Although the x86 {ISA} is targeted, the overall approach is applicable
	to other {CISC} {ISAs.} To provide high performance on frequently
	executed code sequences, fully transparent dynamic translation software
	decomposes {CISC} superblocks into {RISC-style} micro-ops. Then,
	pairs of dependent micro-ops are reordered and fused into macro-ops
	held in a large, concealed code cache. The macro-ops are fetched
	from the code cache and processed throughout the pipeline as single
	units. Consequently, instruction level communication and management
	are reduced, and processor resources such as the issue buffer and
	register file ports are better utilized. Moreover, fused instructions
	lead naturally to pipelined instruction scheduling (issue) logic,
	and collapsed 3-1 {ALUs} can be used, resulting in much simplified
	result forwarding logic. Steady state performance is evaluated for
	the {SPEC2000} benchmarks, and a proposed x86 implementation with
	complexity similar to a two-wide superscalar processor is shown to
	provide performance (instructions per cycle) that is equivalent to
	a conventional four-wide superscalar processor.},
  doi = {{10.1109/HPCA.2006.1598111}},
  isbn = {1530-0897 },
  keywords = {cache {storage,CISC} superblocks,code cache,code sequences,collapsed
	3-1 {ALU,dynamic} translation software,four-wide superscalar processor,hardware-software
	codesign,instruction level communication,issue buffer,macro-ops,microprocessor
	chips,multiprocessing systems,pipelined instruction scheduling logic,pipeline
	processing,reduced instruction set computing,register file {ports,RISC-style}
	{micro-ops,SPEC2000} benchmarks,superscalar {CISC} processors,two-wide
	superscalar processor,x86 {ISA}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{shiliang_hu_reducing_2006,
  author = {Shiliang Hu and {J.E.} Smith},
  title = {Reducing Startup Time in {Co-Designed} Virtual Machines},
  booktitle = {Computer Architecture, 2006. {ISCA} '06. 33rd International Symposium
	on},
  year = {2006},
  pages = {277--288},
  abstract = {A co-designed virtual machine allows designers to implement a processor
	via a combination of hardware and software. Dynamic binary translation
	converts code written for a conventional (legacy) {ISA} into optimized
	code for an underlying implementation-specific {ISA.} Because translation
	is done dynamically, an important consideration in such systems is
	the startup time for performing the initial translations. Beginning
	with a previously proposed co-designed {VM} that implements the x86
	{ISA,} we study runtime binary translation overhead effects. The
	co-designed x86 virtual machine is based on an adaptive translation
	system that uses a basic block translator for initial emulation and
	a superblock translator for hotspot optimization. We analyze and
	model {VM} startup performance via simulation. We observe that non-hotspot
	emulation via basic block translation is the major part of the startup
	overhead. To reduce startup translation overhead, we follow the co-designed
	hardware/software philosophy and propose hardware assists to dramatically
	accelerate basic block translations. By combining hardware assists
	with balanced translation strategies, the co-designed translation
	system reduces runtime overhead significantly and demonstrates very
	competitive startup performance when compared with conventional processors
	running a set of Windows application benchmarks},
  doi = {{10.1109/ISCA.2006.33}},
  isbn = {1063-6897},
  keywords = {adaptive translation system,basic block translator,codesigned virtual
	machines,dynamic binary translation,hardware-software codesign,hotspot
	optimization,optimising compilers,optimized code,program interpreters,runtime
	binary translation,runtime overhead,startup translation overhead,superblock
	translator,virtual {machines,Windows} application benchmarks},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{hu_using_2004,
  author = {S. Hu and {J.E.} Smith},
  title = {Using dynamic binary translation to fuse dependent instructions},
  booktitle = {Code Generation and Optimization, 2004. {CGO} 2004. International
	Symposium on},
  year = {2004},
  pages = {213--224},
  abstract = {Instruction scheduling hardware can be simplified and easily pipelined
	if pairs of dependent instructions are fused so they share a single
	instruction scheduling slot. We study an implementation of the x86
	{ISA} that dynamically translates x86 code to an underlying {ISA}
	that supports instruction fusing. A microarchitecture that is codesigned
	with the fused instruction set completes the implementation. We focus
	on the dynamic binary translator for such a codesigned x86 virtual
	machine. The dynamic binary translator first cracks x86 instructions
	belonging to hot superblocks into {RISC-style} microoperations, and
	then uses heuristics to fuse together pairs of dependent microoperations.
	Experimental results with {SPEC2000} integer benchmarks demonstrate
	that: (1) the fused {ISA} with dynamic binary translation reduces
	the number of scheduling decisions by about 30\% versus a conventional
	implementation that uses hardware cracking into {RISC} microoperations;
	(2) an instruction scheduling slot needs only hold two source register
	fields even though it may hold two instructions; (3) translations
	generated in the proposed {ISA} consume about 30\% less storage than
	a corresponding fixed-length {RISC-style} {ISA.}},
  doi = {{10.1109/CGO.2004.1281676}},
  keywords = {codesigned x86 virtual machine,dynamic binary translator,fuse dependent
	instructions,fused instruction set,instruction scheduling hardware,instruction
	sets,microarchitecture,processor scheduling,program interpreters,reduced
	instruction set {computing,RISC-style} {microoperations,SPEC2000}
	integer benchmarks,virtual machines,x86 {ISA} implementation},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{testeconomics:itc2009,
  author = {Lin Huang and Qiang Xu},
  title = {Test Economics for Homogeneous Manycore Systems},
  booktitle = {ITC},
  year = {2009},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Huh01:CMP,
  author = {Jaehyuk Huh and Doug Burger and Stephen W. Keckler},
  title = {Exploring the Design Space of Future CMPs},
  booktitle = {The 10th International Conference on ParallelArchitectures and Compilation
	Techniques},
  year = {2001},
  pages = {199-210},
  month = {September}
}

@INPROCEEDINGS{HUH:ASPLOS04,
  author = {Jaehyuk Huh and Jichuan Chang and Doug Burger and Gurindar S. Sohi},
  title = {Coherence Decoupling: Making Use of Incoherence},
  booktitle = {Proceedings of the Eleventh International Conference on Architectural
	Support for Programming Languages ({ASPLOS-XI})},
  year = {2004},
  pages = {97--106},
  month = {October}
}

@INPROCEEDINGS{date07:skadron:pv,
  author = {Eric Humenay and David Tarjan and Kevin Skadron},
  title = {Impact of process variations on multicore performance symmetry},
  booktitle = {DATE '07: Proceedings of the conference on Design, automation and
	test in Europe},
  year = {2007},
  pages = {1653--1658},
  doi = {http://doi.acm.org/10.1145/1266366.1266729},
  isbn = {978-3-9810801-2-4},
  location = {Nice, France}
}

@ARTICLE{Hwu93thesuperblock,
  author = {Wen-mei W. Hwu and Scott A. Mahlke and William Y. Chen and Pohua
	P. Chang and Nancy J. Warter and Roger A. Bringmann and Roland G.
	Ouellette and Richard E. Hank and Tokuzo Kiyohara and Grant E. Haab
	and John G. Holm and Daniel M. Lavery},
  title = {The Superblock: An effective technique for VLIW and superscalar compilation},
  journal = {THE JOURNAL OF SUPERCOMPUTING},
  year = {1993},
  volume = {7},
  pages = {229--248},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Hwu:1987,
  author = {Hwu, W. W. and Patt, Y. N.},
  title = {Checkpoint repair for out-of-order execution machines},
  booktitle = {ISCA '87},
  pages = {18--26},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{error:dft2005,
  author = {Hyukjune Chung, Antonio Ortega},
  title = {{Analysis and Testing for Error Tolerant Motion Estimation}},
  booktitle = {{20th IEEE International Symposium on Defect and Fault Tolerance
	in VLSI Systems}},
  year = {2005},
  pages = {514-522}
}

@BOOK{spu_manual,
  title = {SPU Instruction Set Architecture, Rev. 1.2},
  year = {2007},
  author = {IBM},
  month = january,
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{vast,
  author = {Inoue, H and Yanjing Li and S. Mitra},
  title = {{VAST: Virtualization-Assisted Concurrent Autonomous Self-Test}},
  booktitle = {{ITC}},
  year = {2008},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{itanium,
  title = {Itanium Architecture Software Developer's Manual Rev. 2.3},
  publisher = {http://www.intel.com/design/itanium/manuals/iiasdmanual.htm},
  author = {Intel},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{x86_manual,
  title = {Intel 64 and IA-32 Architectures Software Developer's Manual},
  year = {2011},
  author = {Intel},
  month = april,
  chapter = {Volume 1: Basic Architecture},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{x86_optimization,
  title = {Intel 64 and IA-32 Architectures Optimization Reference Manual},
  year = {2009},
  author = {Intel},
  month = november,
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Ipek2007,
  author = {Ipek, Engin and Kirman, Meyrem and Kirman, Nevin and Martinez, Jose
	F.},
  title = {Core fusion: accommodating software diversity in chip multiprocessors},
  booktitle = {ISCA '07},
  pages = {186--197},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{em:chandrabook,
  title = {Electromigration Reliability, in Design of High-Performance Microprocessor
	Circuits , A. Chandrakasan (ed.)},
  publisher = {{IEEE Press}},
  year = {2000},
  author = {{J. Joseph Clement}},
  url = {citeseer.ist.psu.edu/article/boning00models.html}
}

@ARTICLE{neuman195,
  author = {{J.von Neumann}},
  title = {{Probabilistic Logic and the Synthesis of Reliable Organism from
	Unreliable Components}},
  year = {1965},
  pages = {43--98},
  booktitle = {{Automata Studies, Ann. of Math. Studies, No. 34, Princeton Univ.
	Press}}
}

@ARTICLE{jacob_virtual_1998,
  author = {B. Jacob and T. Mudge},
  title = {Virtual memory in contemporary microprocessors},
  journal = {Micro, {IEEE}},
  year = {1998},
  volume = {18},
  pages = {60--75},
  number = {4},
  abstract = {Here, we consider the memory management designs of a sampling of six
	recent processors, focusing primarily on their architectural differences,
	and hint at optimizations that someone designing or porting system
	software might want to consider. We selected examples from the most
	popular commercial microarchitectures: the {MIPS} R10000, Alpha 21164,
	{PowerPC} 604, {PA-8000,} {UltraSPARC-I,} and Pentium {II.} This
	survey describes how each processor architecture supports the common
	features of virtual memory: address space protection, shared memory,
	and large address spaces},
  doi = {10.1109/40.710872},
  issn = {0272-1732},
  keywords = {Alpha 21164,computer architecture,memory management,microarchitectures,microprocessor
	{chips,MIPS} {R10000,PA-8000,Pentium} {II,PowerPC} 604,storage {management,UltraSPARC-I,virtual}
	memory,virtual storage},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Jacobson1997:Exit,
  author = {Quinn Jacobson and Steve Bennett and Nikhil Sharma and James E. Smith},
  title = {{Control Flow Speculation in Multiscalar Processors}},
  booktitle = {Proceedings of the 3rd International Symposium on High Performance
	Computer Architecture},
  year = {1997},
  pages = {218-229},
  month = Feb
}

@INPROCEEDINGS{browne:TRAC1,
  author = {R. M. Jenevein and J. C. Browne},
  title = {{A control processor for a reconfigurable array computer}},
  booktitle = {Proceedings of the 9th Annual International Symposium on Computer
	Architecture},
  year = {1982},
  pages = {81-89}
}

@INPROCEEDINGS{vlsi:selfchecking:iccd91,
  author = {Jha, N.K. and Wang, S.-J.},
  title = {{ Design and synthesis of self-checking VLSI circuits and systems}},
  booktitle = {{ICCD '91: VLSI in Computers and Processors.}},
  year = {1991},
  pages = {578--581},
  month = {October}
}

@INPROCEEDINGS{thresholdtesting,
  author = {Zhigang Jiang and Sandeep K. Gupta},
  title = {{An ATPG for Threshold Testing: Obtaining Acceptable Yield in Future
	Processes}},
  booktitle = {ITC '02: Proceedings of the 2002 IEEE International Test Conference},
  year = {2002},
  pages = {824},
  isbn = {0-7803-7543-2}
}

@INPROCEEDINGS{JIMENEZ:HPCA01,
  author = {Daniel Jiminez and Calvin Lin},
  title = {Dynamic Branch Prediction with Perceptrons},
  booktitle = {Proceedings of The Seventh International Symposium on High-Performance
	Computer Architecture },
  year = {2001},
  pages = {197--206},
  month = {January}
}

@INPROCEEDINGS{JIMENEZ:ISCA05,
  author = {Daniel A. Jim�nez},
  title = {Piecewise Linear Branch Prediction},
  booktitle = {Proceedings of the 32nd annual International symposium on Computer
	Architecture},
  year = {2005},
  pages = {382--393},
  month = {June}
}

@ARTICLE{variations:devices4,
  author = {Bowman K.A. and Duvall, S.G. and Meindl, J.D.},
  title = {{Impact of die-to-die and within-die parameter fluctuations on the
	maximum clock frequency distribution for gigascale integration}},
  journal = {IEEE Journal of Solid-State Circuits},
  year = {2002},
  volume = {37},
  pages = {183--190},
  month = {February},
  issue = {2}
}

@ARTICLE{obd1,
  author = {Kaczer, B. and Degraeve, R. and Rasras, M. and Van de Mieroop, K.
	and Roussel, P.J. and Groeseneken, G.},
  title = {{Impact of MOSFET gate oxide breakdown on digital circuit operation
	and reliability}},
  journal = {{IEEE Transactions on Electron Devices}},
  year = {2002},
  volume = {49},
  pages = {500--506},
  month = {March},
  issue = {3}
}

@ARTICLE{cell:ibm,
  author = {J. A. Kahle and M. N. Day and H. P. Hofstee and C. R. Johns and T.
	R. Maeurer and D. Shippy},
  title = {Introduction to the {Cell} multiprocessor},
  journal = {IBM Journal of Research and Development},
  year = {2005},
  volume = {49},
  number = {4/5},
  month = {September}
}

@inproceedings{Kailas01cars:a,
 author = {Kailas, Krishnan and Agrawala, Ashok and Ebcioglu, Kemal},
 title = {CARS: A New Code Generation Framework for Clustered ILP Processors},
 booktitle = {Proceedings of the 7th International Symposium on High-Performance Computer Architecture},
 series = {HPCA '01},
 year = {2001},
 isbn = {0-7695-1019-1},
 pages = {133--},
 url = {http://dl.acm.org/citation.cfm?id=580550.876436},
 acmid = {876436},
} 

@INPROCEEDINGS{DBLP:conf/dac/KangKIAR07,
  author = {Kunhyuk Kang and Kee-Jong Kim and Ahmad E. Islam and Mohammad Ashraful
	Alam and Kaushik Roy},
  title = {{Characterization and Estimation of Circuit Reliability Degradation
	under NBTI using On-Line IDDQ Measurement}},
  booktitle = {DAC '07: Proceedings of the 44th Design Automation Conference},
  year = {2007},
  pages = {358-363},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/DAC.2007.375187}
}

@INPROCEEDINGS{imagine:conditionalstreams,
  author = {Ujval J. Kapasi and William J. Dally and Scott Rixner and Peter R.
	Mattson and John D. Owens and Brucek Khailany},
  title = {{Efficient Conditional Operations for Data-parallel Architectures}},
  booktitle = {Proceedings of the 33rd Annual International Symposium on Microarchitecture},
  year = {2000},
  pages = {159-170},
  month = {December}
}

@INPROCEEDINGS{imaginestreamscheduling,
  author = {Ujval J. Kapasi and Peter Mattson and William J. Dally and John D.
	Owens and Brian Towles},
  title = {{Stream Scheduling}},
  booktitle = {Proceedings of the 3rd Workshop on Media and Streaming Processors},
  year = {2001},
  pages = {101-106},
  month = {December}
}

%booktitle={Microarchitecture, 1997. Proceedings., Thirtieth Annual IEEE/ACM International Symposium on}, 
@INPROCEEDINGS{645830, 
author={Chunho Lee and Potkonjak, M. and Mangione-Smith, W.H.}, 
title={MediaBench: a tool for evaluating and synthesizing multimedia and communications systems}, 
booktitle={MICRO},
year={1997}, 
}

@ARTICLE{karp,
  author = {R. M. Karp},
  title = {A characterization of the minimum cycle mean in a digraph},
  journal = {Discrete Mathematics},
  year = {1978},
  volume = {23},
  pages = {309--311},
  issue = {1},
  masid = {1372130}
}

@INPROCEEDINGS{bubblewrap,
  author = {Karpuzcu, Ulya R. and Greskamp, Brian and Torrellas, Josep},
  title = {{The BubbleWrap many-core: popping cores for sequential acceleration}},
  booktitle = {MICRO '09},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{KAXIRAS:HPCA99,
  author = {Stefanos Kaxiras and James R. Goodman},
  title = {Improving {CC-NUMA} performance using Instruction-based Prediction},
  booktitle = {Proc. of the 5th International Symposium on High Performance Computer
	Architecture},
  year = {1999},
  pages = {161--170},
  month = {Jan},
  annote = {Instruction-based prediction is introduced for predicting future
	behavior of load and store instructions in relation to coherent events.
	Three different optimizations are proposed and evaluated namely migratory
	sharing optimization, wide sharing optimization, and a producer-consumer
	optimization based on speculative execution. Using the first two
	optimizations, and instruction-based predictor, using fewer predictor
	entries, is shown to outperform address-based schemes, and low mis-speculation
	rates show promise for performance improvement in the third scheme.
	Instruction-based scheme uses far fewer bits than address-based scheme
	because the total number of static loads and stores in a program
	is much smaller thanits dataset. }
}

@INPROCEEDINGS{KAXIRAS:HPCA00,
  author = {Stefanos Kaxiras and Cliff Young},
  title = {Coherence Communication Prediction in Shared-Memory Multiprocessors},
  booktitle = {Proc. of the 6th International Symposium High Performance Computer
	Architecture},
  year = {2000},
  pages = {156--167},
  annote = {The paper presents a taxonomy of schemes, for predicting the consumers
	of shared data, in a uniform space. Statistical techniques from epidemiological
	screening and polygraph testing are applied to better measure the
	effectiveness of sharing prediction schemes and simulation results
	of the accuracy of a practical subset of the space of schemes in
	the taxonomy are provided and analyzed to see which components of
	each scheme contribute the most to prediction accuracy. The authors
	use both sensitivity and PVP to measure the efficacy of sharing prediction
	schemes and study tradeoffs. High PVP schemes have low sensitivity
	and miss many opportunities for sharing but generate low extra traffic.
	High sensitivity schemes win more often in absolute terms but also
	generate more traffic. Thus there is a badnwidth-latency tradefoff:
	With high bandwidth we should use a high sensitivity scheme.}
}

@INPROCEEDINGS{isscc03,
  author = {Stephen W. Keckler and Doug Burger and Charles R. Moore and Ramadass
	Nagarajan and Karthikeyan Sankaralingam and Vikas Agarwal and M.S.
	Hrishikesh and Nitya Ranganathan and Premkishore Shivakumar},
  title = {{A Wire-Delay Scalable Microprocessor Architecture for High Performance
	Systems}},
  booktitle = {Proceedings of the 2003 International Solid-State Circuits Conference},
  year = {2003},
  month = {February}
}

@INPROCEEDINGS{isscc03:GRID,
  author = {Stephen W. Keckler and Doug Burger and Charles R. Moore and Ramadass
	Nagarajan and Karthikeyan Sankaralingam and Vikas Agarwal and M.S.
	Hrishikesh and Nitya Ranganathan and Premkishore Shivakumar},
  title = {{A Wire-Delay Scalable Microprocessor Architecture for High Performance
	Systems}},
  booktitle = {Proceedings of the International Solid-State Circuits Conference
	(ISSCC)},
  year = {2003}
}

@INPROCEEDINGS{Keckler03:ISSCC,
  author = {Stephen W. Keckler and Doug Burger and Charles R. Moore and Ramadass
	Nagarajan and Karthikeyan Sankaralingam and Vikas Agarwal and M.S.
	Hrishikesh and Nitya Ranganathan and Premkishore Shivakumar},
  title = {A Wire-Delay Scalable Microprocessor Architecture for High-Performance
	Systems},
  booktitle = {Proceedings of the 2003 International Solid-State Circuits Conference},
  year = {2003},
  month = {February}
}

@INPROCEEDINGS{isca92:keckler,
  author = {Stephem W. Keckler and William J. Dally},
  title = {{Processor coupling: integrating compile time and runtime scheduling
	for parallelism}},
  booktitle = {Proceedings of the 19th Annual International Symposium on Computer
	Architecture},
  year = {1992},
  pages = {202--213},
  month = {June},
  publisher = {ACM Press},
  location = {Queensland, Australia}
}

@MISC{KELLER:PAT03,
  author = {James B. Keller and Ramsey W. Haddad and Stephan G. Meier},
  title = {Scheduler which discovers non-speculative nature of an instruction
	after issuing and reissues the instruction},
  howpublished = {United States Patent 6,564,315},
  month = {May},
  year = {2003},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{KELLER:PAT03,
  author = {James B. Keller and Ramsey W. Haddad and Stephan G. Meier},
  title = {Scheduler which discovers non-speculative nature of an instruction
	after issuing and reissues the instruction},
  howpublished = {United States Patent 6,564,315},
  month = {May},
  year = {2003}
}

@INPROCEEDINGS{rigel,
  author = {Kelm, John H. and Johnson, Daniel R. and Johnson, Matthew R. and
	Crago, Neal C. and Tuohy, William and Mahesri, Aqeel and Lumetta,
	Steven S. and Frank, Matthew I. and Patel, Sanjay J.},
  title = {Rigel: An architecture and scalable programming interface for a 1000-core
	accelerator},
  booktitle = {ISCA '09},
  pages = {140--151},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{IEEEMICRO03:Hypertransport,
  author = {Chetana N. Keltcher and Kevin J. McGrath and Ardsher Ahmed and Pat
	Conway},
  title = {The AMD Opteron Processor for Multiprocessor Servers},
  journal = {IEEE Micro},
  year = {2003},
  volume = {23},
  pages = {66--76},
  number = {2},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MM.2003.1196116},
  issn = {0272-1732},
  publisher = {IEEE Computer Society Press}
}

@INPROCEEDINGS{lefurgy:power2007,
  author = {Jeffrey O. Kephart and Hoi Chan and Rajarshi Das and David W. Levine
	and Gerald Tesauro and Freeman Rawson and Charles Lefurgy},
  title = {{Coordinating multiple autonomic managers to achieve specified power-performance
	tradeoffs}},
  booktitle = {{ICAC '07: 4th IEEE Conference on Autonomic Computing}},
  year = {2007}
}

@ARTICLE{Kessler1999:21264,
  author = {R.E. Kessler},
  title = {The {A}lpha 21264 Microprocessor},
  journal = {IEEE Micro},
  year = {1999},
  volume = {19},
  pages = {24-36},
  number = {2},
  month = {March/April}
}

@ARTICLE{Kessler99alpha,
  author = {R. Kessler},
  title = {The {Alpha} 21264 Microprocessor},
  journal = {IEEE Micro},
  year = {1999},
  volume = {19},
  pages = {24-36},
  number = {2},
  month = {March}
}

@ARTICLE{Khailany2001:Imagine,
  author = {Brucek Khailany and William J. Dally and Scott Rixner and Ujval J.
	Kapasi and Peter Mattson and Jin Namkoong and John D. Owens and Brian
	Towles and Andrew Chang},
  title = {Imagine: Media Processing with Streams},
  journal = {IEEE Micro},
  year = {2001},
  volume = {21},
  pages = {35-46},
  number = {2},
  month = {March/April}
}

@INPROCEEDINGS{ASPLOS2002:NUCA,
  author = {Changkyu Kim and Doug Burger and Stephen W. Keckler},
  title = {{An Adaptive, Non-Uniform Cache Structure for Wire-Delay Dominated
	On-Chip Caches}},
  booktitle = {Proceedings of the 10th International Conference on Architectural
	Support for Programmin Languages and Operating Systems},
  year = {2002},
  pages = {211-222},
  month = {October}
}

@INPROCEEDINGS{DBLP:conf/iolts/KimHKBR05,
  author = {Chris H. Kim and Steven Hsu and Ram Krishnamurthy and Shekhar Borkar
	and Kaushik Roy},
  title = {{Self Calibrating Circuit Design for Variation Tolerant VLSI Systems.}},
  booktitle = {IOLTS '05: 11th IEEE International On-Line Testing Symposium},
  year = {2005},
  pages = {100--105},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/IOLTS.2005.63}
}

@ARTICLE{DBLP:journals/tvlsi/KimRHKB06,
  author = {Chris H. Kim and Kaushik Roy and Steven Hsu and Ram Krishnamurthy
	and Shekhar Borkar},
  title = {{A process variation compensating technique with an on-die leakage
	current sensor for nanometer scale dynamic circuits}},
  journal = {IEEE Transactions on VLSI Systems},
  year = {2006},
  volume = {14},
  pages = {646-649},
  number = {6},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878226}
}

@INPROCEEDINGS{ildp,
  author = {Ho-Seop Kim and James E. Smith},
  title = {{An Instruction Set and Microarchitecture for Instruction Level Distributed
	Processing}},
  booktitle = {Proceedings of the 29th Annual International Symposium on Computer
	Architecture},
  year = {2002},
  pages = {71-80},
  month = {June}
}

@INPROCEEDINGS{KIM:HPCA04,
  author = {Ilhyun Kim and Mikko Lipasti},
  title = {Understanding Scheduling Replay Schemes},
  booktitle = {Proceedings of The Tenth International Symposium on High-Performance
	Computer Architecture (HPCA'04)},
  year = {2004},
  pages = {138--147},
  month = {December}
}

@INPROCEEDINGS{kim_1995,
  author = {J.-H. Kim and N. Vaidya},
  title = {Recoverable Distributed Shared Memory Using the Competitive Update
	Protocol},
  booktitle = {Pacific Rim International Symposium on Fault-Tolerant Systems},
  year = {1995},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{PV:optimal-pipeline:2005,
  author = {Nam Sung Kim and Taeho Kgil and K. Bowman and V. De and T. Mudge},
  title = {Total power-optimal pipelining and parallel processing under process
	variations in nanometer technology},
  booktitle = {{ICCAD '05: Proceedings of the 2005 International conference on Computer-aided
	design}},
  year = {2005},
  pages = {535--540},
  isbn = {0-7803-9254-X},
  location = {San Jose, CA}
}

@ARTICLE{Kim:2006:ERI:1152649.1152653,
  author = {Kim, Seon Wook and Ooi, Chong-Liang and Eigenmann, Rudolf and Falsafi,
	Babak and Vijaykumar, T. N.},
  title = {Exploiting reference idempotency to reduce speculative storage overflow},
  journal = {ACM Trans. Program. Lang. Syst.},
  year = {2006},
  volume = {28},
  pages = {942--965},
  month = {September},
  issue = {5},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{fast_dvfs,
  author = {Wonyoung Kim and Meeta Gupta and Gu-Yeon Wei and David Brooks},
  title = {System level analysis of fast, per-core {DVFS} using on-chip switching
	regulators},
  booktitle = {HPCA '08},
  pages = {213-224},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{minnespec,
  author = {AJ KleinOsowski and David J. Lilja},
  title = {{Computer Architecture Letters, Volume 1, June, 2002}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{minnespec,
  author = {AJ KleinOsowski and David J. Lilja},
  title = {{Computer Architecture Letters, Volume 1, June, 2002}}
}

@ARTICLE{Kongetira05:Niagara,
  author = {Poonacha Kongetira and Karthirgamar Aingaran and Kunle Olukotun},
  title = {Niagara: A 32-Way Multithreaded {Sparc} Processor},
  journal = {IEEE Micro},
  year = {2005},
  volume = {25},
  pages = {21-29},
  number = {2},
  month = {March/April}
}

@INPROCEEDINGS{vectoriram,
  author = {C. Kozyrakis and J. Gebis and D. Martin and S. Williams and I. Mavroidis
	and S. Pope and D. Jones and D. Patterson and K. Yelick},
  title = {{Vector IRAM: A Media-oriented Vector Processor with Embedded DRAM}},
  booktitle = {12th Hot Chips Conference},
  year = {2000},
  month = {August}
}

@INPROCEEDINGS{Kozyrakis:ISCA03,
  author = {Christos Kozyrakis and David Patterson},
  title = {Overcoming the Limitations of Conventional Vector Processors},
  booktitle = {Proceedings of the 30th Annual International Symposium on Computer
	Architecture},
  year = {2003},
  pages = {399-409},
  month = {June}
}

% booktitle = {Proceedings of the 31st International Symposium on Computer Architecture},
@INPROCEEDINGS{scaleVT,
  author = {Ronny Krashinsky and Christopher Batten and Mark Hampton and Steve
	Gerding and Brian Pharris and Jared Casper and Krste Asanovic},
  title = {The Vector-Thread Architecture.},
  booktitle = {ISCA},
  year = {2004},
}

@INPROCEEDINGS{kreger-stickles_quantum_2008,
  author = {Kreger-Stickles,, Lucas and Oskin,, Mark},
  title = {Microcoded Architectures for Ion-Tap Quantum Computers},
  booktitle = {ISCA-35},
  year = {2008},
  pages = {165--176},
  doi = {http://dx.doi.org/10.1109/ISCA.2008.28},
  isbn = {978-0-7695-3174-8},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{MPR05:aegia,
  author = {Kevin Krewell},
  title = {{Startup Aegia Accelerate Reality}},
  journal = {Microprocessor Report},
  year = {2005},
  volume = {19},
  number = {4},
  month = {April}
}

@ARTICLE{Sun04:Niagara,
  author = {Kevin Krewell},
  title = {Sun's {N}iagara Pours on the Cores},
  journal = {Microprocessor Report},
  year = {2004},
  volume = {18},
  pages = {11-13},
  number = {9},
  month = {September}
}

@ARTICLE{mprextremeprocessors,
  author = {Kevin Krewell},
  title = {{IDF Delivers Extreme Surprises}},
  journal = {Microprocessor Report},
  year = {2003},
  volume = {17},
  pages = {7-8},
  number = {10},
  month = {October}
}

@BOOK{Kroening-Strichman,
  title = {Decision Procedures: An Algorithmic Point of View},
  publisher = {Springer},
  year = {2010},
  author = {Daniel Kroening and Ofer Strichman},
  month = {December}
}

@INPROCEEDINGS{dekruijf_dsn,
  author = {Marc de Kruijf and Shuou Nomura and Karthikeyan Sankaralingam},
  title = {A Unified Model for Timing Speculation: Evaluating the Impact of
	Technology Scaling, {CMOS} Design Style, and Fault Recovery Mechanism},
  booktitle = {DSN '10},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{relax,
  author = {Marc de Kruijf and Shuou Nomura and Karthikeyan Sankaralingam},
  title = {Relax: An Architectural Framework for Software Recovery of Hardware
	Faults},
  booktitle = {ISCA '10},
  year = {2010},
  owner = {karu},
  timestamp = {2011.10.31}
}

@TECHREPORT{relax:tr,
  author = {Marc de Kruijf and Shuou Nomura and Karthikeyan Sankaralingam},
  title = {Design, Modeling, and Evaluation of the {Relax} Architectural Framework},
  institution = {University of Wisconsin-Madison, Department of Computer Sciences},
  year = {2010},
  type = {Technical Report},
  number = {{TR-1672}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{dekruijf_exploring_2009,
  author = {Marc de Kruijf and Karu Sankaralingam},
  title = {Exploring the Synergy of Emerging Workloads and Silicon Reliability
	Trends},
  booktitle = {SELSE '09},
  owner = {karu},
  timestamp = {2011.10.31}
}

@TECHREPORT{idem-compiler-tr,
  author = {Marc de Kruijf and Karthikeyan Sankaralingam},
  title = {Compiler Construction of Idempotent Regions},
  institution = {University of Wisconsin-Madison, Department of Computer Sciences},
  year = {2011},
  type = {Technical Report},
  number = {{TR-1700}},
  owner = {karu},
  school = {The University of Wisconsin-Madison},
  timestamp = {2011.10.31}
}

@TECHREPORT{de_kruijf_mapreduce_2007,
  author = {Marc de Kruijf and Karthikeyan Sankaralingam},
  title = {{MapReduce} for the Cell {B.E.} Architecture},
  institution = {University of Wisconsin - Madison},
  year = {2007},
  type = {Technical Report},
  number = {{TR-2007-1625}},
  keywords = {{PARSEC}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Kuhn,
  author = {Kelin J. Kuhn},
  title = {Moore�s Law Past 32nm: The Challenges in Physics and Technology Scaling},
  booktitle = {International Conference on Solid Sate Devices and Materials (SSDM)},
  year = {2009},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{kulkarni_lonestar_2007,
  author = {Kulkarni,, Milind and Pingali,, Keshav and Walter,, Bruce and Ramanarayanan,,
	Ganesh and Bala,, Kavita and Chew,, L. Paul},
  title = {Optimistic parallelism requires abstractions},
  booktitle = {PLDI '07},
  pages = {211--222},
  owner = {karu},
  timestamp = {2011.10.31}
}

@inproceedings{pact10:plug,
 author = {Kumar, Amit and De Carli, Lorenzo and Kim, Sung Jin and de Kruijf, Marc and Sankaralingam, Karthikeyan and Estan, Cristian and Jha, Somesh},
 title = {Design and implementation of the PLUG architecture for programmable and efficient network lookups},
 booktitle = {Proceedings of the 19th international conference on Parallel architectures and compilation techniques},
 series = {PACT '10},
 year = {2010},
 isbn = {978-1-4503-0178-7},
 location = {Vienna, Austria},
 pages = {331--342},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1854273.1854316},
 doi = {10.1145/1854273.1854316},
 acmid = {1854316}
} 


@INPROCEEDINGS{singleISACMP,
  author = {Rakesh Kumar and Keith I. Farkas and Norman P. Jouppi and Parthasarathy
	Ranganathan and Dean M. Tullsen},
  title = {{Single-ISA Heterogeneous Multi-Core Architectures: The Potential
	for Processor Power Reduction}},
  booktitle = {Proceedings of the 36th Annual International Symposium on Microarchitecture},
  year = {2003},
  pages = {81-92},
  month = {June}
}

@INPROCEEDINGS{conjoinedcmp:micro04,
  author = {Rakesh Kumar and Norman P. Jouppi and Dean M. Tullsen},
  title = {Conjoined-Core Chip Multiprocessing},
  booktitle = {MICRO},
  year = {2004},
  pages = {195-206}
}

@INPROCEEDINGS{kumar_carbon:_2007,
  author = {Sanjeev Kumar and Christopher J. Hughes and Anthony Nguyen},
  title = {Carbon: architectural support for fine-grained parallelism on chip
	multiprocessors},
  booktitle = {ISCA '07},
  pages = {162--173},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{kumar:dft2003,
  author = {Vinu Vijay Kumar and John Lach},
  title = {Heterogeneous Redundancy for Fault and Defect Tolerance with Complexity
	Independent Area Overhead},
  booktitle = {DFT '03: Proceedings of the 18th IEEE International Symposium on
	Defect and Fault Tolerance in VLSI Systems},
  year = {2003},
  pages = {571},
  isbn = {0-7695-2042-1}
}

@ARTICLE{kung_optimistic_1981,
  author = {H. T. Kung and John T. Robinson},
  title = {On optimistic methods for concurrency control},
  journal = {{ACM} Trans. Database Syst.},
  year = {1981},
  volume = {6},
  pages = {213--226},
  number = {2},
  abstract = {Most current approaches to concurrency control in database systems
	rely on locking of data objects as a control mechanism. In this paper,
	two families of nonlocking concurrency controls are presented. The
	methods used are “optimistic” in the sense that they rely mainly
	on transaction backup as a control mechanism, “hoping” that conflicts
	between transactions will not occur. Applications for which these
	methods should be more efficient than locking are discussed.},
  doi = {10.1145/319566.319567},
  keywords = {concurrency controls,databases,transaction processing},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=319567}
}

@ARTICLE{shardavidson,
  author = {{L.E. Shar and E.S. Davidson}},
  title = {{A Multiminiprocessor System Implemented Through Pipelining}},
  journal = {{IEEE Computer}},
  volume = {7},
  pages = {42-51},
  issue = {2}
}

@INPROCEEDINGS{dynamic-dmr-dsn-2007,
  author = {LaFrieda, Christopher and Ipek, Engin and Martinez, Jose F. and Manohar,
	Rajit},
  title = {Utilizing Dynamically Coupled Cores to Form a Resilient Chip Multiprocessor},
  booktitle = {DSN '07},
  year = {2007},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{LAI:ISCA99,
  author = {A-C. Lai and B. Falsafi},
  title = {Memory Sharing Predictor: The Key to a Speculative Coherent {DSM}},
  booktitle = {Proceedings of the 26th Annual Int'l Symp. on Computer Architecture
	({ISCA}'99)},
  year = {1999},
  pages = {172--183},
  month = {May},
  annote = {The paper proposes Memory Sharing Predictors (MSPs), papttern-based
	predictors to learn and predict coherence activity in DSM. MSP predicts
	only the remote memory access and not the subsequent coherence messages
	invoked by the access (acknowledgements). Simulation results show
	MSPs improve prediction accuracy by 81-93\% over general message
	predictors while requiring less storage overhead. The papaer also
	presents the design and evaluation of a pattern-basedd predictor
	for a DSM, which reduces execution time by 12\% in shared memory
	applications by performing speculative read requests alone. MSPS
	use two techniques to trigger speculation. Speculative Write Invalidation
	(SWI) heuristic predicts when a producer is done writing, invalidates
	the copy speculatively, and forwards the block to the consumers.
	The second technique uses read requests from first consumer to forward
	copies to the other consumers. The read request technique results
	in 8\% average and 17\% max reduction in execution time. The SWI
	approach reduces execution time on average by 12\% and at best 24\%.}
}

@ARTICLE{dfmrules:2006b,
  author = {Liebmann Lars and Mansfield Scott and Han Geng and Culp James and
	Hibbeler Jason and Tsai Roger},
  title = {{Reducing DFM to practice: the lithography manufacturability assessor}},
  journal = {{Proceedings of the SPIE, Design and Process Integration for Microelectronic
	Manufacturing IV. Edited by Alfred K. K. Wong and Vivek K. Singh}},
  year = {2006},
  volume = {6156},
  pages = {178--189}
}

@INPROCEEDINGS{llvm,
  author = {Chris Lattner and Vikram Adve},
  title = {{LLVM}: A Compilation Framework for Lifelong Program Analysis \&
	Transformation},
  booktitle = {CGO '04},
  pages = {75-88},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{lattner_automatic_2005,
  author = {Chris Lattner and Vikram Adve},
  title = {Automatic pool allocation: improving performance by controlling data
	structure layout in the heap},
  journal = {{SIGPLAN} Not.},
  year = {2005},
  volume = {40},
  pages = {129--142},
  number = {6},
  abstract = {This paper describes Automatic Pool Allocation, a transformation framework
	that segregates distinct instances of heap-based data structures
	into seperate memory pools and allows heuristics to be used to partially
	control the internal layout of those data structures. The primary
	goal of this work is performance improvement, not automatic memory
	management, and the paper makes several new contributions. The key
	contribution is a new compiler algorithm for partitioning heap objects
	in imperative programs based on a context-sensitive pointer analysis,
	including a novel strategy for correct handling of indirect (and
	potentially unsafe) function calls. The transformation does not require
	type safe programs and works for the full generality of C and C++.
	Second, the paper describes several optimizations that exploit data
	structure partitioning to further improve program performance. Third,
	the paper evaluates how memory hierarchy behavior and overall program
	performance are impacted by the new transformations. Using a number
	of benchmarks and a few applications, we find that compilation times
	are extremely low, and overall running times for heap intensive programs
	speed up by 10-25\% in many cases, about 2x in two cases, and more
	than 10x in two small benchmarks. Overall, we believe this work provides
	a new framework for optimizing pointer intensive programs by segregating
	and controlling the layout of heap-based data structures.},
  doi = {10.1145/1064978.1065027},
  keywords = {compilers},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1064978.1065027&coll=ACM&dl=ACM}
}

@INPROCEEDINGS{LEBECK:DSI95,
  author = {Alvin R. Lebeck and David A. Wood},
  title = {Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory
	Multiprocessors},
  booktitle = {IEEE/ACM International Symposium on Computer Architecture (ISCA)},
  year = {1995},
  month = {June}
}

@INPROCEEDINGS{LEE:MICRO97,
  author = { Chih-Chieh Lee and I-Cheng K. Chen and Trevor N. Mudge},
  title = {The bi-mode branch predictor },
  booktitle = {Proceedings of the 30th Annual ACM/IEEE International Symposium on
	Microarchitecture},
  year = {1997},
  pages = {4--13},
  month = {December}
}

@ARTICLE{lee-sdf,
  author = {Edward A. Lee and David G. Messerschmitt},
  title = {Synchronous Data Flow},
  journal = {Proceedings of the IEEE},
  year = {1987},
  volume = {7},
  pages = {1235-1245},
  number = {9},
  month = {September}
}

@INPROCEEDINGS{Lee,
  author = {Jeong-Gun Lee and Eungu Jung and Wook Shin},
  title = {An Asymptotic Performance/Energy Analysis and Optimization of Multi-Core
	Architectures},
  booktitle = {Proceedings of the 10th International Conference on Distributed Computing
	and Networking (ICDCN)},
  year = {2009},
  pages = {85--90},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{LEE:COMPUTER84,
  author = {J. K. L. Lee and A. J. Smith},
  title = {Branch Prediction Strategies and Branch Target Buffer Design},
  journal = {IEEE Computer},
  year = {1984},
  volume = {17},
  number = {1},
  month = {Jan}
}

@INPROCEEDINGS{errorrate:itc2005,
  author = {Kuen-Jong Lee and Tong-Yu Hsieh and Melvin A. Breuer},
  title = {{A novel test methodology based on error-rate to support error-tolerance}},
  booktitle = {{ITC '05: Proceedings International Test Conference}},
  year = {2005},
  month = {November}
}

@ARTICLE{extn:max2,
  author = {Ruby B. Lee},
  title = {{Subword Parallelism with MAX-2}},
  journal = {IEEE Micro},
  year = {1996},
  volume = {16},
  pages = {51-59},
  number = {4},
  address = {Los Alamitos, CA, USA},
  doi = {http://doi.ieeecomputersociety.org/10.1109/40.526925},
  issn = {0272-1732},
  publisher = {IEEE Computer Society}
}

@INPROCEEDINGS{Lee:ISCA10,
  author = {Victor W. Lee and Changkyu Kim and Jatin Chhugani and Michael Deisher
	and Daehyun Kim and Anthony D. Nguyen and Nadathur Satish and Mikhail
	Smelyanskiy and Srinivas Chennupaty and Per Hammarlund and Ronak
	Singhal and Pradeep Dubey},
  title = {Debunking the 100X GPU vs. CPU myth: an evaluation of throughput
	computing on CPU and GPU},
  booktitle = {ISCA '10},
  pages = {451-460},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{ERIC:2003,
  author = {Yew-San Lee and Ong K.-K. and Chen-Yi Lee},
  title = {{Error-resilient image coding (ERIC) with smart-IDCT error concealment
	technique for wireless multimedia transmission}},
  journal = {IEEE Transactions on Circuits and Systems for Video Technology},
  year = {2003},
  volume = {13},
  pages = {176--181},
  number = {2}
}

@INPROCEEDINGS{circuit_failure_prediction_modeling,
  author = {Lee, YungHuei and Mielke, Neal and Agostinelli, Marty and Gupta,
	Sukirti and Lu, Ryan and McMahon, William},
  title = {Prediction of Logic Product Failure Due To Thin-Gate Oxide Breakdown},
  booktitle = {IRPS},
  year = {2006},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{obdproduct,
  author = {Yung-Huei Lee and Neal Mielke and Marty Agostinelli and Sukirti Gupta
	and Ryan Lu and William McMahon},
  title = {{Prediction of Logic Product Failure Due To Thin-Gate Oxide Breakdown}},
  booktitle = {Proceedings Reliability Physics Symposium},
  year = {2006},
  pages = {18--28},
  month = {March}
}

@ARTICLE{lehman_efficient_1981,
  author = {Philip L. Lehman and s. Bing Yao},
  title = {Efficient locking for concurrent operations on B-trees},
  journal = {{ACM} Trans. Database Syst.},
  year = {1981},
  volume = {6},
  pages = {650--670},
  number = {4},
  abstract = {The B-tree and its variants have been found to be highly useful (both
	theoretically and in practice) for storing large amounts of information,
	especially on secondary storage devices. We examine the problem of
	overcoming the inherent difficulty of concurrent operations on such
	structures, using a practical storage model. A single additional
	“link” pointer in each node allows a process to easily recover from
	tree modifications performed by other concurrent processes. Our solution
	compares favorably with earlier solutions in that the locking scheme
	is simpler (no read-locks are used) and only a (small) constant number
	of nodes are locked by any update process at any given time. An informal
	correctness proof for our system is given.},
  doi = {10.1145/319628.319663},
  keywords = {b-tree,concurrenct algorithms,concurrency controls,consistencey,correctness,database,data
	structures,index organizations,locking protocols,multiway search
	trees},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=319628.319663&coll=GUIDE&dl=GUIDE&CFID=28076343&CFTOKEN=10653453}
}

@INPROCEEDINGS{ALPHA,
  author = {Leibholz, D. and Razdan, R.},
  title = {The Alpha 21264: a 500 MHz out-of-order execution microprocessor
	},
  booktitle = {Compcon '97},
  pages = {28 -36},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{LEIBHOLZ:PAT00,
  author = {Daniel Lawrence Leibholz and Sven Eric Meier and James Arthur Farrell
	and Timothy Charles Fischer and Derrick Robert Meyer},
  title = { Speculative issue of instructions under a load miss shadow},
  howpublished = {United States Patent 6,098,166},
  month = {August},
  year = {2000}
}

@MISC{LEIBHOLZ:PAT00,
  author = {Daniel Lawrence Leibholz and Sven Eric Meier and James Arthur Farrell
	and Timothy Charles Fischer and Derrick Robert Meyer},
  title = { Speculative issue of instructions under a load miss shadow},
  howpublished = {United States Patent 6,098,166},
  month = {August},
  year = {2000},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{LEPAK:ASPLOS02,
  author = {Kevin M. Lepak and Mikko H. Lipasti},
  title = {Temporally Silent Stores},
  booktitle = {Proceedings of the Tenth International Conference on Architectural
	Support for Programming Languages and Operating Systems ({ASPLOS})},
  year = {2002},
  month = {Oct},
  annote = {Define temporally silent stores as stores that change the value in
	memory temporarily, and subsequently return a value of interest to
	the memory location. Show that i the limit, upto 45\% of communication
	misses in scientific and commercial applications can be eliminated
	by exploiting values that change only temporarily. With a simple
	extension to MESI protocol, temporally silent stores are detected
	and the coherence traffic they generate are eliminated resulting
	in elimination of 42\% of communication misses. The author perform
	studies which indicate that the operating system is involved heavily
	in temporal silence, in both commercial and scientific workloads.}
}

@INPROCEEDINGS{LEPAK:ISCA00,
  author = {Kevin M. Lepak and Mikko H. Lipasti},
  title = {On the value locality of store instructions},
  booktitle = {{Proceedings of the 27th Annual International Symposium on Computer
	Architecture}},
  year = {2000},
  pages = {182-191},
  annote = {The paper suggests microarchitectural store handling techniques for
	handling the value locality of stores. The authors examine multiprocessor
	architectures to evaluate the effectiness of these techniques in
	reducing multiprocessor data and address bus traffic. The authors
	also show that squashing of silent stores (Stores that do not affect
	the state of the machine they are executed on) can provide uniprocessor
	speedups greater than the addition of store-to-load forwarding. }
}

@ARTICLE{leverich_comparing_2007,
  author = {Jacob Leverich and Hideho Arakida and Alex Solomatnikov and Amin
	Firoozshahian and Mark Horowitz and Christos Kozyrakis},
  title = {Comparing memory systems for chip multiprocessors},
  journal = {{SIGARCH} Comput. Archit. News},
  year = {2007},
  volume = {35},
  pages = {358--368},
  number = {2},
  doi = {10.1145/1273440.1250707},
  keywords = {chip multiprocessors,coherent caches,locality optimizations,parallel
	programming,streaming memory},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1273440.1250707}
}

@ARTICLE{multi_retry,
  author = {Li, Chung-Chi Jim and Chen, Shyh-Kwei and Fuchs, W. Kent and Hwu,
	Wen-Mei W.},
  title = {Compiler-Based Multiple Instruction Retry},
  journal = {IEEE Transactions on Computers},
  year = {1995},
  volume = {44},
  pages = {35--46},
  number = {1},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{catch,
  author = {Li, C.-C. J. and Fuchs, W. K.},
  title = {{CATCH} -- {C}ompiler-assisted techniques for checkpointing},
  booktitle = {FTCS '90},
  pages = {74 -81},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Li_hybridoperand,
  author = {Dong Li and Behnam Robatmili and Sibi Govindan and Doug Burger and
	Steve Keckler},
  title = {Hybrid Operand Communication for Dataflow Processors},
  booktitle = {PESPMA Workshop 2009}
}

@INPROCEEDINGS{advezhou:SELSE2007,
  author = {Man-Lap Li and Pradeep Ramachandran and Sarita Adve and Vikram Adve
	and Yuanyuan Zhou},
  title = {{Towards a Software-Hardware Co-Designed Resilient System}},
  booktitle = {{Silicon Errors in Logic - System Effects Workshop}},
  year = {2007},
  month = {April}
}

@INPROCEEDINGS{swat,
  author = {Li, Man-Lap and Ramachandran, Pradeep and Sahoo, Swarup Kumar and
	Adve, Sarita V. and Adve, Vikram S. and Zhou, Yuanyuan},
  title = {Understanding the propagation of hard errors to software and implications
	for resilient system design},
  booktitle = {ASPLOS XIII},
  year = {2008},
  pages = {265--276},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{li_towardssoftware-hardware_2007,
  author = {M. L. Li and P. Ramachandran and S. V. Adve and V. S. Adve and Y.
	Zhou},
  title = {Towards a {Software-Hardware} {Co-Designed} Resilient System},
  booktitle = {Silicon Errors in Logic - System Effects Workshop},
  year = {2007},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{McPAT,
  author = {Li, Sheng and Ahn, Jung Ho and Strong, Richard D. and Brockman, Jay
	B. and Tullsen, Dean M. and Jouppi, Norman P.},
  title = {McPAT: an integrated power, area, and timing modeling framework for
	multicore and manycore architectures},
  booktitle = {MICRO '09},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{mrf:1995,
  title = {{Markov Random Field Modeling in Computer Vision}},
  publisher = {Berlin: Springer-Verlag},
  year = {1995},
  author = {S. Z. Li}
}

@INPROCEEDINGS{li_online_2008,
  author = {Xiaodong Li and Sarita V. Adve and Pradip Bose and Jude A. Rivers},
  title = {Online Estimation of Architectural Vulnerability Factor for Soft
	Errors},
  booktitle = {Computer Architecture, 2008. {ISCA} '08. 35th International Symposium
	on},
  year = {2008},
  pages = {341--352},
  doi = {{10.1109/ISCA.2008.9}},
  isbn = {1063-6897},
  keywords = {{AVF} estimation,fault tolerance,processor reliability,soft error},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{li_application-level_2007,
  author = {Xuanhua Li and Donald Yeung},
  title = {Application-Level Correctness and its Impact on Fault Tolerance},
  booktitle = {HPCA '07},
  pages = {181--192},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{application-level-correctness,
  author = {X. Li and D. Yeung},
  title = {{Application-Level Correctness and its Impact on Fault Tolerance}},
  booktitle = {HPCA '07},
  year = {2007},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{li_exploiting_2006,
  author = {X. Li and D. Yeung},
  title = {Exploiting soft computing for increased fault tolerance},
  booktitle = {Workshop on Architectural Support for Gigascale Integration},
  year = {2006},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{softcomputing:asgi2006,
  author = {Xuanhua Li and Donald Yeung},
  title = {{Exploiting Soft Computing for Increased Fault Tolerance}},
  booktitle = {{Workshop on Architectural Support for Gigascale Integration}},
  year = {2006},
  month = {June}
}

@INPROCEEDINGS{Li,
  author = {Yingmin Li and Benjamin Lee and David Brooks and Zhigang Hu and Kevin
	Skadron},
  title = {{CMP} Design Space Exploration Subject to Physical Contraints},
  booktitle = {HPCA '6)},
  pages = {17--28},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{casp,
  author = {Li, Yanjing and Makar, Samy and Mitra, Subhasish},
  title = {CASP: concurrent autonomous chip self-test using stored test patterns},
  booktitle = {DATE '08},
  pages = {885--890},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{li_understandingpropagation_2008,
  author = {{Man-Lap} Li and Pradeep Ramachandran and Swarup Kumar Sahoo and
	Sarita V. Adve and Vikram S. Adve and Yuanyuan Zhou},
  title = {Understanding the propagation of hard errors to software and implications
	for resilient system design},
  booktitle = {ASPLOS '08},
  pages = {265--276},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{liangparameter,
  author = {Xiaoyao Liang and David Brooks},
  title = {Microarchitecture parameter selection to optimize system performance
	under process variation},
  booktitle = {{ICCAD '06: Proceedings of the 2006 International Conference on Computer-Aided
	Design}},
  year = {2006},
  pages = {429--436},
  publisher = {ACM Press},
  doi = {http://doi.acm.org/10.1145/1233501.1233587},
  isbn = {1-59593-389-1},
  location = {San Jose, California}
}

@INPROCEEDINGS{liangregfile,
  author = {Xiaoyao Liang and David Brooks},
  title = {Mitigating the Impact of Process Variations on Processor Register
	Files and Execution Units},
  booktitle = {MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium
	on Microarchitecture},
  year = {2006},
  pages = {504--514},
  doi = {http://dx.doi.org/10.1109/MICRO.2006.37},
  isbn = {0-7695-2732-9}
}

@INPROCEEDINGS{LIDEN:FAULT94,
  author = {Peter Liden and Peter Dahlgren and Rolf Johansson and Johan Karlsson},
  title = {{On Latching Probability of Particle Induced Transients in Combinational
	Networks}},
  booktitle = {Proceedings of the 24th Symposium on Fault-Tolerant Computing (FTCS-24)},
  year = {1994},
  pages = {340--349},
  howpublished = {IEEE Press, Piscataway, N.J.}
}

@INPROCEEDINGS{linderman_merge:programming_2008,
  author = {Michael D. Linderman and Jamison D. Collins and Hong Wang and Teresa
	H. Meng},
  title = {Merge: a programming model for heterogeneous multi-core systems},
  booktitle = {Proceedings of the 13th international conference on Architectural
	support for programming languages and operating systems},
  year = {2008},
  pages = {287--296},
  address = {Seattle, {WA,} {USA}},
  publisher = {{ACM}},
  doi = {10.1145/1346281.1346318},
  isbn = {978-1-59593-958-6},
  keywords = {gpgpu,heterogeneous multi-core,predicate dispatch},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1346281.1346318&coll=&dl=GUIDE&CFID=68450119&CFTOKEN=16009994}
}

@ARTICLE{ps3:7core,
  author = {Martin Linklater},
  title = {{Optimizing Cell Core}},
  journal = {{Game Developer Magazine}},
  year = {2007},
  pages = {15--18}
}

@ARTICLE{LIPASTI:IJPP98,
  author = {Mikko H. Lipasti and John Paul Shen},
  title = {Exploiting Value Locality to Exceed the Dataflow Limit},
  journal = {International Journal of Parallel Programming},
  year = {1998},
  volume = {26},
  pages = {505-538},
  number = {4},
  annote = {The paper proposes value prediction as a mechanism to get higher
	performance than that dictated by true dependences in the program.
	The authors predict ouputs of loads and ALU operations and get performance
	improvements of 3\%-23\% on a modified PowerPC 620 simulator.}
}

@INPROCEEDINGS{Lipasti:1996:EDL:243846.243889,
  author = {Lipasti, Mikko H. and Shen, John Paul},
  title = {Exceeding the dataflow limit via value prediction},
  booktitle = {Proceedings of the 29th annual ACM/IEEE international symposium on
	Microarchitecture},
  year = {1996},
  series = {MICRO 29},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{LIPASTI:ASPLOS96,
  author = {Mikko H. Lipasti and Christopher B. Wilkerson and John Paul Shen},
  title = {Value Locality and Load Value Prediction},
  booktitle = {Architectural Support for Programming Languages and Operating Systems},
  year = {1996},
  pages = {138-147},
  annote = {This paper introduces the notion of value locality and describes
	methods to capture it in order to perform load value prediction.
	The authors propose microarcchitectural enhancements (load value
	prediction) to PowerPC 620 and Alpha 21164 to predict 32 and 64 bit
	register values, and get 3\% and 6\% average improvement in performance
	respectively. }
}

@INPROCEEDINGS{Loh,
  author = {Gabriel Loh},
  title = {The Cost of Uncore in Throughput-Oriented Many-Core Processors},
  booktitle = {Proceedings of Workshop on Architectures and Languages for Throughput
	Applications (ALTA)},
  year = {2008},
  month = {June},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{LOH:PACT02,
  author = {Gabriel H. Loh and Dana S. Henry},
  title = {Predicting Conditional Branches with fusion-based hybrid predictors},
  booktitle = {Proceedings of the 11th International Conference on Parallel Architectures
	and Compilation Techniques (PACT)},
  year = {2002},
  pages = {165--176},
  month = {September}
}

@INPROCEEDINGS{static_catch,
  author = {Long, J. and Fuchs, W. K. and Abraham, J. A.},
  title = {Compiler-assisted static checkpoint insertion},
  booktitle = {FTCS '92},
  pages = {58 -65},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{approxcircuits,
  author = {Shih-Lien Lu},
  title = {Speeding Up Processing with Approximation Circuits},
  journal = {Computer},
  year = {2004},
  volume = {37},
  pages = {67--73},
  number = {3},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MC.2004.1274006},
  issn = {0018-9162},
  publisher = {IEEE Computer Society Press}
}

@ARTICLE{lu_concbug_2008,
  author = {Lu,, Shan and Park,, Soyeon and Seo,, Eunsoo and Zhou,, Yuanyuan},
  title = {Learning from mistakes: a comprehensive study on real world concurrency
	bug characteristics},
  journal = {SIGARCH Comput. Archit. News},
  year = {2008},
  volume = {36},
  pages = {329--339},
  number = {1},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/1353534.1346323},
  issn = {0163-5964},
  owner = {karu},
  publisher = {ACM},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{lu_learningmistakes:comprehensive_2008,
  author = {Shan Lu and Soyeon Park and Eunsoo Seo and Yuanyuan Zhou},
  title = {Learning from mistakes: a comprehensive study on real world concurrency
	bug characteristics},
  booktitle = {Proceedings of the 13th international conference on Architectural
	support for programming languages and operating systems},
  year = {2008},
  pages = {329--339},
  address = {Seattle, {WA,} {USA}},
  publisher = {{ACM}},
  doi = {10.1145/1346281.1346323},
  isbn = {978-1-59593-958-6},
  keywords = {bug characteristics,bugs,concurrency,concurrency bug,concurrent program,software},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1346281.1346323&coll=GUIDE&dl=&type=series&idx=SERIES311&part=series&WantType=Proceedings&title=ASPLOS&CFID=68285363&CFTOKEN=79351162}
}

@INPROCEEDINGS{intel_pin,
  author = {Luk, Chi-Keung and Cohn, Robert and Muth, Robert and Patil, Harish
	and Klauser, Artur and Lowney, Geoff and Wallace, Steven and Reddi,
	Vijay Janapa and Hazelwood, Kim},
  title = {Pin: building customized program analysis tools with dynamic instrumentation},
  booktitle = {PLDI '05},
  pages = {190--200},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{madigan_gender_2007-1,
  author = {Elinor M. Madigan and Marianne Goodfellow and Jeffrey A. Stone},
  title = {Gender, perceptions, and reality: technological literacy among first-year
	students},
  journal = {{SIGCSE} Bull.},
  year = {2007},
  volume = {39},
  pages = {410--414},
  number = {1},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{micro06:taildup,
  author = {Bertrand A. Maher and Aaron Smith and Doug Burger and Kathryn S.
	McKinley},
  title = {{Merging Head and Tail Duplication for Convergent Hyperblock Formation}},
  booktitle = {Proceedings of the 39th Annual International Symposium on Microarchitecture},
  year = {2006},
  month = {December}
}

@INPROCEEDINGS{sentinel,
  author = {Mahlke, Scott A. and Chen, William Y. and Hwu, Wen-mei W. and Rau,
	B. Ramakrishna and Schlansker, Michael S.},
  title = {Sentinel scheduling for {VLIW} and superscalar processors},
  booktitle = {ASPLOS '92},
  pages = {238--247},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{ref:mahlke_micro92,
  author = {S.A. Mahlke and D.C. Lin and W.Y. Chen and R.E. Hank and R.A. Bringmann},
  title = {Effective compiler support for predicated execution using the hyperblock},
  booktitle = {Proceedings of the 25th Annual International Symposium on Microarchitecture},
  year = {1992},
  pages = {45--54},
  month = {June}
}

@INPROCEEDINGS{smartmemories,
  author = {Ken Mai and Tim Paaske and Nuwan Jayasena and Ron Ho and William
	J. Dally and Mark Horowitz},
  title = {{Smart Memories: A modular reconfigurable architecture.}},
  booktitle = {ISCA},
  year = {2000},
}

@INPROCEEDINGS{mtcmos,
  author = {H. Makino and Y. Tujihashi and K. Nii and C. Morishima and Y. Hayakawa},
  title = {{An auto-backgate-controlled MT-CMOS circuit}},
  booktitle = {{Proceedings Symposium on VLSI Circuits}},
  year = {1998},
  pages = {42--43}
}

@INPROCEEDINGS{yield0,
  author = {W. Maly and J. Deszczka},
  title = {{Yield estimation model for VLSI artwork evaluation}},
  booktitle = {Electronic Letters},
  year = {1983},
  volume = {19},
  pages = {226--227},
  month = {March}
}

@INPROCEEDINGS{yield:iccad06,
  author = {Murari Mani and Ashish K. Sing and Michael Orshansky},
  title = {Joint design-time and post-silicon minimization of parametric yield
	loss using adjustable robust optimization},
  booktitle = {{ICCAD '06: Proceedings of the 2006 International Conference on Computer-Aided
	Design}},
  year = {2006},
  pages = {19--26},
  doi = {http://doi.acm.org/10.1145/1233501.1233507},
  isbn = {1-59593-389-1},
  location = {San Jose, California}
}

@INPROCEEDINGS{MARCUELLO:MICRO99,
  author = {Pedro Marcuello and Jordi Tubella and Antonio Gonzalez},
  title = {Value Prediction for Speculative Multithreaded Architectures},
  booktitle = {Proceedings of the 32nd International Symposium on Microarchitecture,
	MICRO-32},
  year = {1999},
  pages = {230--236},
  month = {November},
  annote = {Paper studies performance of different value predictors for speculative
	multithreaded processors. The authors propose the increment predictor
	and evaluate its performance on Clustered Speculative Multithreaded
	architecture. The authors report that a 1-KB increment predictor
	achieves 73\% accuracy and 13\% lower performance than a perfect
	value predictor. }
}

@INPROCEEDINGS{dianavargals1,
  author = {Diana Marculescu and Siddharth Garg},
  title = {System-level process-driven variability analysis for single and multiple
	voltage-frequency island systems},
  booktitle = {{ICCAD '06: Proceedings of the 2006 International Conference on Computer-Aided
	Design}},
  year = {2006},
  pages = {541--546},
  doi = {http://doi.acm.org/10.1145/1233501.1233611},
  isbn = {1-59593-389-1},
  location = {San Jose, California}
}

@INPROCEEDINGS{dianavarenergy,
  author = {Diana Marculescu and Emil Talpes},
  title = {Variability and energy awareness: a microarchitecture-level perspective},
  booktitle = {DAC '05: Proceedings of the 42nd annual conference on Design automation},
  year = {2005},
  pages = {11--16},
  doi = {http://doi.acm.org/10.1145/1065579.1065588},
  isbn = {1-59593-058-2},
  location = {San Diego, California, USA}
}

@BOOK{beambot:book,
  title = {{The future for nitinol-propelled walking robots}},
  publisher = {IEEE Computer Society Press},
  year = {1998},
  author = {{Mark W. Tilden}},
  isbn = {0-8186-7408-3}
}

@TECHREPORT{billmark:techreport,
  author = {William R. Mark and Donald Fussell},
  title = {Real-Time Rendering Systems in 2010},
  institution = {Department of Computer Sciences, The University of Texas at Austin},
  year = {2005},
  number = {TR-05-18},
  address = {Austin, TX},
  month = {May},
  school = {The University of Texas at Austin}
}

@INPROCEEDINGS{cg2003,
  author = {William R. Mark and R. Steven Glanville and Kurt Akeley and Mark
	J. Kilgard},
  title = {{Cg: A System for Programming Graphics Hardware in a C-like Language}},
  booktitle = {Proceedings of the 30th Annual Conference on Computer Graphics},
  year = {2003}
}

@ARTICLE{gems:multifacet,
  author = {Milo M.K. Martin and Daniel J. Sorin and Bradford M. Beckmann and
	Michael R. Marty and Min Xu and Alaa R. Alameldeen and Kevin E. Moore
	and Mark D. Hill and and David A. Wood},
  title = {{Multifacet's General Execution-driven Multiprocessor Simulator (GEMS)
	Toolset}},
  journal = {Computer Architecture News (CAN)},
  year = {2005}
}

@INPROCEEDINGS{cherry,
  author = {Martinez, J.F. and Renau, J. and Huang, M.C. and Prvulovic, M.},
  title = {Cherry: Checkpointed early resource recycling in out-of-order microprocessors},
  booktitle = {MICRO '02},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{MARTINEZ:ASPLOS02,
  author = {Jos{\'e} F. Mart{\'\i}nez and Josep Torrellas},
  title = {Speculative Synchronization: Applying Thread-Level Speculation to
	Explicitly Parallel Applications},
  booktitle = {International Conference on Architectural Support for Programming
	Languages and Operating Systems ({ASPLOS})},
  year = {2002},
  pages = {18--29},
  address = {San Jose, CA},
  month = oct,
  annote = {The philosophy of Thread-Level Speculation (TLS) to explicitly parallel
	programs. These threads execute past active barriers, busy locks,
	and unset flags, and if a violation is detected, the offending thread
	is rolled back to the sync. point and restarted on the fly. Always
	keeping a safe thread in TLS guaratees forward progress. On 5 compiler
	and hand-parallelized applications, TLS shows an average 34\% reduction
	in the time lost due to syncronization, and an 7.4\% overall reduction
	in program execution time.}
}

@ARTICLE{Matzke97:Wire,
  author = {Doug Matzke},
  title = {Will Physical Scalability Sabotage Performance Gains?},
  journal = {IEEE Computer},
  year = {1997},
  volume = {30},
  pages = {37-39},
  number = {9},
  month = {September}
}

@ARTICLE{10.1109/VTEST.2004.1299220,
  author = {E. J. McCluskey and Ahmad Al-Yamani and James C.-M Li and Chao-Wen
	Tseng and Erik Volkerink and Francois-Fabien Ferhani and Edward Li
	and Subhasish Mitra},
  title = {ELF-Murphy Data on Defects and Test Sets},
  journal = {VLSI Test Symposium, IEEE},
  year = {2004},
  owner = {karu},
  timestamp = {2011.10.31}
}

@TECHREPORT{TRIPSISAMANUAL,
  author = {Robert McDonald and Ramadass Nagarajan and Karthikeyan Sankaralingam
	and Doug Burger and Stephen W. Keckler},
  title = {{TRIPS Instruction Set Architecture (ISA) Manual}},
  institution = {Department of Computer Sciences, The University of Texas at Austin},
  year = {2005},
  number = {TR-05-19},
  month = {May},
  school = {The University of Texas at Austin}
}

@TECHREPORT{MCFARLING:TR93,
  author = {McFarling, Scott},
  title = {{C}ombining {B}ranch {P}redictors},
  year = {1993},
  number = {TN-36},
  month = {June}
}

@INPROCEEDINGS{MCFARLING:ISCA86,
  author = {Scott McFarling and John Hennessy},
  title = {Reducing the cost of branches},
  booktitle = {Proceedings of the 13th annual International symposium on Computer
	Architecture},
  year = {1986},
  pages = {396--403},
  month = {June}
}

@TECHREPORT{ScaleWebPage,
  author = {K. S. McKinley and J. Burrill and B. Cahoon and J. E. B. Moss and
	Z. Wang and C. Weems},
  title = {{The Scale Compiler}},
  institution = {University of Massachusetts},
  year = {2001},
  note = {http://\-ali-\-www.\-cs.\-umass.\-edu/\-$\sim$scale/}
}

@INPROCEEDINGS{argus,
  author = {Meixner, Albert and Bauer, Michael E. and Sorin, Daniel},
  title = {Argus: Low-Cost, Comprehensive Error Detection in Simple Cores},
  booktitle = {MICRO '07},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{meixner_argus:_2008,
  author = {Albert Meixner and Michael E. Bauer and Daniel J. Sorin},
  title = {Argus: Low-Cost Comprehensive Error Detection in Simple Cores},
  journal = {IEEE Micro},
  year = {2008},
  volume = {28},
  pages = {52--59},
  number = {1},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{meixner_error_2007,
  author = {Albert Meixner and Daniel J. Sorin},
  title = {Error Detection Using Dynamic Dataflow Verification},
  booktitle = {Proceedings of the 16th International Conference on Parallel Architecture
	and Compilation Techniques},
  year = {2007},
  pages = {104--118},
  publisher = {{IEEE} Computer Society},
  abstract = {A significant fraction of the circuitry in a modern processor is dedicated
	to converting the linear instruction stream into a representation
	that allows the execution of instructions in data dependence order,
	rather than program order, to extract instruction level parallelism.
	All errors caused by hardware faults in this circuitry-- which includes
	the fetch and decode stages, renaming and scheduling logic, as well
	as the commit stage--will manifest themselves as incorrectly constructed
	dataflow graphs. Dynamic Dataflow Verification {(DDFV)} compares
	the dynamically constructed and executed dataflow graph to the expected
	dataflow graph of the static program binary, represented by a signature
	embedded in the instruction stream. The signature comparison enables
	comprehensive detection of transient errors, permanent errors, and
	design bugs in the dataflow circuitry. We show that {DDFV} detects
	errors with high probability, at a low hardware and performance cost.},
  isbn = {0-7695-2944-5},
  keywords = {fault detection},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1299042.1299115&coll=portal&dl=ACM}
}

@ARTICLE{219164,
  author = {Stephen Melvin and Yale Patt},
  title = {{Enhancing instruction scheduling with a block-structured ISA}},
  journal = {International Journal of Parallel Programming},
  year = {1995},
  volume = {23},
  pages = {221--243},
  number = {3},
  doi = {http://dx.doi.org/10.1007/BF02577867},
  issn = {0885-7458}
}

@INPROCEEDINGS{MENDELSON:DSN00,
  author = {Avi Mendelson and Neeraj Suri},
  title = {{Designing High-Performance and Reliable Superscalar Architectures:
	The Out of Order Reliable Superscalar (O3RS) Approach}},
  booktitle = {International Conference on Dependable Systems and Networks},
  year = {2000},
  pages = {473-481},
  month = {June}
}

@inproceedings{Mercaldi:2006:IST:1168857.1168876,
 author = {Mercaldi, Martha and Swanson, Steven and Petersen, Andrew and Putnam, Andrew and Schwerin, Andrew and Oskin, Mark and Eggers, Susan J.},
 title = {Instruction scheduling for a tiled dataflow architecture},
 booktitle = {Proceedings of the 12th international conference on Architectural support for programming languages and operating systems},
 series = {ASPLOS XII},
 year = {2006},
 isbn = {1-59593-451-0},
 location = {San Jose, California, USA},
 pages = {141--150},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1168857.1168876},
 doi = {10.1145/1168857.1168876},
 acmid = {1168876},
} 

@INPROCEEDINGS{Mercaldi:2006:MIP:1148109.1148137,
  author = {Mercaldi, Martha and Swanson, Steven and Petersen, Andrew and Putnam,
	Andrew and Schwerin, Andrew and Oskin, Mark and Eggers, Susan J.},
  title = {Modeling instruction placement on a spatial architecture},
  booktitle = {SPAA '06},
  year = {2006}
}

@MISC{MERCHANT:PATD00,
  author = {Amit A. Merchant and David J. Sager and Darrell D. Boggs},
  title = {Computer processor with a replay system },
  howpublished = {United States Patent 6,163,838},
  month = {December},
  year = {2000}
}

@MISC{MERCHANT:PATD00,
  author = {Amit A. Merchant and David J. Sager and Darrell D. Boggs},
  title = {Computer processor with a replay system },
  howpublished = {United States Patent 6,163,838},
  month = {December},
  year = {2000},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{MERCHANT:PATJ00,
  author = {Amit A. Merchant and David J. Sager and Darrell D. Boggs and Michael
	D. Upton},
  title = {Computer processor with a replay system having a plurality of checkers},
  howpublished = {United States Patent 6,094,717},
  month = {July},
  year = {2000}
}

@MISC{MERCHANT:PATJ00,
  author = {Amit A. Merchant and David J. Sager and Darrell D. Boggs and Michael
	D. Upton},
  title = {Computer processor with a replay system having a plurality of checkers},
  howpublished = {United States Patent 6,094,717},
  month = {July},
  year = {2000},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{Merritt,
  author = {Rick Merritt},
  title = {Power surge could create dark silicon},
  year = {2009},
  note = {http://www.eetimes.com/news/semi/showArtic le.jhtml?articleID=220900080},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{mesa_pruning_2007,
  author = {Mesa-Martinez, Francisco and Renau, Jose},
  title = {Effective Optimistic-Checker Tandem Core Design through Architectural
	Pruning},
  booktitle = {MICRO '07},
  pages = {236--248},
}

%booktitle = {Proceedings of the 12th international conference on Architectural support for programming languages and operating systems},
@inproceedings{tartan,
 author = {Mishra, Mahim and Callahan, Timothy J. and Chelcea, Tiberiu and Venkataramani, Girish and Goldstein, Seth C. and Budiu, Mihai},
 title = {Tartan: evaluating spatial computation for whole program execution},
 booktitle = {ASPLOS},
 year = {2006},
} 

@ARTICLE{HCI,
  author = {K. Mistry and B. Doyle},
  title = {{How do hot carriers degrade n-channel MOSFETs?}},
  journal = {IEEE Circuits and Devices Magazine},
  year = {1995},
  volume = {11},
  pages = {28--33},
  issue = {1}
}

@MISC{atifrag,
  author = {J. L. Mitchell},
  title = {{Radeon 9700 Shading (ATI Technologies, white paper)}},
  month = {July},
  year = {2002},
  institution = {ATI},
  key = {atifrag}
}

@MISC{atifrag,
  author = {J. L. Mitchell},
  title = {{Radeon 9700 Shading (ATI Technologies, white paper)}},
  month = {July},
  year = {2002},
  institution = {ATI},
  key = {atifrag},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{biser,
  author = {Mitra, Subhasish and Seifert, Norbert and Zhang, Ming and Shi, Quan
	and Kim, Kee Sup},
  title = {Robust System Design with Built-In Soft-Error Resilience},
  journal = {Computer},
  year = {2005},
  volume = {38},
  pages = {43--52},
  number = {2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{system370,
  author = {B. Moore and A. Padegs and R. Smith and W. Bucholz},
  title = {{Concepts of the System/370 Architecture}},
  booktitle = {Proceedings of the 14th Annual International Symposium on Computer
	Architecture},
  year = {1987},
  pages = {282-292},
  month = {June}
}

@ARTICLE{moore:ieeemicro04,
  author = {Charles R. Moore},
  title = {{Managing the Transition from Complexity to Elegance: Design Convergence}},
  journal = {IEEE Micro},
  year = {2004},
  volume = {24},
  pages = {79-80},
  number = {1}
}

@ARTICLE{MooresLaw,
  author = {Gordon E. Moore},
  title = {Cramming more components onto integrated circuits},
  journal = {Electronics},
  year = {1965},
  volume = {38},
  pages = {114--117},
  number = {8},
  month = {April},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{xbox360:warranty,
  author = {Peter Moore},
  title = {{Open Letter From Peter Moore. [Online].\\ Available at http://www.xbox.com/en-US/support/petermooreletter.htm\\
	Microsoft to Spend \$1.15 Billion for Xbox Repairs, New York Times
	Report.\\Available http://www.nytimes.com/2007/07/06/business/06soft.html?\_r=1\&ref=business}}
}

@MISC{xbox360:warranty,
  author = {Peter Moore},
  title = {{Open Letter From Peter Moore. [Online].\\ Available at http://www.xbox.com/en-US/support/petermooreletter.htm\\
	Microsoft to Spend \$1.15 Billion for Xbox Repairs, New York Times
	Report.\\Available http://www.nytimes.com/2007/07/06/business/06soft.html?\_r=1\&ref=business}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{intervalbook,
  title = {{Interval Analysis}},
  publisher = {Prentice Hall, Englewood Cliffs, NJ.},
  year = {1966},
  author = {R. E. Moore}
}

@INPROCEEDINGS{MOSHOVOS:ISCA97,
  author = {Andreas Moshovos and Scott E. Breach and T. N. Vijaykumar and Gurindar
	S. Sohi},
  title = {Dynamic Speculation and Synchronization of Data Dependences},
  booktitle = {Proceedings of the 24th Annual International Symposium on Computer
	Architecture},
  year = {1997},
  pages = {181-193},
  month = {June},
  annote = {The authors propose dynamic data dependence speculation techniques
	to predict if the execution of an instruction is likely to result
	in a data dependence mis-speculation and to provide synchronization
	needed to avoid a mis-speculation. The authors evaluate their techniques
	on the multiscalar architecture. The authors report that larger dynamic
	window sizes result in greater performance loss due to data dependence
	mis-speculation and conclude that prediction and synchronization
	can provide significant performance improvements. }
}

@ARTICLE{MOSHOVOS:IJPP99,
  author = {Andreas Moshovos and Gurindar S. Sohi},
  title = {Speculative Memory Cloaking and Bypassing},
  journal = {International Journal of Parallel Programming},
  year = {1999},
  month = {October}
}

@PHDTHESIS{Moshovos:1998:MDP:928835,
  author = {Moshovos, Andreas Ioannis},
  title = {Memory dependence prediction},
  year = {1998},
  note = {AAI9910423},
  isbn = {0-599-21638-7},
  owner = {karu},
  publisher = {The University of Wisconsin - Madison},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{sat-solver,
  author = {Matthew W. Moskewicz and Conor F. Madigan and Ying Zhao and Lintao
	Zhang and Sharad Malik},
  title = {Chaff: Engineering an Efficient SAT Solver},
  booktitle = {DESIGN AUTOMATION CONFERENCE},
  year = {2001},
  pages = {530--535}
}

@INPROCEEDINGS{demoura08,
  author = {Leonardo de Moura and Nikolaj Bj{\o}rner},
  title = {Z3: An Efficient {SMT} Solver},
  booktitle = {TACAS},
  year = {2008}
}

@INPROCEEDINGS{Mueller:SPAA99,
  author = {Silva M. Mueller},
  title = {On the scheduling of variable latency functional units},
  booktitle = {SPAA '99: Proceedings of the eleventh annual ACM symposium on Parallel
	algorithms and architectures},
  year = {1999},
  pages = {148--154},
  address = {New York, NY, USA},
  publisher = {ACM Press},
  doi = {http://doi.acm.org/10.1145/305619.305635},
  isbn = {1-58113-124-0},
  location = {Saint Malo, France}
}

@ARTICLE{nature2020b,
  author = {Stephen H. Muggleton},
  title = {{2020 Computing: Exceeding human limits}},
  journal = {Nature},
  year = {2006},
  volume = {440},
  pages = {409--410},
  month = {March}
}

@INPROCEEDINGS{MUKHERJEE:ISCA98,
  author = {S. S. Mukherjee and M. D. Hill},
  title = {Using Prediction to Accelerate Coherence Protocols},
  booktitle = {Proc. of the 25th Annual Int'l Symp. on Computer Architecture ({ISCA}'98)},
  year = {1998},
  pages = {179--190},
  month = {June},
  annote = {The paper develops and evaluates the cosmos coherence predictor for
	predicting the source and type of the next coherence message for
	a cache block using logic that is an extension of Yeh and Patt's
	two-level PAp predictor. Cosmos has prediction accuracies of 62\%
	to 93\% for 5 scientific applications running on 16 processors. Cosmos
	first uses a cache block address to get a <processor, message-type>
	tuples from a Message History Table and uses these tuples to index
	a Pattern history Table to obtain a <processor, message-type> prediction.
	Cosmos high prediction accuracies result from predictable coherence
	message patterns or signatures associated with specific cache block
	addresses. }
}

@INPROCEEDINGS{rmt,
  author = {Mukherjee, Shubhendu S. and Kontz, Michael and Reinhardt, Steven
	K.},
  title = {Detailed design and evaluation of redundant multithreading alternatives},
  booktitle = {ISCA '02},
  pages = {99--110},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{AVF,
  author = {Mukherjee, Shubhendu S. and Weaver, Christopher and Emer, Joel and
	Reinhardt, Steven K. and Austin, Todd},
  title = {A Systematic Methodology to Compute the Architectural Vulnerability
	Factors for a High-Performance Microprocessor},
  booktitle = {MICRO-36},
  year = {2003},
  pages = {29-39},
  isbn = {0-7695-2043-X},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{DBLP:conf:micro:MukherjeeWERA03,
  author = {Shubhendu S. Mukherjee and Christopher Weaver and Joel S. Emer and
	Steven K. Reinhardt and Todd M. Austin},
  title = {A Systematic Methodology to Compute the Architectural Vulnerability
	Factors for a High-Performance Microprocessor},
  booktitle = {{MICRO '03: Proceedings of the 39th Annual International Symposium
	on Microarchitecture}},
  year = {2003},
  pages = {29-42},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.acm.org/10.1145/956417.956570}
}

@INPROCEEDINGS{mukherjee_detailed_2002,
  author = {{S.S.} Mukherjee and M. Kontz and {S.K.} Reinhardt},
  title = {Detailed design and evaluation of redundant multi-threading alternatives},
  booktitle = {ISCA '02},
  pages = {99--110},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{mutlu_runahead_2003,
  author = {Mutlu, O. and Stark, J. and Wilkerson, C. and Patt, Y.N.},
  title = {Runahead execution: an alternative to very large instruction windows
	for out-of-order processors},
  booktitle = {HPCA '03},
  pages = {129-140},
  owner = {karu},
  timestamp = {2011.10.31}
}

@PHDTHESIS{diss06:nagarajan,
  author = {Ramadass Nagarajan},
  title = {{Design and Analysis of Technology Scalable Architectures, draft
	version, December 2006}},
  school = {The University of Texas at Austin, Department of Computer Sciences}
}

@inproceedings{path-profiling,
 author = {Ball, Thomas and Larus, James R.},
 title = {Efficient path profiling},
 booktitle = {Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture},
 series = {MICRO 29},
 year = {1996},
 isbn = {0-8186-7641-8},
 location = {Paris, France},
 pages = {46--57},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=243846.243857},
 acmid = {243857},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@INPROCEEDINGS{Nagarajan06:ISPASS,
  author = {Ramadass Nagarajan and Xia Chen and Robert G. McDonald and Doug Burger
	and Stephen W. Keckler},
  title = {{Critical Path Analysis of the TRIPS Architecture}},
  booktitle = {Proceedings of the IEEE International Symposium on Performance Analysis
	(ISPASS)},
  year = {2006},
  pages = {37-47},
  month = {March}
}

@inproceedings{DBLP:conf/IEEEpact/NagarajanKBMLK04,
 author = {Nagarajan, Ramadass and Kushwaha, Sundeep K. and Burger, Doug and McKinley, Kathryn S. and Lin, Calvin and Keckler, Stephen W.},
 title = {Static Placement, Dynamic Issue (SPDI) Scheduling for EDGE Architectures},
 booktitle = {Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '04},
 year = {2004},
 isbn = {0-7695-2229-7},
 pages = {74--84},
 numpages = {11},
 url = {http://dx.doi.org/10.1109/PACT.2004.26},
 doi = {10.1109/PACT.2004.26},
 acmid = {1025998},
} 

@INPROCEEDINGS{NAGARAJAN:PACT04,
  author = {Ramadass Nagarajan and Sundeep K. Kushwaha and Doug Burger and Kathryn
	S. McKinley and Calvin Lin and Stephen W. Keckler},
  title = {{S}tatic {P}lacement, {D}ynamic {I}ssue ({SPDI}) {S}cheduling for
	{EDGE} {A}rchitectures},
  booktitle = {13th International Conference on Parallel Architecture and Compilation
	Techniques},
  year = {2004},
  pages = {74--84},
  month = {October},
  doi = {http://csdl.computer.org/comp/proceedings/pact/2004/2229/00/2229toc.htm}
}

@INPROCEEDINGS{Nagarajan01:GPA,
  author = {Ramadass Nagarajan and Karthikeyan Sankaralingam and Doug Burger
	and Stephen W. Keckler},
  title = {A Design Space Evaluation of Grid Processor Architectures},
  booktitle = {Proceedings of the 34th International Symposium on Microarchitecture},
  year = {2001},
  pages = {40-51},
  month = {December}
}

@INPROCEEDINGS{micro01:GRID,
  author = {Ramadass Nagarajan and Karthikeyan Sankaralingam and Stephen W. Keckler
	and Doug Burger},
  title = {{A Design Space Evaluation of Grid Processor Architectures}},
  booktitle = {Proceedings of the 34th Annual International Symposium on Microarchitecture},
  year = {2001},
  pages = {40--51},
  month = {December}
}

@INPROCEEDINGS{revive-io,
  author = {J. Nakano and P. Montesinos and K. Gharachorloo and J.Torrellas},
  title = {ReViveI/O: efficient handling of I/O in highly-available rollback-recovery
	servers},
  booktitle = {HPCA '06},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{reviveio_2006,
  author = {Jun Nakano and Pablo Montesinos and Kourosh Gharachorloo and Josep
	Torrellas},
  title = {ReViveI/O: Efficient handling of I/O in highlyavailable rollback-recovery
	servers},
  booktitle = {HPCA '06},
  pages = {203--214},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{DBLP:conf/edcc/NakkaSKI05,
  author = {Nithin Nakka and Giacinto Paolo Saggese and Zbigniew Kalbarczyk and
	Ravishankar K. Iyer},
  title = {An Architectural Framework for Detecting Process Hangs/Crashes.},
  booktitle = {{EDCC '05: Proceedings 5th European Dependable Computing Conference}},
  year = {2005},
  pages = {103-121},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://springerlink.metapress.com/openurl.asp?genre=article{\&}issn=0302-9743{\&}volume=3463{\&}spage=103}
}

@ARTICLE{1004311,
  author = {Gi-Joon Nam and Sakallah, K.A. and Rutenbar, R.A.},
  title = {A new FPGA detailed routing approach via search-based Boolean satisfiability},
  journal = {Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions
	on},
  year = {2002},
  volume = {21},
  number = {6}
}

@INPROCEEDINGS{narayanan_minebench_2006,
  author = {Narayanan, R. and Ozisikyilmaz, B. and Zambreno, J. and Memik, G.
	and Choudhary, A. },
  title = {MineBench: A Benchmark Suite for Data Mining Workloads},
  booktitle = {ISWC '06},
  pages = {182--188},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Narayanasamy:2005:BCR:1069807.1069994,
  author = {Narayanasamy, Satish and Pokam, Gilles and Calder, Brad},
  title = {BugNet: Continuously Recording Program Execution for Deterministic
	Replay Debugging},
  booktitle = {ISCA '05},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{variations:cad3,
  author = {Sani Nassif},
  title = {{Delay variability: sources, impacts and trends}},
  booktitle = {ISSCC '00: Solid-State Circuits Conference. Digest of Technical Papers},
  year = {2000},
  pages = {368-366}
}

@INPROCEEDINGS{NATARAJAN:ISLPED03,
  author = {Kartik Natarajan and Heather Hanson and Stephen W. Keckler and Charles
	R. Moore and Doug Burger},
  title = {Microprocessor Pipeline Energy Analysis},
  booktitle = {Proceedings of the International Symposium on Low Power Electronics
	and Design},
  year = {2003},
  month = {August}
}

@INPROCEEDINGS{DBLP:conf/isqed/NdaiLSR07,
  author = {Patrick Ndai and Shih-Lien Lu and Dinesh Somasekhar and Kaushik Roy},
  title = {Fine-Grained Redundancy in Adders},
  booktitle = {{ISQED '07: 8th International Symposium on Quality of Electronic
	Design}},
  year = {2007},
  pages = {317-321},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/ISQED.2007.75}
}

@INPROCEEDINGS{SLTP,
  author = {Nekkalapu, S. and Akkary, H. and Jothi, K. and Retnamma, R. and Xiaoyu
	Song},
  title = {A simple latency tolerant processor},
  booktitle = {ICCD '08},
  pages = {384--389},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{nepal:dac2005,
  author = {K. Nepal and R. I. Bahar and J. Mundy and W. R. Patterson and A.
	Zaslavsky},
  title = {{Designing logic circuits for probabilistic computation in the presence
	of noise}},
  booktitle = {DAC '05: Proceedings of the 42nd annual conference on Design automation},
  year = {2005},
  pages = {485--490},
  doi = {http://doi.acm.org/10.1145/1065579.1065706},
  isbn = {1-59593-058-2},
  location = {San Diego, California, USA}
}

@INPROCEEDINGS{dataparallelpredication1,
  author = {John R. Nickolls and Jochen Reusch},
  title = {{Autonomous SIMD flexibility in the MP-1 and MP-2}},
  booktitle = {SPAA '93},
  pages = {98--99}
}

@INPROCEEDINGS{dataparallelpredication1,
  author = {John R. Nickolls and Jochen Reusch},
  title = {{Autonomous SIMD flexibility in the MP-1 and MP-2}},
  booktitle = {SPAA '93: Proceedings of the 5th Annual ACM Symposium on Parallel
	Algorithms and Architectures},
  year = {1993},
  pages = {98--99},
  address = {New York, NY, USA},
  publisher = {ACM Press},
  location = {Velen, Germany},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{1095829,
  author = {Nightingale, Edmund B. and Chen, Peter M. and Flinn, Jason},
  title = {Speculative execution in a distributed file system},
  booktitle = {SOSP '05: Proceedings of the twentieth ACM symposium on Operating
	systems principles},
  year = {2005},
  pages = {191--205},
  isbn = {1-59593-079-5},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{DBLP:conf/aspdac/NoseS00,
  author = {Koichi Nose and Takayasu Sakurai},
  title = {{Optimization of $V_{DD}$ and $V_{TH}$ for low-power and high speed
	applications}},
  booktitle = {{ASP-DAC '00: Proceedings of Asia and South Pacific Design Automation
	Conference}},
  year = {2000},
  pages = {469-474},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.acm.org/10.1145/368434.368755}
}

@ARTICLE{variations:test0,
  author = {Nourani, M. and Radhakrishnan, A.},
  title = {{Testing On-Die Process Variation in Nanometer VLSI}},
  journal = {{IEEE Design and Test of Computers}},
  volume = {23},
  pages = {438--451},
  month = {June},
  issue = {6}
}

@ARTICLE{variations:cad4,
  author = {Mehrdad Nourani and Arun Radhakrishnan},
  title = {{Testing On-Die Process Variation in Nanometer VLSI}},
  journal = {{IEEE Design and Test}},
  year = {2006},
  volume = {23},
  pages = {438--451},
  number = {6},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MDT.2006.157},
  issn = {0740-7475},
  publisher = {IEEE Computer Society Press}
}

@MISC{nv30,
  author = {{NVIDIA Corp}},
  title = {{NV\_vertex\_program2. In NVIDIA OpenGL Extension Specifications.
	Jan. 2002.}},
  key = {nv30}
}

@MISC{nv30,
  author = {{NVIDIA Corp}},
  title = {{NV\_vertex\_program2. In NVIDIA OpenGL Extension Specifications.
	Jan. 2002.}},
  key = {nv30},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{nvidiafrag,
  author = {{NVIDIA Corp}},
  title = {{NV\_fragment\_program. In NVIDIA OpenGL Extension Specifications.
	Jan.2002.}},
  key = {nvidiafrag}
}

@MISC{nvidiafrag,
  author = {{NVIDIA Corp}},
  title = {{NV\_fragment\_program. In NVIDIA OpenGL Extension Specifications.
	Jan.2002.}},
  key = {nvidiafrag},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{guriminime,
  author = {Paramjit S. Oberoi and Gurindar S. Sohi},
  title = {{Parallelism in the Front-End.}},
  booktitle = {Proceedings of the 30th Annual International Symposium on Computer
	Architecture},
  year = {2003},
  pages = {230-240},
  month = {June}
}

@INPROCEEDINGS{ISCA04:synchroscalar,
  author = {John Oliver and Ravishankar Rao and Paul Sultana and Jedidiah Crandall
	and Erik Czernikowski and Leslie Jones IV and Diana Franklin and
	Venkatesh Akella and Frederic T. Chong},
  title = {{Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based
	Embedded Processor}},
  booktitle = {Proceedings of the 30th Annual International Symposium on Architecture},
  year = {2004},
  pages = {150--161},
  month = {June}
}

@INPROCEEDINGS{intrinsity,
  author = {Tim Olson},
  title = {{Advanced Processing Techniques Using the Intrinsity FastMATH Processor}},
  booktitle = {Embedded Processor Forum},
  year = {2002},
  month = {May}
}

@INPROCEEDINGS{imaginegraphics,
  author = {John D. Owens and Brucek Khailany and Brian Towles and William J.
	Dally},
  title = {{Comparing Reyes and OpenGL on a Stream Architecture}},
  booktitle = {Proc. of the 2002 SIGGRAPH / Eurographics Workshop on Graphics Hardware},
  year = {2002},
  pages = {47-56},
  moth = {September}
}

@INPROCEEDINGS{imaginegraphics,
  author = {John D. Owens and Brucek Khailany and Brian Towles and William J.
	Dally},
  title = {{Comparing Reyes and OpenGL on a Stream Architecture}},
  booktitle = {Proceedings of the 2002 SIGGRAPH / Eurographics Workshop on Graphics
	Hardware},
  year = {2002},
  pages = {47-56},
  moth = {September}
}

@INPROCEEDINGS{isca02:pajuelo,
  author = {Alex Pajuelo and Antonio Gonzalez and Mateo Valero},
  title = {{Speculative Dynamic Vectorization}},
  booktitle = {Proceedings of the 29th Annual International Symposium on Computer
	Architecture},
  year = {2002},
  pages = {271-280},
  month = {May}
}

@INPROCEEDINGS{palacharla,
  author = {S. Palacharla and N. P. Jouppi and J. E. Smith},
  title = {{Complexity-effective superscalar processors}},
  booktitle = {Proceedings of the 24th Annual International Symposium on Computer
	Architecture},
  year = {1997},
  pages = {206--218},
  month = {June}
}

@ARTICLE{breuer2007,
  author = {Zhaoliang Pan and Melvin A. Breuer},
  title = {{Estimating Error Rate in Defective Logic Using Signature Analysis}},
  journal = {{IEEE Transaction on Computers}},
  year = {2007},
  volume = {56},
  pages = {650--661},
  number = {5},
  doi = {http://dx.doi.org/10.1109/TC.2007.1017},
  issn = {0018-9340},
  publisher = {IEEE Computer Society}
}

@MISC{PANWAR:PATB00,
  author = {Ramesh Panwar and Ricky C. Hetherington},
  title = {Appartus for executing coded dependent instructions having variable
	latencies},
  howpublished = {United States Patent 5,987,594},
  month = {November},
  year = {1999}
}

@MISC{PANWAR:PATB00,
  author = {Ramesh Panwar and Ricky C. Hetherington},
  title = {Appartus for executing coded dependent instructions having variable
	latencies},
  howpublished = {United States Patent 5,987,594},
  month = {November},
  year = {1999},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{PAPADO:ISCA90,
  author = {Papadopoulos, G.M. and Culler, D.E.},
  title = {Monsoon: an explicit token-store architecture},
  booktitle = {Proceedings of the 17th Annual International Symposium on Computer
	Architecture},
  year = {1990},
  pages = {28-31},
  month = {May}
}

@ARTICLE{ppro,
  author = {Papworth, D.B.},
  title = {Tuning the Pentium Pro microarchitecture},
  journal = {Micro, IEEE},
  year = {1996},
  volume = {16},
  pages = {8 -15},
  number = {2},
  month = apr,
  doi = {10.1109/40.491458},
  issn = {0272-1732},
  keywords = {Pentium Pro microarchitecture;microprocessor;process technology;semiconductor
	process technology;microprocessor chips;},
  owner = {karu},
  timestamp = {2011.10.31}
}

@inproceedings{Park:2008:EMS:1454115.1454140,
 author = {Park, Hyunchul and Fan, Kevin and Mahlke, Scott A. and Oh, Taewook and Kim, Heeseok and Kim, Hong-seok},
 title = {Edge-centric modulo scheduling for coarse-grained reconfigurable architectures},
 booktitle = {Proceedings of the 17th international conference on Parallel architectures and compilation techniques},
 series = {PACT '08},
 year = {2008},
 isbn = {978-1-60558-282-5},
 location = {Toronto, Ontario, Canada},
 pages = {166--176},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1454115.1454140},
 doi = {10.1145/1454115.1454140},
 acmid = {1454140},
} 

@INPROCEEDINGS{k._pattabiraman_dynamic_2006,
  author = {K. Pattabiraman and {G.P.} Saggese and D. Chen and Z. Kalbarczyk
	and {R.K.} Iyer},
  title = {Dynamic Derivation of {Application-Specific} Error Detectors and
	their Implementation in Hardware},
  booktitle = {Dependable Computing Conference, 2006. {EDCC} '06. Sixth European},
  year = {2006},
  pages = {97--108},
  abstract = {This paper proposes a novel technique for preventing a wide range
	of data errors from corrupting the execution of applications. The
	proposed technique enables automated derivation of fine-grained,
	application-specific error detectors. An algorithm based on dynamic
	traces of application execution is developed for extracting the set
	of error detector classes, parameters, and locations in order to
	maximize the error detection coverage for a target application. The
	paper also presents an automatic framework for synthesizing the set
	of detectors in hardware to enable low-overhead runtime checking
	of the application execution. Coverage (evaluated using fault injection)
	of the error detectors derived using the proposed methodology, the
	additional hardware resources needed, and performance overhead for
	several benchmark programs are also reported},
  doi = {{10.1109/EDCC.2006.9}},
  keywords = {application-specific error detectors,automated error detector derivation,dynamic
	application execution traces,error handling,fault injection,invariants,runtime
	checking,software fault tolerance},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{patwardhan_dna-simd_2006,
  author = {Patwardhan,, Jaidev P. and Johri,, Vijeta and Dwyer,, Chris and Lebeck,,
	Alvin R.},
  title = {A defect tolerant self-organizing nanoscale SIMD architecture},
  booktitle = {ASPLOS-XII},
  year = {2006},
  pages = {241--251},
  isbn = {1-59593-451-0},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{nbti1,
  author = {Paul, B.C. and Kunhyuk Kang and Kufluoglu, H. and Ashraful Alam,
	M. and Roy, K.},
  title = {Temporal Performance Degradation under NBTI: Estimation and Design
	for Improved Reliability of Nanoscale Circuits},
  booktitle = {DATE '06},
  pages = {1-6},
  doi = {10.1109/DATE.2006.244119},
  keywords = {integrated circuit reliability, logic circuits, logic design, nanoelectronics10
	years, logic circuits, nanoscale circuit reliability, negative bias
	temperature instability, temporal performance degradation, temporal
	reliability degradation, threshold voltage},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{extn:mmx,
  author = {Alex Peleg and Uri Weiser},
  title = {{MMX Technology Extension to the Intel Architecture}},
  journal = {IEEE Micro},
  year = {1996},
  volume = {16},
  pages = {42-50},
  number = {4},
  address = {Los Alamitos, CA, USA},
  doi = {http://doi.ieeecomputersociety.org/10.1109/40.526924},
  issn = {0272-1732},
  publisher = {IEEE Computer Society}
}

@INPROCEEDINGS{isscc05:cell,
  author = {D. Pham and S. Asano and M. Bolliger and M. N. Day and H. P. Hofstee
	and C. Johns and J. Kahle and A. Kameyama and J. Keaty and Y. Masubuchi
	and M. Riley and D. Shippy and D. Stasiak and M. Suzuoki and M. Wang
	and J. Warnock and S. Weitzel and D. Wendel and T. Yamazaki and K.
	Yazawa},
  title = {{The Design and Implementation of a First-Generation CELL Processor}},
  booktitle = {IEEE International Solid-State Circuits Symposium},
  year = {2005},
  month = {February}
}

@BOOK{anisotropicfiltering,
  title = {{Design and Implementation of a Physically-Based Rendering System}},
  publisher = {Morgan Kaufmann},
  year = {2003},
  author = {Matt Pharr and Greg Humphreys},
  isbn = {012553180X},
  key = {anisotropicfiltering}
}

@ARTICLE{dfmrules:2006a,
  author = {Fedor G. Pikus},
  title = {{Integrated DFM framework for dynamic yield optimization}},
  journal = {Proceedings of SPIE, Photomask Technology},
  year = {2006},
  volume = {6349}
}

@INPROCEEDINGS{pistol_architectural_2009,
  author = {Constantin Pistol and Wutichai Chongchitmate and Christopher Dwyer
	and Alvin R. Lebeck},
  title = {Architectural implications of nanoscale integrated sensing and computing},
  booktitle = {ASPLOS-XIV},
  year = {2009},
  pages = {13--24},
  abstract = {This paper explores the architectural implications of integrating
	computation and molecular probes to form nanoscale sensor processors
	{(nSP).} We show how {nSPs} may enable new computing domains and
	automate tasks that currently require expert scientific training
	and costly equipment. This new application domain severely constrains
	{nSP} size, which significantly impacts the architectural design
	space. In this context, we explore {nSP} architectures and present
	an {nSP} design that includes a simple accumulator-based {ISA,} sensors,
	limited memory and communication transceivers. To reduce the application
	memory footprint, we introduce the concept of instruction-fused sensing.
	We use simulation and analytical models to evaluate {nSP} designs
	executing a representative set of target applications. Furthermore,
	we propose a candidate {nSP} technology based on optical Resonance
	Energy Transfer {(RET)} logic that enables the small size required
	by the application domain; our smallest design is about the size
	of the largest known virus. We also show laboratory results that
	demonstrate initial steps towards a prototype.},
  comment = {{"Carbon} nanotube and ring-gated nanorod {FETs} are hopeful candidates,
	but obtaining control over the precise device length and precise
	placement for arbitrary patterns remain open challenges."},
  doi = {10.1145/1508244.1508247},
  isbn = {978-1-60558-406-5},
  keywords = {alternative technologies,biological computing,instruction fused computing,nanocomputing,new
	computing domain},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1508244.1508247&coll=&dl=GUIDE}
}

@ARTICLE{diskless_1998,
  author = {James S. Plank and Kai Li and Michael A. Puening},
  title = {Diskless Checkpointing},
  journal = {IEEE Trans. on Parallel and Distributed Systems},
  year = {1998},
  volume = {9},
  pages = {972-986},
  number = {10},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{image:dft2006,
  author = {Ilia Polian and Bernd Becker and Masato Nakasato and Satoshi Ohtake
	and Hideo Fujiwara},
  title = {Low-Cost Hardening of Image Processing Applications Against Soft
	Errors},
  booktitle = {DFT '06: Proceedings of the 21st IEEE International Symposium on
	on Defect and Fault-Tolerance in VLSI Systems},
  year = {2006},
  pages = {274--279},
  doi = {http://dx.doi.org/10.1109/DFT.2006.40},
  isbn = {0-7695-2706-X}
}

@INPROCEEDINGS{304168,
  author = {Pomeranz, Irith and Reddy, Sudhakar M.},
  title = {An efficient non-enumerative method to estimate path delay fault
	coverage},
  booktitle = {ICCAD},
  year = {1992},
  pages = {560--567},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Ponomarev01:ReducingPower,
  author = {Dmitry Ponomarev and Gurhan Kucuk and Kanad Ghose},
  title = {{Reducing power requirements of instruction scheduling through dynamic
	allocation of multiple datapath resources}},
  booktitle = {Proceedings of the 34th Annual International Symposium on Microarchitecture},
  year = {2001},
  pages = {90-101},
  month = {June}
}

@INPROCEEDINGS{10.1109/MICRO.2001.991105,
  author = {Michael Powell and Amit Agrawal and T.N. Vijaykumar and Babak Falsafi
	and Kaushik Roy},
  title = {Reducing Set-Associative Cache Energy via Way-Prediction and Selective
	Direct-Mapping},
  booktitle = {MICRO 34},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{gatedvdd1,
  author = {Michael Powell and Se-Hyun Yang and Babak Falsafi and Kaushik Roy
	and T. N. Vijaykumar},
  title = {{Gated-Vdd: A circuit technique to reduce leakage in deep-submicron
	cache memories}},
  booktitle = {{ISLPED '00: Proceedings of International Symposium on Low Power
	Electronics and Design}},
  year = {2000},
  pages = {90--95},
  month = {July}
}

@INPROCEEDINGS{arch_salvaging,
  author = {Powell, Michael D. and Biswas, Arijit and Gupta, Shantanu and Mukherjee,
	Shubhendu S.},
  title = {Architectural core salvaging in a multi-core processor for hard-error
	tolerance},
  booktitle = {ISCA '09},
  pages = {93--104},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{algoFT99,
  author = {Paula Prata and Jo\={a}o Gabriel Silva},
  title = {Algorithm Based Fault Tolerance versus Result-Checking for Matrix
	Computations},
  booktitle = {FTCS '99: Proceedings of the Twenty-Ninth Annual International Symposium
	on Fault-Tolerant Computing},
  year = {1999},
  pages = {4},
  isbn = {0-7695-0213-X}
}

@INPROCEEDINGS{prvulovic_revive:_2002,
  author = {M. Prvulovic and Zheng Zhang and J. Torrellas},
  title = {{ReVive}: Cost-effective architectural support for rollback recovery
	in shared-memory multiprocessors},
  booktitle = {ISCA '02},
  pages = {111--122},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{revive,
  author = {Prvulovic, Milos and Zhang, Zheng and Torrellas, Josep},
  title = {ReVive: cost-effective architectural support for rollback recovery
	in shared-memory multiprocessors},
  booktitle = {ISCA '02},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{spiral,
  author = {Markus P�schel and Jos� Moura and Jeremy Johnson and David Padua
	and Manuela Veloso and Bryan Singer and Jianxin Xiong and Franz Franchetti
	and Aca Gacic and Yevgen Voronenko and Kang Chen and Robert W. Johnson
	and Nick Rizzolo},
  title = {{SPIRAL: Code Generation for DSP Transforms}},
  journal = {{Proceedings of the IEEE special issue on Program Generation, Optimization,
	and Adaptation}},
  year = {2005},
  pages = {232--275},
  number = {2},
  volumne = {93}
}

@INPROCEEDINGS{isca02:raasch,
  author = {Steven E. Raasch and Nathan L. Binkert and Steven K. Reinhardt},
  title = {{A Scalable Instruction Queue Design Using Dependence Chains}},
  booktitle = {Proceedings of the 29th Annual International Symposium on Computer
	Architecture},
  year = {2002},
  pages = {318-327},
  month = {June}
}

@TECHREPORT{versatality2004,
  author = {Rabbah, Rodric and Ian Bratt and Krste Asanovic and Anant Agarwal},
  title = {{Versatility and VersaBench: A New Metric and a Benchmark Suite for
	Flexible Architectures}},
  institution = {Massachusetts Institute of Technology},
  year = {2004},
  number = {MIT-LCS-TM-646)},
  month = {June}
}

@INPROCEEDINGS{racunas_perturbation-based_2007,
  author = {P. Racunas and K. Constantinides and S. Manne and {S.S.} Mukherjee},
  title = {Perturbation-based Fault Screening},
  booktitle = {{HPCA-13}},
  year = {2007},
  pages = {169--180},
  abstract = {Fault screeners are a new breed of fault identification technique
	that can probabilistically detect if a transient fault has affected
	the state of a processor. We demonstrate that fault screeners function
	because of two key characteristics. First, we show that much of the
	intermediate data generated by a program inherently falls within
	certain consistent bounds. Second, we observe that these bounds are
	often violated by the introduction of a fault. Thus, fault screeners
	can identify faults by directly watching for any data inconsistencies
	arising in an application's behavior. We present an idealized algorithm
	capable of identifying over 85\% of injected faults on the {SpecInt}
	suite and over 75\% overall. Further, in a realistic implementation
	on a simulated {Pentium-III-like} processor, about half of the errors
	due to injected faults are identified while still in speculative
	state. Errors detected this early can be eliminated by a pipeline
	flush. In this paper, we present several hardware-based versions
	of this screening algorithm and show that flushing the pipeline every
	time the hardware screener triggers reduces overall performance by
	less than 1\%},
  doi = {{10.1109/HPCA.2007.346195}},
  keywords = {data inconsistencies,error detection,fault identification,fault location,invariants,microprocessor
	chips,perturbation-based fault screening,screening algorithm,simulated
	{Pentium-III-like} {processor,SpecInt,transient} fault},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{ref:cdma,
  author = {S. Rajagopal and S. Rixner and J. Cavallaro},
  title = {A programmable baseband processor design for software defined radios},
  booktitle = {Proceedings of the IEEE International Midwest Symposium on Circuits
	and Systems},
  year = {2002},
  pages = {413-416}
}

@INPROCEEDINGS{sle,
  author = {Rajwar, Ravi and Goodman, James R.},
  title = {Speculative lock elision: enabling highly concurrent multithreaded
	execution},
  booktitle = {MICRO '01},
  pages = {294--305},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{RAJWAR:ASPLOS02,
  author = {R. Rajwar and J. R. Goodman},
  title = {Transactional Lock-Free Execution},
  booktitle = {Proceedings of the Tenth International Conference on Architectural
	Support for Programming Languages and Operating Systems ({ASPLOS})},
  year = {2002},
  month = {Oct},
  annote = {The paper proposes Transactional Lock Removel as a technique for
	executing a program that uses a lock-based synchronization in a lock-free
	manner, even in the presence of conflicts, without programmer support
	or software changes. TLR uses SLE as an enabling mechanism but in
	addition also uses timestamp-based conflict resolution scheme to
	provide lock-free execution even in the presence of data conflicts.
	TLR improves programmability, performance, and stability of lock0based
	programs. }
}

@INPROCEEDINGS{RAJWAR:MICRO01,
  author = {R. Rajwar and J. R. Goodman},
  title = {Speculative lock elision: Enabling highly concurrent multithreaded
	execution},
  booktitle = {Proceedings of the 34th International Symposium on Microarchitecture,
	{MICRO-34}},
  year = {2001},
  pages = {294 - 305},
  month = {Dec},
  annote = {The paper proposes Speculative Lock Elision (SLE) as a technique
	to avoid serialization of threads due to critical sections. Synchronization
	instructions are identified and speculatively elided assuming that
	critical sections do not conflict. Misspeculation due to inter-thread
	data conflicts is detected using existing cache mechanisms and rollback
	is used for recovery. After a predetermined number of failed attempts,
	the lock is aquired to ensure that the proram doesn't livelock. }
}

@INPROCEEDINGS{NBTI0,
  author = {Sanjay Rangan and Neal Mielke and Everett C.C. Yeh},
  title = {{Universal recovery behavior of negative bias temperature instability
	[PMOSFETs]}},
  booktitle = {IEDM '03},
  pages = {14.3.1--14.3.4},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{NBTI0,
  author = {Sanjay Rangan and Neal Mielke and Everett C.C. Yeh},
  title = {{Universal recovery behavior of negative bias temperature instability
	[PMOSFETs]}},
  booktitle = {IEDM '03: IEEE International Electron Devices Meeting, Technical
	Digest},
  year = {2003},
  pages = {14.3.1--14.3.4},
  month = {December}
}

@INPROCEEDINGS{ref:franklin98,
  author = {N. Ranganathan and M. Franklin},
  title = {An Empirical Study of Decentralized {ILP} Execution Models},
  booktitle = {8th International Conference on Architectural Support for Programming
	Languages and Operating Systems},
  year = {1998},
  pages = {272--281},
  month = {October}
}

@TECHREPORT{Ranganathan02:Branch,
  author = {Nitya Ranganathan and Ramadass Nagarajan and Doug Burger and Stephen
	W. Keckler},
  title = {Combining Hyperblocks and Exit Prediction to Increase Front-End Bandwidth
	and Performance},
  institution = {Department of Computer Sciences, The University of Texas at Austin},
  year = {2002},
  number = {TR-02-41},
  address = {Austin, TX},
  month = {September},
  school = {The University of Texas at Austin}
}

@ARTICLE{journalsupercomputing93:rau,
  author = {B. Ramakrishna Rau and Joseph A. Fisher},
  title = {Instruction-Level Parallel Processing: History, Overview, and Perspective},
  journal = {The Journal of Supercomputing},
  year = {1993},
  volume = {7},
  pages = {9-50},
  number = {1}
}

@INPROCEEDINGS{Rebaudengo:dft2006,
  author = {M. Rebaudengo and L. Sterpone and M. Violante and Cristiana Bolchini
	and Antonio Miele and Donatella Sciuto},
  title = {Combined software and hardware techniques for the design of reliable
	IP processors},
  booktitle = {DFT '06: Proceedings of the 21st IEEE International Symposium on
	on Defect and Fault-Tolerance in VLSI Systems},
  year = {2006},
  pages = {265--273},
  publisher = {IEEE Computer Society},
  doi = {http://dx.doi.org/10.1109/DFT.2006.18},
  isbn = {0-7695-2706-X}
}

@INPROCEEDINGS{NBTI3,
  author = {V. Reddy and A.T. Krishnan and A. Marshall and J. Rodriguez and S.
	Natarajan and T. Rost and S. Krishnan},
  title = {{Impact of NBTI on digital circuit reliability}},
  booktitle = {{IEEE Reliability Physics Symposium}},
  year = {2002},
  pages = {248--254}
}

@INPROCEEDINGS{REINHARDT:ISCA00,
  author = {Steven K Reinhardt and Shubhendu Mukherjee},
  title = {{Transient Fault Detection via Simultaneous Multithreading}},
  booktitle = {International Symposium on Computer Architecture},
  year = {2000},
  pages = {25-36},
  month = {July}
}

@INPROCEEDINGS{CALDER:MICRO98,
  author = {Glenn Reinman and Brad Calder},
  title = {Predictive Techniques for Agggressive Load Speculation},
  booktitle = {Proceedings of the 31st Annual ACM/IEEE International Symposium on
	Microarchitecture, MICRO-98},
  year = {1998},
  pages = {127-137},
  month = {Dec}
}

@ARTICLE{reis_s.s.:_2006,
  author = {George A Reis and Jonathan Chang and David I August},
  title = {{S.S.:} Configurable Transient Fault Detection via Dynamic Binary
	Translation},
  journal = {In: Proceedings of the 2nd Workshop on Architectural Reliability},
  year = {2006},
  doi = {10.1.1.80.584},
  keywords = {fault detection},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://serv1.ist.psu.edu:8080/viewdoc/summary?doi=10.1.1.80.584}
}

@ARTICLE{reis_software-controlled_2005,
  author = {George A. Reis and Jonathan Chang and Neil Vachharajani and Ram Rangan
	and David I. August and Shubhendu S. Mukherjee},
  title = {Software-controlled fault tolerance},
  journal = {{ACM} Trans. on Architecture and Code Optimization},
  year = {2005},
  volume = {2},
  pages = {366--396},
  number = {4},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{reis_design_2005,
  author = {{G.A.} Reis and J. Chang and N. Vachharajani and {S.S.} Mukherjee
	and R. Rangan and {D.I.} August},
  title = {Design and evaluation of hybrid fault-detection systems},
  booktitle = {Computer Architecture, 2005. {ISCA} '05. Proceedings. 32nd International
	Symposium on},
  year = {2005},
  pages = {148--159},
  abstract = {As chip densities and clock rates increase, processors are becoming
	more susceptible to transient faults that can affect program correctness.
	Up to now, system designers have primarily considered hardware-only
	and software-only fault-detection mechanisms to identify and mitigate
	the deleterious effects of transient faults. These two fault-detection
	systems, however, are extremes in the design space, representing
	sharp trade-offs between hardware cost, reliability, and performance.
	In this paper, we identify hybrid hardware/software fault-detection
	mechanisms as promising alternatives to hardware-only and software-only
	systems. These hybrid systems offer designers more options to fit
	their reliability needs within their hardware and performance budgets.
	We propose and evaluate {CRAFT,} a suite of three such hybrid techniques,
	to illustrate the potential of the hybrid approach. For fair, quantitative
	comparisons among hardware, software, and hybrid systems, we introduce
	a new metric, mean work to failure, which is able to compare systems
	for which machine instructions do not represent a constant unit of
	work. Additionally, we present a new simulation framework which rapidly
	assesses reliability and does not depend on manual identification
	of failure modes. Our evaluation illustrates that {CRAFT,} and hybrid
	techniques in general, offer attractive options in the fault-detection
	design space.},
  doi = {{10.1109/ISCA.2005.21}},
  isbn = {1063-6897 },
  keywords = {fault detection,fault tolerance,hardware,software},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{rinard:ics2006,
  author = {Martin Rinard},
  title = {Probabilistic accuracy bounds for fault-tolerant computations that
	discard tasks},
  booktitle = {ICS '06: Proceedings of the 20th annual international conference
	on Supercomputing},
  year = {2006},
  pages = {324--334},
  doi = {http://doi.acm.org/10.1145/1183401.1183447},
  isbn = {1-59593-282-8},
  location = {Cairns, Queensland, Australia}
}

@INPROCEEDINGS{rinard:oopsal2003,
  author = {Martin Rinard},
  title = {Acceptability-oriented computing},
  booktitle = {OOPSLA '03: 18th annual ACM SIGPLAN conference on Object-oriented
	programming, systems, languages, and applications},
  year = {2003},
  pages = {221--239},
  doi = {http://doi.acm.org/10.1145/949344.949402},
  isbn = {1-58113-751-6},
  location = {Anaheim, CA, USA}
}

@INPROCEEDINGS{rinard:osdi2004,
  author = {Martin Rinard and Cristian Cadar and Daniel Dumitran and Daniel M.
	Roy and Tudor Leu and William S. Beebee},
  title = {Enhancing server availability and security through failure-oblivious
	computing},
  booktitle = {OSDI'04: Proceedings of the 6th conference on Symposium on Opearting
	Systems Design \& Implementation},
  year = {2004},
  pages = {21--21},
  location = {San Francisco, CA}
}

@INPROCEEDINGS{rinard:oopsla2005,
  author = {Martin Rinard and Cristian Cadar and Huu Hai Nguyen},
  title = {Exploring the acceptability envelope},
  booktitle = {OOPSLA '05: Companion to the 20th annual ACM SIGPLAN conference on
	Object-oriented programming, systems, languages, and applications},
  year = {2005},
  pages = {21--30},
  doi = {http://doi.acm.org/10.1145/1094855.1094866},
  isbn = {1-59593-193-7},
  location = {San Diego, CA, USA}
}

@INPROCEEDINGS{imagine,
  author = {Scott Rixner and William J. Dally and Ujval J. Kapasi and Brucek
	Khailany and Abelardo Lopez-Lagunas and Peter R. Mattson and John
	D. Owens},
  title = {A Bandwidth-efficient Architecture for Media Processing},
  booktitle = {Proceedings of the 31st Annual International Symposium on Microarchitecture},
  year = {1998},
  pages = {3-13},
  month = {December},
  url = {citeseer.nj.nec.com/rixner98bandwidthefficient.html}
}

@INPROCEEDINGS{Rixner1998:Imagine,
  author = {Scott Rixner and William J. Dally and Ujval J. Kapasi and Brucek
	Khailany and Abelardo Lopez-Lagunas and Peter R. Mattson and John
	D. Owens},
  title = {A Bandwidth-Efficient Architecture for Media Processing},
  booktitle = {Proceedings on the 31st Annual International Symposium on Microarchitecture},
  year = {1998},
  pages = {3-13},
  month = {December}
}

@BOOK{systolicarrays,
  title = {{Systolic Arrays}},
  publisher = {Institute of Physics Publishing},
  year = {1987},
  author = {{Roddy Urquhart and Will Moore and Andrew McCabe}}
}

@INPROCEEDINGS{romanescu_core_2008,
  author = {Bogdan F. Romanescu and Daniel J. Sorin},
  title = {Core cannibalization architecture: improving lifetime chip performance
	for multicore processors in the presence of hard faults},
  booktitle = {Proceedings of the 17th international conference on Parallel architectures
	and compilation techniques},
  year = {2008},
  pages = {43--51},
  address = {Toronto, Ontario, Canada},
  publisher = {{ACM}},
  abstract = {To improve the lifetime performance of a multicore chip with simple
	cores, we propose the Core Cannibalization Architecture {(CCA).}
	A chip with {CCA} provisions a fraction of the cores as cannibalizable
	cores {(CCs).} In the absence of hard faults, the {CCs} function
	just like normal cores. In the presence of hard faults, the {CCs}
	can be cannibalized for spare parts at the granularity of pipeline
	stages. We have designed and laid out {CCA} chips composed of multiple
	{OpenRISC} 1200 cores. Our results show that {CCA} improves the chips'
	lifetime performances, compared to chips without {CCA.}},
  doi = {10.1145/1454115.1454124},
  isbn = {978-1-60558-282-5},
  keywords = {fault recovery,fault tolerance,hardware,lifetime performance,multicore,reliability},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1454115.1454124&coll=GUIDE&dl=ACM&type=series&idx=SERIES10924&part=series&WantType=Proceedings&title=PACT}
}

@INPROCEEDINGS{NBTI1,
  author = {G. La. Rosa and S. Rauch and F.Guarin},
  title = {{New Phenomena in Dev. Rel. Phys. of advanced CMOS submicron technologies}},
  booktitle = {{IRPS Tutorial}},
  year = {2001}
}

@INPROCEEDINGS{ROTENBERG:ISFC98,
  author = {Eric Rotenberg},
  title = {{AR/SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors}},
  booktitle = {International Symposium on Fault-Tolerant Computing},
  year = {1998},
  pages = {84-91}
}

@INPROCEEDINGS{ref:traceprocessors,
  author = {E. Rotenberg and Q. Jacobson and Y. Sazeides and J. Smith},
  title = {Trace Processors},
  booktitle = {Proceedings of the 30th Annual International Symposium on Microarchitecture},
  year = {1997},
  pages = {138--148},
  month = {December}
}

@INPROCEEDINGS{ROTENBERG:MICRO97,
  author = {Eric Rotenberg and Quinn Jacobson and Yiannakis Sazeides and Jim
	Smith},
  title = {{Trace processors }},
  booktitle = {Proceedings of the 30th annual ACM/IEEE international symposium on
	Microarchitecture},
  year = {1997},
  pages = {138--148},
  month = {December}
}

@INPROCEEDINGS{Rotenberg:Control,
  author = {Eric Rotenberg and Quinn Jacobson and James E. Smith},
  title = {A Study of Control Independence in Superscalar Processors},
  booktitle = {Proceedings of The Fifth International Symposium on High-Performance
	Computer Architecture (HPCA'99)},
  year = {1999},
  pages = {115--124},
  month = {January}
}

@INPROCEEDINGS{ROTH:MICRO00,
  author = { Amir Roth and Gurindar S. Sohi},
  title = {Register integration: a simple and efficient implementation of squash
	reuse },
  booktitle = {Proceedings of the 33rd Annual ACM/IEEE International Symposium on
	Microarchitecture},
  year = {2000},
  pages = {223--234},
  month = {December}
}

@INPROCEEDINGS{variations:devices2,
  author = {G Roy and F Adamu-Lema and A R Brown and S Roy and A Asenov},
  title = {{Intrinsic parameter fluctuations in conventional MOSFETs until the
	end of the ITRS: A statistical simulation study}},
  booktitle = {NPMS/SIMD '05: Proceedings of the 7th International Conference on
	New Phenomena in Mesoscopic Systems and the 5th International Conference
	on Surfaces and Interfaces in Mesoscopic Devices},
  year = {2005},
  pages = {35--36}
}

@INPROCEEDINGS{gatedvdd0,
  author = {Kaushik Roy},
  title = {{Leakage power reduction in low-voltage CMOS designs}},
  booktitle = {{IEEE International Conference on Electronics, Circuits and Systems}},
  year = {1998},
  pages = {167--173}
}

@ARTICLE{cray1,
  author = {Richard M. Russell},
  title = {{The CRAY-1 Computer System}},
  journal = {{Communications of the ACM}},
  year = {1978},
  volume = {22},
  pages = {64-72},
  number = {1},
  month = {January}
}

@PHDTHESIS{diss05:ALP,
  author = {R Saasnka},
  title = {{ALP: Energy Efficient Support for All Levels of Parallelism for
	Complex Media Applications}},
  school = {University of Illinois at Urbana-Champaign, Department of Computer
	Sciences},
  year = {2005},
  month = {July}
}

@TECHREPORT{grace:uiuc,
  author = {Daniel Grobe Sachs and Wanghong Yuan and Christopher J. Hughes and
	Albert Harris and Sarita V. Adve},
  title = {{GRACE: A Hierarchical Adaptation Framework for Saving Energy}},
  institution = { Computer Science, University of Illinois},
  year = {2004},
  number = {UIUCDCS-R-2004-2409},
  month = {February}
}

@INPROCEEDINGS{DBLP:conf/dsn/SaggeseVKI05,
  author = {Giacinto Paolo Saggese and Anoop Vetteth and Zbigniew Kalbarczyk
	and Ravishankar K. Iyer},
  title = {Microprocessor Sensitivity to Failures: Control vs Execution and
	Combinational vs Sequential Logic.},
  booktitle = {{DSN '05: International Conference on Dependable Systems and Networks}},
  year = {2005},
  pages = {760-769},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/DSN.2005.63}
}

@ARTICLE{DBLP:journals/micro/SaggeseWKPI05,
  author = {Giacinto Paolo Saggese and Nicholas J. Wang and Zbigniew Kalbarczyk
	and Sanjay J. Patel and Ravishankar K. Iyer},
  title = {{An Experimental Study of Soft Errors in Microprocessors}},
  journal = {IEEE Micro},
  year = {2005},
  volume = {25},
  pages = {30-39},
  number = {6},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/MM.2005.104}
}

@INPROCEEDINGS{saggese_microprocessor_2005,
  author = {{G.P.} Saggese and A. Vetteth and Z. Kalbarczyk and Ravishankar Iyer},
  title = {Microprocessor sensitivity to failures: control vs. execution and
	combinational vs. sequential logic},
  booktitle = {Dependable Systems and Networks, 2005. {DSN} 2005. Proceedings. International
	Conference on},
  year = {2005},
  pages = {760--769},
  abstract = {The goal of this study is to characterize the impact of soft errors
	on embedded processors. We focus on control versus speculation logic
	on one hand, and combinational versus sequential logic on the other.
	The target system is a gate-level implementation of a {DLX-like}
	processor. The synthesized design is simulated, and transients are
	injected to stress the processor while it is executing selected applications.
	Analysis of the collected data shows that fault sensitivity of the
	combinational logic (4.2\% for a fault duration of one clock cycle)
	is not negligible, even though it is smaller than the fault sensitivity
	of flip-flops (10.4\%). Detailed study of the error impact, measured
	at the application level, reveals that errors in speculation and
	control blocks collectively contribute to about 34\% of crashes,
	34\% of fail-silent violations and 69\% of application incomplete
	executions. These figures indicate the increasing need for processor-level
	detection techniques over generic methods, such as {ECC} and parity,
	to prevent such errors from propagating beyond the processor boundaries.},
  doi = {{10.1109/DSN.2005.63}},
  keywords = {fault characterization,fault tolerance,hardware},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{saggese_experimental_2005,
  author = {{G.P.} Saggese and {N.J.} Wang and {Z.T.} Kalbarczyk and {S.J.} Patel
	and {R.K.} Iyer},
  title = {An experimental study of soft errors in microprocessors},
  journal = {Micro, {IEEE}},
  year = {2005},
  volume = {25},
  pages = {30--39},
  number = {6},
  abstract = {The issue of soft errors is an important emerging concern in the design
	and implementation of future microprocessors. The authors examine
	the impact of soft errors on two different microarchitectures: a
	{DLX} processor for embedded applications and a high-performance
	alpha processor. The results contrast impact of soft errors on combinational
	and sequential logic, identify the most vulnerable units, and assess
	soft error impact on the application.},
  doi = {{10.1109/MM.2005.104}},
  issn = {0272-1732},
  keywords = {Assessment and Protection Techniques,combinational logic,computer
	{architecture,DLX} processor,embedded applications,embedded systems,error
	{detection,Fault} Injection,high-performance alpha processor,logic
	{design,microarchitectures,Microprocessor} Architecture,microprocessor
	chips,microprocessors,sequential logic,soft {errors,Soft} {errors,Soft}
	error sensitivity},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{sahoo_invariants_2008,
  author = {Sahoo, S.K. and Man-Lap Li and Ramachandran, P. and Adve, S.V. and
	Adve, V.S. and Yuanyuan Zhou},
  title = {Using likely program invariants to detect hardware errors},
  booktitle = {DSN '08},
  year = {2008},
  pages = {70-79},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{iswat,
  author = {Swarup Kumar Sahoo and Man-Lap Li and Pradeep Ramchandran and Sarita
	Adve and Vikram Adve and and Yuanyuan Zhou},
  title = {Using Likely Program Invariants to Detect Hardware Errors},
  booktitle = {DSN '08},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{saib_assertions_78,
  author = {Saib, S.H.},
  title = {Executable Assertions - An Aid To Reliable Software},
  booktitle = {11th Asilomar Conference on Circuits, Systems and Computers},
  year = {1977},
  pages = { 277-281},
  issn = {1058-6393},
  owner = {karu},
  timestamp = {2011.10.31}
}

@PHDTHESIS{diss06:sankaralingam,
  author = {Karthikeyan Sankaralingam},
  title = {{Polymorphous Architectures: A Unified Approach for Extracting Concurrency
	of Different Granularities}},
  school = {The University of Texas at Austin, Department of Computer Sciences},
  year = {2006},
  month = {October}
}

@INPROCEEDINGS{micro03,
  author = {Karthikeyan Sankaralingam and Stephen W. Keckler and William R. Mark
	and Doug Burger},
  title = {{Universal Mechanisms for Data-Parallel Architectures}},
  booktitle = {MICRO '03: Proceedings of the 36th Annual International Symposium
	on Microarchitecture},
  year = {2003},
  pages = {303-314},
  month = {December}
}

@INPROCEEDINGS{interact5,
  author = {Karthikeyan Sankaralingam and Ramadass Nagarajan and Doug Burger
	and Stepehen W. Keckler},
  title = {{A Technology Scalable Architecture for Fast Clocks and High ILP}},
  booktitle = {Proceedings of the 5th Workshop on the Interaction of Compilers and
	Computer Architecture},
  year = {2001},
  month = {January}
}

@TECHREPORT{Sankaralingam01:Sim-PPCTR,
  author = {Karthikeyan Sankaralingam and Ramadass Nagarajan and Stephen W. Keckler
	and Doug Burger},
  title = {{SimpleScalar Simulation of the PowerPC Instruction Set Architecture}},
  institution = {Department of Computer Sciences, The University of Texas at Austin},
  year = {2000},
  number = {TR2000-04},
  address = {Austin, TX},
  month = {February},
  school = {The University of Texas at Austin}
}

@INPROCEEDINGS{isca03:TRIPS,
  author = {Karthikeyan Sankaralingam and Ramadass Nagarajan and Haiming Liu
	and Changkyu Kim and Jaehyuk Huh and Stephen W. Keckler and Doug
	Burger and Charles R. Moore},
  title = {{Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture}},
  booktitle = {ISCA '03: Proceedings of the 30th Annual International Symposium
	on Computer Architecture},
  year = {2003},
  pages = {422--433},
  month = {June}
}

@ARTICLE{taco2004,
  author = {Karthikeyan Sankaralingam and Ramadass Nagarajan and Haiming Liu
	and Changkyu Kim and Jaehyuk Huh and Nitya Ranganathan and Doug Burger
	and Stephen W. Keckler and Robert G. McDonald and Charles R. Moore},
  title = {{TRIPS: A polymorphous architecture for exploiting ILP, TLP, and
	DLP}},
  journal = {TACO '04: ACM Transactions on Architecture and Code Optimization},
  year = {2004},
  volume = {1},
  pages = {62-93},
  number = {1},
  month = {March}
}

%  booktitle = {MICRO '06: Proceedings of the 39th Annual International Symposium
%	on Microarchitecture},
@INPROCEEDINGS{micro06:trips,
  author = {Karthikeyan Sankaralingam and Ramadass Nagarajan and Robert McDonald
	and Rajagopalan Desikan and Saurabh Drolia and M.S. Govindan and
	Paul Gratz and Divya Gulati and Heather Hanson and Changkyu Kim and
	Haiming Liu and Nitya Ranganathan and Simha Sethumadhavan and Sadia
	Sharif and Premkishore Shivakumar and Stephen W. Keckler and Doug
	Burger},
  title = {{Distributed Microarchitectural Protocols in the TRIPS Prototype
	Processor}},
  booktitle = {MICRO},
  year = {2006},
}

@INPROCEEDINGS{pagerank,
  author = {Karthikeyan Sankaralingam and Simha Sethumadhavan and James C. Browne},
  title = {{Distributed Pagerank for P2P Systems}},
  booktitle = {Proceedings of the 12th International Symposium on High Performance
	Distributed Computing},
  year = {2003},
  pages = {58--68},
  month = {June},
  bib2html_dl_pdf = {http://www.cs.wisc.edu/~karu/docs/papers/utexas/hpdc03-distributed-pagerank.pdf},
  bib2html_extra_info = {This is a test of the extra info broadcasting system.},
  bib2html_pubtype = {Refereed Conference},
  bib2html_rescat = {Other}
}

@INPROCEEDINGS{iccd03:rian,
  author = {Karthikeyan Sankaralingam and Vincent Ajay Singh and Stephen W. Keckler
	and Doug Burger},
  title = {{Routed Inter-ALU Networks for ILP Scalability and Performance}},
  booktitle = {ICCD '03: Proceedings of the 21st International Conference on Computer
	Design},
  year = {2003},
  pages = {170--177},
  month = {October}
}

@ARTICLE{grid2003,
  author = {Karthikeyan Sankaralingam and Madhulika Yalamanchi and Simha Sethumadhavan
	and James C. Browne},
  title = {{Pagerank Computation and Keyword Search on Distributed Systems and
	P2P Networks}},
  journal = {Journal of Grid Computing},
  year = {2003},
  volume = {1},
  pages = {291-307},
  number = {3}
}

@ARTICLE{varius,
  author = {Sarangi, S.R. and Greskamp, B. and Teodorescu, R. and Nakano, J.
	and Tiwari, A. and Torrellas, J.},
  title = {{VARIUS}: A Model of Process Variation and Resulting Timing Errors
	for Microarchitects},
  journal = {IEEE Trans. on Semiconductor Manufacturing},
  year = {2008},
  volume = {21},
  pages = {3-13},
  number = {1},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{DBLP:conf/micro/SarangiTT06,
  author = {Smruti R. Sarangi and Abhishek Tiwari and Josep Torrellas},
  title = {Phoenix: Detecting and Recovering from Permanent Processor Design
	Bugs with Programmable Hardware.},
  booktitle = {{MICRO '06: Proceedings of the 39th Annual International Symposium
	on Microarchitecture}},
  year = {2006},
  pages = {26-37},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/MICRO.2006.41}
}

@INPROCEEDINGS{SAZEIDES:MICRO97,
  author = {Yiannakis Sazeides and James E. Smith},
  title = {The Predictability of Data Values},
  booktitle = {MICRO '97},
  annote = {The authors define two predictor models for value prediction namely
	computational predictors and context predictors. Computational predictors
	predict next value by performing some computation on the previous
	value. Context predictors match recent value history with previous
	value history and predict values based on previously observed patterns.
	The authors perform simulations with unbounded prediction tables
	and find highly predictable data values in SPEC95 benchmarks. The
	context based predictor typically has 20\% better accuracy than the
	computational one. In general load and shift instructions are harder
	to predict than adds. },
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{SAZEIDES:MICRO97,
  author = {Yiannakis Sazeides and James E. Smith},
  title = {The Predictability of Data Values},
  booktitle = {Proceedings of the 30th International Symposium on Microarchitecture,
	MICRO-30},
  year = {1997},
  pages = {248-258},
  month = {Dec},
  annote = {The authors define two predictor models for value prediction namely
	computational predictors and context predictors. Computational predictors
	predict next value by performing some computation on the previous
	value. Context predictors match recent value history with previous
	value history and predict values based on previously observed patterns.
	The authors perform simulations with unbounded prediction tables
	and find highly predictable data values in SPEC95 benchmarks. The
	context based predictor typically has 20\% better accuracy than the
	computational one. In general load and shift instructions are harder
	to predict than adds. }
}

@INPROCEEDINGS{google-memory-errors,
  author = {Schroeder, Bianca and Pinheiro, Eduardo and Weber, Wolf-Dietrich},
  title = {DRAM errors in the wild: a large-scale field study},
  booktitle = {SIGMETRICS '09},
  year = {2009},
  pages = {193--204},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{blackjack,
  author = {Schuchman, Ethan and Vijaykumar, T. N.},
  title = {{BlackJack: Hard Error Detection with Redundant Threads on SMT}},
  booktitle = {DSN '07},
  pages = {327--337},
  isbn = {0-7695-2855-4},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{luabook,
  title = {{Game Development With LUA (Game Development Series)}},
  publisher = {{Charles River Media}},
  year = {2005},
  author = {Paul Schuytema and Mark Manyen}
}

@ARTICLE{schweitzer_interactive_2007-1,
  author = {Dino Schweitzer and Wayne Brown},
  title = {Interactive visualization for the active learning classroom},
  journal = {{SIGCSE} Bull.},
  year = {2007},
  volume = {39},
  pages = {208--212},
  number = {1},
  abstract = {Engaging students in the learning process has been shown to be an
	effective means for education. Several methods have been proposed
	to achieve this engagement for computer science and other disciplines.
	Active learning is one such technique that incorporates interactive
	classroom activities to reinforce concepts and involve the students.
	Visualizations of computer science concepts such as algorithm animations
	can be used for these activities. To be most effective in this environment,
	they need to be designed and used with active learning in mind. This
	paper describes the design characteristics of such visualizations,
	ways of using them in the classroom, and our experience with developing
	and using visualization tools across different courses in the computer
	science curriculum.},
  doi = {10.1145/1227504.1227384},
  keywords = {active learning,collaborative learning,visualization},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1227504.1227384&coll=GUIDE&dl=GUIDE&idx=J688&part=newsletter&WantType=Newsletters&title=ACM%20SIGCSE%20Bulletin&CFID=7910075&CFTOKEN=65404214}
}

@INPROCEEDINGS{scott_synchronization_1996,
  author = {Steven L. Scott},
  title = {Synchronization and Communication in the {T3E} Multiprocessor},
  booktitle = {Architectural Support for Programming Languages and Operating Systems},
  year = {1996},
  pages = {26--36},
  comment = {Good intro "shared-memory model better suited for irregular, dynamic
	parallelism" "message passing makes the detection of parallelism
	and optimization of data layout significantly easier for the compiler"
	"the most striking limitation of most microprocessors is their memory
	interface" latency reduction vs. latency toleration
	
	Researchers at Illinois have found the shared memory instrumental
	in achieving good memory performance (no need to synchronize on data
	transfer)
	
	... (more notes on paper)},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://citeseer.ist.psu.edu/scott96synchronization.html}
}

@ARTICLE{larrabee,
  author = {Seiler, Larry and Carmean, Doug and Sprangle, Eric and Forsyth, Tom
	and Abrash, Michael and Dubey, Pradeep and Junkins, Stephen and Lake,
	Adam and Sugerman, Jeremy and Cavin, Robert and Espasa, Roger and
	Grochowski, Ed and Juan, Toni and Hanrahan, Pat},
  title = {Larrabee: A many-core x86 architecture for visual computing},
  journal = {ACM Transactions on Graphics},
  year = {2008},
  volume = {27},
  pages = {1--15},
  number = {3},
  owner = {karu},
  timestamp = {2011.10.31}
}


@BOOK{ITRS2009:PIDS,
  title = {International Technology Roadmap for Semiconductors},
  author = {{Semiconductor Industry Association (SIA)}},
  edition = {2009},
  chapter = {Process Integration, Devices, and Structures},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Sethumadhavan:2003:SHM:956417.956553,
  author = {Sethumadhavan, Simha and Desikan, Rajagopalan and Burger, Doug and
	Moore, Charles R. and Keckler, Stephen W.},
  title = {Scalable Hardware Memory Disambiguation for High ILP Processors},
  booktitle = {MICRO 36},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{seznec05:computer,
  author = {Seznec, A. and Espasa, R.},
  title = {{Conflict-free accesses to strided vectors on a banked cache}},
  journal = {IEEE Transactions on Computers},
  year = {2005},
  volume = {54},
  pages = {913-916},
  number = {7}
}

@INPROCEEDINGS{10.1109/MM.2007.17,
  author = {Tingting Sha and Milo M.K. Martin and Amir Roth},
  title = {NoSQ: Store-Load Communication without a Store Queue},
  journal = {MICRO '06},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{spares-cost-framework,
  author = {Saeed Shamshiri and Peter Lisherness and Sung-Jui Pan and Kwang-Ting
	Cheng},
  title = {A Cost Analysis Framework for Multi-core Systems with Spares},
  booktitle = {Proceedings of International Test Conference},
  year = {2008},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{SHERWOOD:SIMPOINT,
  author = {Timothy Sherwood and Erez Perelman and Brad Calder},
  title = {Basic Block Distribution Analysis to Find Periodic Behavior and Simulation
	Points in Applications},
  booktitle = {Proceedings of the International Conference on Parallel Architectures
	and Compilation Technique},
  year = {2001},
  pages = {3--14},
  month = Sep
}

@TECHREPORT{Sivakumar01:Cacti3,
  author = {Premkishore Shivakumar and Norman P. Jouppi},
  title = {Cacti 3.0: An Integrated Cache Timing, Power and Area Model},
  institution = {Compaq Computer Corporation},
  year = {2001},
  month = {August}
}

@INPROCEEDINGS{PAV:dsn2003,
  author = {Premkishore Shivakumar and Stephen W. Keckler and Charles R. Moore
	and Doug Burger},
  title = {Exploiting Microarchitectural Redundancy For Defect Tolerance.},
  booktitle = {ICCD '03: Proceedings of the 21st International Conference on Computer
	Design},
  year = {2003},
  pages = {481-488},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://csdl.computer.org/comp/proceedings/iccd/2003/2025/00/20250481abs.htm}
}

@INPROCEEDINGS{Shivakumar02:SER,
  author = {Premkishore Shivakumar and Mike Kistler and Steve Keckler and Doug
	Burger and Lorenzo Alvisi},
  title = {Modeling the Effect of Technology Trends on the Soft Error Rate of
	Combinational Logic},
  booktitle = {In the Annual Symposium on Dependable Systems and Networks},
  year = {2002},
  month = {June}
}

@INPROCEEDINGS{SHIVAKUMAR:DSN02,
  author = {Premkishore Shivakumar and Michael Kistler and Stephen W. Keckler
	and Doug Burger and Lorenzo Alvisi},
  title = {{Modeling the Effect of Technology Trends on the Soft Error Rate
	of Combinational Logic}},
  booktitle = {Proceedings of the International Conference on Dependable Systems
	and Networks},
  year = {2002},
  pages = {389--398},
  month = {June}
}

@INPROCEEDINGS{Shivers:1999:AHT:317636.317783,
  author = {Shivers, Olin and Clark, James W. and McGrath, Roland},
  title = {Atomic heap transactions and fine-grain interrupts},
  booktitle = {ICFP '99},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{Shostak:1984,
  author = {Shostak, Robert E.},
  title = {Deciding Combinations of Theories},
  journal = {J. ACM},
  year = {1984},
  volume = {31},
  pages = {1--12},
  month = {January},
  issue = {1}
}

@INPROCEEDINGS{DBLP:conf:asplos:ShyamCPBA06,
  author = {Smitha Shyam and Kypros Constantinides and Sujay Phadke and Valeria
	Bertacco and Todd M. Austin},
  title = {Ultra low-cost defect protection for microprocessor pipelines},
  booktitle = {ASPLOS '06: Proceedings of the Twelfth International Conference on
	Architectural Support for Programming Languages},
  year = {2006},
  pages = {73-82},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.acm.org/10.1145/1168857.1168868}
}

@INPROCEEDINGS{errorenergy:islped:2000,
  author = {Amit Sinha and Alice Wang and Anantha P. Chandrakasan},
  title = {{Algorithmic Transforms for Efficient Energy Scalable Computation}},
  booktitle = {{ISLPED '00: Proceedings of International Symposium on Low Power
	Electronics and Design}},
  year = {2000},
  pages = {31--36},
  month = {July}
}

@ARTICLE{cmosscaling2005a,
  author = {Thomas Skotnicki and James A. Hutchby and Tsu-Jae King and H.-S.
	Philip Wong and Frederic Boeuf},
  title = {{The end of CMOS scaling: toward the introduction of new materials
	and structural changes to improve MOSFET performance}},
  journal = {Circuits and Devices Magazine, IEEE},
  year = {2005},
  volume = {21},
  pages = {16--26},
  month = {Jan-Feb},
  issue = {1}
}

@ARTICLE{IBM,
  author = {Slegel, Timothy J. and others},
  title = {{IBM's S/390 G5} Microprocessor Design},
  journal = {IEEE Micro},
  year = {1999},
  volume = {19},
  pages = {12--23},
  number = {2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{ibm-s390,
  author = {Slegel, Timothy J. and Averill III, Robert M. and Check, Mark A.
	and Giamei, Bruce C. and Krumm, Barry W. and Krygowski, Christopher
	A. and Li, Wen H. and Liptay, John S. and MacDougall, John D. and
	McPherson, Thomas J. and Navarro, Jennifer A. and Schwarz, Eric M.
	and Shum, Kevin and Webb, Charles F.},
  title = {IBM's S/390 G5 Microprocessor Design},
  journal = {IEEE Micro},
  year = {1999},
  volume = {19},
  number = {2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Smith06:CGO,
  author = {Aaron Smith and Jim Burrill and Jon Gibson and Bertrand Maher and
	Nick Nethercote and Bill Yoder and Doug Burger and Kathryn S. McKinley},
  title = {Compiling for {EDGE} Architectures},
  booktitle = {Fourth International ACM/IEEE Symposium on Code Generation and Optimization
	(CGO)},
  year = {2006},
  pages = {185-189},
  month = {March}
}

@INPROCEEDINGS{micro06:predication,
  author = {Aaron Smith and Ramadass Nagarajan and Karthikeyan Sankaralingam
	and Robert McDonald and Doug Burger and Stephen W. Keckler and Kathryn
	S. McKinley},
  title = {{Dataflow Predication}},
  booktitle = {MICRO 39}
}

@INPROCEEDINGS{micro06:predication,
  author = {Aaron Smith and Ramadass Nagarajan and Karthikeyan Sankaralingam
	and Robert McDonald and Doug Burger and Stephen W. Keckler and Kathryn
	S. McKinley},
  title = {{Dataflow Predication}},
  booktitle = {Proceedings of the 39th Annual International Symposium on Microarchitecture},
  year = {2006},
  month = {December},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{HEP,
  author = {B.J. Smith},
  title = {{Architecture and applications of the HEP multiprocessor computer
	system. In SPIE Real Time Signal Processing IV, pages 241--248, 1981}}
}

@MISC{HEP,
  author = {B.J. Smith},
  title = {{Architecture and applications of the HEP multiprocessor computer
	system. In SPIE Real Time Signal Processing IV, pages 241--248, 1981}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{SMITH:ISCA81,
  author = {James E. Smith},
  title = {A study of branch prediction strategies},
  booktitle = {Proceedings of the 8th annual International symposium on Computer
	Architecture},
  year = {1981},
  pages = {135--148},
  month = {May}
}

@INPROCEEDINGS{smith00vector,
  author = {James E. Smith and Greg Faanes and Rabin A. Sugumar},
  title = {{Vector instruction set support for conditional operations}},
  booktitle = {Proceedings of the 27th Annual International Symposium on Computer
	Architecture},
  year = {2000},
  pages = {260-269},
  month = {June},
  url = {citeseer.nj.nec.com/smith00vector.html}
}

@ARTICLE{precise_interrupts,
  author = {Smith, James E. and Pleszkun, Andrew R.},
  title = {Implementing Precise Interrupts in Pipelined Processors},
  journal = {IEEE Transactions on Computers},
  year = {1988},
  volume = {37},
  pages = {562--573},
  month = {May},
  issue = {5},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{FIRST:SELSE2007,
  author = {Jared Smolens and Brian Gold and James Hoe and Babak Falsafi and
	Ken Mai},
  title = {{Detecting Emerging Wearout Faults}},
  booktitle = {{Silicon Errors in Logic - System Effects Workshop}},
  year = {2007},
  month = {April}
}

@INPROCEEDINGS{smolens_reunion_2007,
  author = {Smolens,, Jared C. and Gold,, Brian T. and Falsafi,, Babak and Hoe,,
	James C.},
  title = {Reunion: Complexity-Effective Multicore Redundancy},
  booktitle = {MICRO '06},
  pages = {223--234},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{reunion,
  author = {Smolens, Jared C. and Gold, Brian T. and Falsafi, Babak and Hoe,
	James C.},
  title = {Reunion: Complexity-Effective Multicore Redundancy},
  booktitle = {MICRO 39},
  year = {2006},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{smolens:fingerprinting,
  author = {Smolens, Jared C. and Gold, Brian T. and Kim, Jangwoo and Falsafi,
	Babak and Hoe, James C. and Nowatzyk, Andreas G.},
  title = {Fingerprinting: bounding soft-error detection latency and bandwidth},
  booktitle = {ASPLOS-XI},
  year = {2004},
  pages = {224--234},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{smolens:fingerprinting:ieee-micro,
  author = {Smolens, Jared C. and Gold, Brian T. and Kim, Jangwoo and Falsafi,
	Babak and Hoe, James C. and Nowatzyk, Andreas G.},
  title = {Fingerprinting: Bounding Soft-Error-Detection Latency and Bandwidth},
  journal = {IEEE Micro},
  year = {2004},
  volume = {24},
  number = {6},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{SODANI:ISCA97,
  author = { Avinash Sodani and Gurindar S. Sohi},
  title = {Dynamic instruction reuse},
  booktitle = {Proceedings of the 24th annual International symposium on Computer
	Architecture},
  year = {1997},
  pages = {194--205},
  month = {June}
}

@INPROCEEDINGS{Sohi1995:Multiscalar,
  author = {Gurindar S. Sohi and Scott E. Breach and T. N. Vijaykumar},
  title = {{Multiscalar processors}},
  booktitle = {ISCA '95:ISCA '95: Proceedings of the 22nd Annual International Symposium
	on Computer Architecture},
  year = {1995},
  pages = {414-425},
  month = {June}
}

@INPROCEEDINGS{Sohi:87,
  author = {Sohi, G. S. and Vajapeyam, S.},
  title = {Instruction issue logic for high-performance, interruptable pipelined
	processors},
  booktitle = {ISCA '87},
  pages = {27--34},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{SORIN:ISCA02,
  author = {Sorin, D.J. and Martin M.M.K. and Hill, M.D. and Wood, D.A.},
  title = {SafetyNet: improving the availability of shared memory multiprocessors
	with global checkpoint/recovery },
  booktitle = {Proc. of the 29th Annual Int'l Symp. on Computer Architecture ({ISCA}'02)},
  year = {2002},
  pages = {123 - 134},
  month = {May},
  annote = {Paper proposes SafetyNet, a unified, lightweight checkpoint/recovery
	mechanism to support multiple long-latency fault detection schemes.
	SafetyNect maintains multiple, globally consistent checkpoints of
	state and recovers to a pre-fault checkpoint when a fault is detected.
	Performance overhead is minimized by pipelining checkpoint validation
	with subsequent parallel execution. Using full-system simulation
	of a 16-way multiprocessor system, the paper shows that SafetyNet
	adds statistically insignificant runtime overhead in the common-case
	(adds no latency to 99.99\% of all instructions) and avoids a crash
	when tolerated faults occur. }
}

@BOOK{sorin,
  title = {Fault Tolerant Computer Architecture},
  publisher = {Morgan \& Claypool},
  year = {2009},
  author = {Sorin, D. J.},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{safetynet,
  author = {Sorin, Daniel J. and Martin, Milo M. K. and Hill, Mark D. and Wood,
	David A.},
  title = {SafetyNet: improving the availability of shared memory multiprocessors
	with global checkpoint/recovery},
  booktitle = {ISCA '02},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{sorin_safetynet:_2002,
  author = {Daniel J. Sorin and Milo M. K. Martin and Mark D. Hill and David
	A. Wood},
  title = {{SafetyNet:} improving the availability of shared memory multiprocessors
	with global checkpoint/recovery},
  booktitle = {ISCA '02},
  pages = {123--134},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Sorin98,
  author = {Sorin, D. J. and V. S. Pai and S. V. Adve and M. K. Vernon and D.
	A. Wood},
  title = {"Analytic Evaluation of SharedMemory Parallel Systems with ILP Processors"},
  booktitle = {Proc. 25th Int'l. Symp. on Computer Architecture (ISCA '98)},
  year = {1998},
  pages = {380-391}
}

@INPROCEEDINGS{1250725,
  author = {Niranjan Kumar Soundararajan and Angshuman Parashar and Anand Sivasubramaniam},
  title = {Mechanisms for bounding vulnerabilities of processor structures},
  booktitle = {ISCA '07: Proceedings of the 34th annual international symposium
	on Computer architecture},
  year = {2007},
  pages = {506--515},
  doi = {http://doi.acm.org/10.1145/1250662.1250725},
  isbn = {978-1-59593-706-3},
  location = {San Diego, California, USA}
}

@INPROCEEDINGS{isca02:carmean,
  author = {Eric Sprangle and Doug Carmean},
  title = {{Increasing Processor Performance by Implementing Deeper Pipelines}},
  booktitle = {Proceedings of the 29th Annual International Symposium on Computer
	Architecture},
  year = {2002},
  pages = {25-36},
  month = {June}
}

@INPROCEEDINGS{software_taxonomy,
  author = {Vilas Sridharan and Dean A. Liberty and David R. Kaeli},
  title = {A Taxonomy to Enable Error Recovery and Correction in Software},
  booktitle = {Workshop on Quality-Aware Design},
  year = {2008},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{DBLP:conf/isca/SrinivasanABR05,
  author = {Jayanth Srinivasan and Sarita V. Adve and Pradip Bose and Jude A.
	Rivers},
  title = {Exploiting Structural Duplication for Lifetime Reliability Enhancement},
  booktitle = {ISCA 2005},
  year = {2005},
  pages = {520-531},
  ee = {http://csdl.computer.org/comp/proceedings/isca/2005/2270/00/22700520abs.htm},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{adve:dsn2004,
  author = {Jayanth Srinivasan and Sarita V. Adve and Pradip Bose and Jude A.
	Rivers},
  title = {{The Impact of Technology Scaling on Lifetime Reliability}},
  booktitle = {{Proceedings of International Conference on Dependable Systems and
	Networks}},
  year = {2004},
  month = {June}
}

@INPROCEEDINGS{lifetimereliability2004:sarita,
  author = {Jayanth Srinivasan and Sarita V. Adve and Pradip Bose and Jude A.
	Rivers},
  title = {The Case for Lifetime Reliability-Aware Microprocessors},
  booktitle = {ISCA '04: Proceedings of the 31st annual international symposium
	on Computer architecture},
  year = {2004},
  pages = {276},
  isbn = {0-7695-2143-6},
  location = {Munchen, Germany}
}

@INPROCEEDINGS{CFP,
  author = {S. Srinivasan and R. Rajwar and H. Akkary and A. Ghandi and M. Upson},
  title = {Continual Flow Pipelines},
  booktitle = {ASPLOS '04},
  pages = {107-119},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Rajwar:CFP03,
  author = {S. Srinivasan and R. Rajwar and H. Akkary and A. Ghandi and M. Upson},
  title = {Continual Flow Pipelines},
  booktitle = {Proceedings of the 11th Annual International Conference on Architectural
	Support for Programming Languages and Operating Systems},
  year = {2004},
  pages = {107-119},
  month = {October}
}

@INPROCEEDINGS{Patt:OOOFetch,
  author = {Jared Stark and Paul Racunas and Yale N. Patt},
  title = {Reducing the Performance Impact of Instruction Cache Misses by Writing
	Instructions into the Reservation Stations Out-of-Order},
  booktitle = {International Symposium on Microarchitecture},
  year = {1997},
  pages = {34--43},
  month = {December},
  url = {citeseer.nj.nec.com/stark97reducing.html}
}

@ARTICLE{strikwerda,
  author = {John C. Strikwerda},
  title = {A Probabilistic Analysis of Asynchronous Iteration},
  journal = {Linear Algebra and its Applications},
  year = {2002},
  volume = {349},
  pages = {125--154},
  month = {July}
}

@BOOK{reliability-book0,
  title = {Reliability Wearout Mechanisms in Advanced CMOS Technologies},
  publisher = {Wiley-IEEE Press},
  author = {Alvin W. Strong and Ernest Y. Wu and Rolf-Peter Vollertsen and Jordi
	Sune and Giuseppe La Rosa and Timothy D. Sullivan and Stewart E.
	Rauch and III},
  isbn = {978-0-471-73172-6},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Aater,
  author = {Aater M. Suleman and Onur Mutlu and Moinuddin K Qureshi and Yale
	N. Patt},
  title = {Accelerating critical section execution with asymmetric multi-core
	architectures},
 
 booktitle = {ASPLOS '09},
  pages = {253--264},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{sultan_2000,
  author = {F. Sultan and T. Nguyen and L. Iftode},
  title = {Scalable Fault-Tolerant Distributed Shared Memory},
  booktitle = { SC '00 },
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{slipstream,
  author = {Karthik Sundaramoorthy and Zachary Purser and Eric Rotenberg},
  title = {Slipstream Processors: Improving both Performance and Fault Tolerance},
  booktitle = {ASPLOS-IX},
  year = {2000},
  pages = {257-268},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{sundaramoorthy:2000:slipstream,
  author = {Sundaramoorthy, Karthik and Purser, Zach and Rotenburg, Eric},
  title = {Slipstream processors: improving both performance and fault tolerance},
  booktitle = {Proceedings of the 9th International Conference on Architectural
	Support for Programming Languages and Operating Systems},
  year = {2000},
  pages = {257--268},
  owner = {karu},
  timestamp = {2011.10.31}
}

% booktitle = {Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture},
@inproceedings{wavescalar,
 author = {Swanson, Steven and Michelson, Ken and Schwerin, Andrew and Oskin, Mark},
 title = {WaveScalar},
 booktitle = {MICRO},
 year = {2003},
} 

@ARTICLE{elastic:2006,
  author = {Dennis Sylvester and David Blaauw and Eric Karl},
  title = {ElastIC: An Adaptive Self-Healing Architecture for Unpredictable
	Silicon},
  journal = {IEEE Design and Test},
  year = {2006},
  volume = {23},
  pages = {484--490},
  number = {6},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MDT.2006.145},
  issn = {0740-7475},
  publisher = {IEEE Computer Society Press}
}

@ARTICLE{nature2020a,
  author = {Alexander Szalay and Jim Gray},
  title = {{2020 computing: Science in an exponential world}},
  journal = {Nature},
  year = {2006},
  volume = {440},
  pages = {413--414},
  month = {March}
}

@ARTICLE{cell:spe,
  author = {Osamu Takahashi and Scott Cottier and Sang H. Dhong and Brian Flachs
	and Joel Silberman},
  title = {{Power-Conscious Design of the Cell Processor's Synergistic Processor
	Element}},
  journal = {IEEE Micro},
  year = {2005},
  volume = {25},
  pages = {10-18},
  number = {5},
  address = {Los Alamitos, CA, USA},
  doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2005.97},
  issn = {0272-1732},
  publisher = {IEEE Computer Society}
}

@ARTICLE{Talla:Media,
  author = {Deepu Talla and Lizy John and Doug Burger},
  title = {Bottlenecks in multimedia processing with {SIMD} style extensions
	and architectural enhancements},
  journal = {IEEE Transactions on Computers},
  year = {2003},
  pages = {35-46}
}

@ARTICLE{5374371,
  author = {Xiangyu Tang and Seongmoon Wang},
  title = {A Low Hardware Overhead Self-Diagnosis Technique Using Reed-Solomon
	Codes for Self-Repairing Chips},
  journal = {Computers, IEEE Transactions on},
  year = {2010},
  volume = {59},
  pages = {1309 -1319},
  number = {10},
  month = {oct.},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{federation,
  author = {Tarjan, D. and Boyer, M. and Skadron, K.},
  title = {Federation: Repurposing scalar cores for out-of-order instruction
	issue},
  booktitle = {DAC 2008},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{srambisr,
  author = {M Tarr and D. Boudreau and R. Murphy},
  title = {{Defect Analysis System Speeds Test and Repair of Redundant Memories}},
  journal = {{Electronics}},
  year = {1984},
  pages = {175--179},
  month = {January}
}

@ARTICLE{RAW:MICRO2002,
  author = {Michael Bedford Taylor and Jason Kim and Jason Miller and David Wentz
	laff and Fae Ghodrat and Ben Greenwald and Henry Hoffman and Paul
	Johnson and Jae-Wook Lee,Walter Lee and Albert Ma and Arvind Saraf
	and Mark Seneski and Nathan Shnidman and Volker Strumpen and Matt
	Frank and Saman Amarasinghe and Anant Agarwal},
  title = {{The RAW Microprocessor: A Computational Fabric for Software Circuits
	and General-Purpose Programs}},
  journal = {IEEE Micro},
  year = {2002},
  volume = {22},
  pages = {25--35},
  number = {2},
  month = {March}
}

@INPROCEEDINGS{hpca03:taylor,
  author = {Michael Bedford Taylor and Walter Lee and Saman P. Amarasinghe and
	Anant Agarwal},
  title = {{Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned
	Architectures}},
  booktitle = {{Proceedings of the 9th International Symposium on High-Performance
	Computer Architecture}},
  year = {2003},
  pages = {341-353},
  month = {February}
}

@INPROCEEDINGS{RAW:isca04,
  author = {Michael Bedford Taylor and Walter Lee and Jason Miller and David
	Wentzlaff and Ian Bratt and Ben Greenwald and Henry Hoffmann and
	Paul Johnson and Jason Kim and James Psota and Arvind Saraf and Nathan
	Shnidman and Volker Strumpen and Matthew Frank and Saman P. Amarasinghe
	and Anant Agarwal},
  title = {{Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture
	for ILP and Streams}},
  booktitle = {Proceedings of the 31st Annual International Symposium on Computer
	Architecture},
  year = {2004},
  pages = {2-13}
}

@INPROCEEDINGS{rawversabench,
  author = {Michael Bedford Taylor and Walter Lee and Jason Miller and David
	Wentzlaff and Ian Bratt and Ben Greenwald and Henry Hoffmann and
	Paul Johnson and Jason Kim and James Psota and Arvind Saraf and Nathan
	Shnidman and Volker Strumpen and Matthew Frank and Saman P. Amarasinghe
	and Anant Agarwal},
  title = {{Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture
	for ILP and Streams}},
  booktitle = {Proceedings of the 31st International Symposium on Computer Architecture},
  year = {2004},
  pages = {2-13},
  month = {June}
}

@ARTICLE{power4,
  author = {J. M. Tendler and J. S. Dodson and J. S. Fields, Jr. and H. Le and
	B. Sinharoy},
  title = {{POWER4} System Microarchitecture},
  journal = {IBM Journal of Research and Development},
  year = {2001},
  volume = {26},
  pages = {5-26},
  number = {1},
  month = {January}
}

@INPROCEEDINGS{varius:isca2007,
  author = {R. Teodorescu and B. Greskamp and J. Nakano and S. Sarangi and A.
	Tiwari and J. Torrellas},
  title = {{VARIUS: A Model of Parameter Variation and Resulting Timing Errors
	for Microarchitects}},
  booktitle = {{ASGI '07: Workshop on Architectural Support for Gigascale Integration}},
  year = {2007},
  month = {June}
}

@MISC{cdc6600,
  author = {Thornton, J. E.},
  title = {{Parallel Operation in the Control Data 6600, pp. 33-41 in AFIPS
	Conference Proceedings, 1964 Fall Joint Computer Conference, Spartan
	Books Inc., Washington D.C. (1965)}}
}

@MISC{cdc6600,
  author = {Thornton, J. E.},
  title = {{Parallel Operation in the Control Data 6600, pp. 33-41 in AFIPS
	Conference Proceedings, 1964 Fall Joint Computer Conference, Spartan
	Books Inc., Washington D.C. (1965)}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{flexcore,
  author = {Thuresson, M. and Sjalander, M. and Bjork, M. and Svensson, L. and
	Larsson-Edefors, P. and Stenstrom, P.},
  title = {FlexCore: Utilizing Exposed Datapath Control for Efficient Computing},
  booktitle = {IC-SAMOS},
  year = {2007},
  keywords = {FlexCore architecture;FlexSoC framework;VLSI implementation;embedded
	application;exposed datapath control;fine grained control;instruction
	bandwidth;instruction decoding;wide control word;VLSI;decoding;embedded
	systems;instruction sets;microprocessor chips;pipeline processing;system-on-chip;}
}

@INPROCEEDINGS{recycle:isca07,
  author = {Abhishek Tiwari and Smruti R. Sarangi and Josep Torrellas},
  title = {ReCycle: pipeline adaptation to tolerate process variation},
  booktitle = {ISCA '07: Proceedings of the 34th annual international symposium
	on Computer architecture},
  year = {2007},
  pages = {323--334},
  doi = {http://doi.acm.org/10.1145/1250662.1250703},
  isbn = {978-1-59593-706-3},
  location = {San Diego, California, USA}
}

@MISC{touba97logic,
  author = {N. Touba},
  title = {Logic Synthesis of Multilevel Circuits with Concurrent Error Detection},
  year = {1997},
  owner = {karu},
  text = {Touba, N.A., and E.J. McCluskey, Logic Synthesis of Multilevel Circuits
	with Concurrent Error Detection, IEEE Transactions on Computer-Aided
	Design, Vol. 16, No. 7, pp. 783-789, Jul. 1997.},
  timestamp = {2011.10.31},
  url = {citeseer.ist.psu.edu/touba97logic.html}
}

@MISC{touba97logic,
  author = {N. Touba},
  title = {Logic Synthesis of Multilevel Circuits with Concurrent Error Detection},
  year = {1997},
  text = {Touba, N.A., and E.J. McCluskey, Logic Synthesis of Multilevel Circuits
	with Concurrent Error Detection, IEEE Transactions on Computer-Aided
	Design, Vol. 16, No. 7, pp. 783-789, Jul. 1997.},
  url = {citeseer.ist.psu.edu/touba97logic.html}
}

@ARTICLE{extn:vis,
  author = {Marc Tremblay and J. Michael O'Connor and Venkatesh Narayanan and
	Liang He},
  title = {{VIS Speeds New Media Processing}},
  journal = {IEEE Micro},
  year = {1996},
  volume = {16},
  pages = {10-20},
  number = {4},
  address = {Los Alamitos, CA, USA},
  doi = {http://doi.ieeecomputersociety.org/10.1109/40.526921},
  issn = {0272-1732},
  publisher = {IEEE Computer Society}
}

@ARTICLE{FGBB_2002,
  author = {Tschanz, J.W. and Kao, J.T. and Narendra, S.G. and Nair, R. and Antoniadis,
	D.A. and Chandrakasan, A.P. and De, V.},
  title = {Adaptive body bias for reducing impacts of die-to-die and within-die
	parameter variations on microprocessor frequency and leakage},
  journal = {IEEE Journal of Solid-State Circuits},
  year = {2002},
  volume = {37},
  pages = { 1396-1402},
  number = {11},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{variations:devices3,
  author = {J. Tschanz and J. Kao and S. Narendra and R. Nair and D. Antoniadis
	and A. Chandrakasan and V. De},
  title = {Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die
	Parameter Variations on Microprocessor Frequency and Leakage},
  year = {2002},
  text = {J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan,
	V. De, Adaptive Body Bias for Reducing Impacts of Die-to-Die and
	Within-Die Parameter Variations on Microprocessor Frequency and Leakage,
	ISSCC Digest of Technical Papers, pp. 422-423, February 2002.},
  url = {citeseer.ist.psu.edu/tschanz02adaptive.html}
}

@MISC{variations:devices3,
  author = {J. Tschanz and J. Kao and S. Narendra and R. Nair and D. Antoniadis
	and A. Chandrakasan and V. De},
  title = {Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die
	Parameter Variations on Microprocessor Frequency and Leakage},
  year = {2002},
  owner = {karu},
  text = {J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan,
	V. De, Adaptive Body Bias for Reducing Impacts of Die-to-Die and
	Within-Die Parameter Variations on Microprocessor Frequency and Leakage,
	ISSCC Digest of Technical Papers, pp. 422-423, February 2002.},
  timestamp = {2011.10.31},
  url = {citeseer.ist.psu.edu/tschanz02adaptive.html}
}

@ARTICLE{Berkeley:reliability:1993,
  author = {R.H. Tu and E. Rosenbaum and W.Y. Chan and C.C. Li and E. Minami
	and K. Quader and P.K. Ko and C. Hu },
  title = {{Berkeley reliability tools BERT}},
  journal = {{Computer Aided Design of Integrated Circuits and Systems, IEEE Transactions
	on}},
  year = {1993},
  volume = {12},
  pages = {1524--1534},
  issue = {10}
}

@INPROCEEDINGS{isca96:SMT,
  author = {Dean M. Tullsen and Susan J. Eggers and Joel S. Emer and Henry M.
	Levy and Jack L. Lo and Rebecca L. Stamm},
  title = {{Exploiting Choice: Instruction fetch and issue on an implementable
	simultaneous multithreading processor}},
  booktitle = {{Proceedings of the 23rd Annual International Symposium on Computer
	Architecture}},
  year = {1996},
  pages = {191--202},
  address = {New York, NY, USA},
  month = {June},
  publisher = {ACM Press},
  doi = {http://doi.acm.org/10.1145/232973.232993},
  isbn = {0-89791-786-3},
  location = {Philadelphia, Pennsylvania, United States}
}

@INPROCEEDINGS{isca95:SMT,
  author = {Dean M. Tullsen and Susan J. Eggers and Henry M. Levy},
  title = {{Simultaneous Multithreading: Maximizing On-Chip Parallelism}},
  booktitle = {{Proceedings of the 22rd Annual International Symposium on Computer
	Architecture}},
  year = {1995},
  pages = {191--202},
  month = {June}
}

@ARTICLE{a15:MPR,
  author = {Jim Turley},
  title = {{ARM} Launches {Cortex-A15}},
  journal = {Microprocessor Report},
  year = {2010},
  month = {September},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{tensilica,
  author = {Jim Turley},
  title = {{Tensilica CPU Bends to Designers's Will}},
  journal = {Microprocessor Report},
  year = {1999},
  volume = {13},
  number = {4},
  month = {March}
}

@ARTICLE{teatime,
  author = {Augustus K. Uht},
  title = {{Uniprocessor Performance Enhancement through Adaptive Clock Frequency
	Control}},
  journal = {IEEE Transactions on Computer},
  year = {2005},
  volume = {54},
  pages = {132--140},
  number = {2},
  address = {Washington, DC, USA},
  doi = {http://dx.doi.org/10.1109/TC.2005.34},
  issn = {0018-9340},
  publisher = {IEEE Computer Society}
}

@ARTICLE{DBLP:journals/computer/Uht04,
  author = {Augustus K. Uht},
  title = {Going Beyond Worst-Case Specs with TEAtime.},
  journal = {IEEE Computer},
  year = {2004},
  volume = {37},
  pages = {51-56},
  number = {3},
  ee = {http://csdl.computer.org/comp/mags/co/2004/03/r3051abs.htm}
}

@ARTICLE{multithreadingsurvey,
  author = {Theo Ungerer and Borut Robi and Jurij Silc},
  title = {A survey of processors with explicit multithreading},
  journal = {ACM Computing Surveys},
  year = {2003},
  volume = {35},
  pages = {29--63},
  number = {1},
  address = {New York, NY, USA},
  doi = {http://doi.acm.org/10.1145/641865.641867},
  issn = {0360-0300},
  publisher = {ACM Press}
}

@ARTICLE{pv:micro2006,
  author = {Osman S. Unsal and James W. Tschanz and Keith Bowman and Vivek De
	and Xavier Vera and Antonio Gonzalez and Oguz Ergin},
  title = {Impact of Parameter Variations on Circuits and Microarchitecture},
  journal = {IEEE Micro},
  year = {2006},
  volume = {26},
  pages = {30--39},
  number = {6},
  address = {Los Alamitos, CA, USA},
  doi = {http://dx.doi.org/10.1109/MM.2006.122},
  issn = {0272-1732},
  publisher = {IEEE Computer Society Press}
}

@TECHREPORT{Trimaran:HPL-PD,
  author = {V.Kathail and M.Schlansker and B.R.Rau},
  title = {{HPL-PD Architecture Specification: Version 1.1}},
  institution = {Hewlett-Packard Laboratories},
  year = {2000},
  number = {HPL-93-80(R.1)},
  month = {February}
}

@INPROCEEDINGS{ref:vajapeyam97,
  author = {Sriram Vajapeyam and Tulika Mitra},
  title = {Improving Superscalar Instruction Dispatch and Issue by Exploiting
	Dynamic Code Sequences},
  booktitle = {Proceedings of the 24th Annual International Symposium on Computer
	Architecture},
  year = {1997},
  pages = {1--12},
  month = {June}
}

@INPROCEEDINGS{error:ISLPED2006,
  author = {Girish V. Varatkar and Naresh R. Shanbhag},
  title = {Energy-efficient motion estimation using error-tolerance},
  booktitle = {ISLPED '06: Proceedings of the 2006 international symposium on Low
	power electronics and design},
  year = {2006},
  pages = {113--118},
  doi = {http://doi.acm.org/10.1145/1165573.1165599},
  isbn = {1-59593-462-6},
  location = {Tegernsee, Bavaria, Germany}
}

@ARTICLE{burnin0,
  author = {A. Vassighi and O. Semenov and M. Sachdev and A. Keshavarzi and C.
	Hawkins},
  title = {{CMOS IC technology scaling and its impact on burn-in}},
  journal = {IEEE Transactions on Device and Materials Reliability},
  year = {2004},
  volume = {4},
  pages = {208--221},
  number = {4}
}

@INPROCEEDINGS{DBLP:conf/dft/VasudevanL05,
  author = {D. P. Vasudevan and Parag K. Lala},
  title = {A Technique for Modular Design of Self-Checking Carry-Select Adder},
  booktitle = {DFT},
  year = {2005},
  pages = {325-333},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{ccores,
  author = {Venkatesh, Ganesh and Sampson, Jack and Goulding, Nathan and Garcia,
	Saturnino and Bryksin, Vladyslav and Lugo-Martinez, Jose and Swanson,
	Steven and Taylor, Michael Bedford},
  title = {{Conservation Cores: Reducing the Energy of Mature Computations}},
  booktitle = {ASPLOS '10}
}

@INPROCEEDINGS{vijaykumar_transient-fault_2002,
  author = {{T.N.} Vijaykumar and I. Pomeranz and K. Cheng},
  title = {Transient-fault recovery using simultaneous multithreading},
  booktitle = {Computer Architecture, 2002. Proceedings. 29th Annual International
	Symposium on},
  year = {2002},
  pages = {87--98},
  abstract = {We propose a scheme for transient-fault recovery called Simultaneously,
	and Redundantly Threaded processors with Recovery {(SRTR)} that enhances
	a previously proposed scheme for transient-fault detection, called
	Simultaneously and Redundantly Threaded {(SRT)} processors. {SRT}
	replicates an application into two communicating threads, one executing
	ahead of the other. The trailing thread repeats the computation performed
	by the leading thread, and the values produced by the two threads
	are compared. In {SRT} a leading instruction may commit before the
	check for faults occurs, relying on the trailing thread to trigger
	detection. In contrast, {SRTR} must not allow any leading instruction
	to commit before checking occurs, since a faulty instruction cannot
	be undone once the instruction commits. To avoid stalling leading
	instructions at commit while waiting for their trailing counterparts,
	{SRTR} exploits the time between the completion and commit of leading
	instructions. {SRTR} compares the leading and trailing values as
	soon as the trailing instruction completes, typically before the
	leading instruction reaches the commit point. To avoid increasing
	the bandwidth demand on the register file for checking register values,
	{SRTR} uses the register value queue {(RVQ)} to hold register values
	for checking. To reduce the bandwidth pressure on the {RVQ} itself
	{SRTR} employs dependence-based checking elision {(DBCE).} By reasoning
	that faults propagate through dependent instructions, {DBCE} exploits
	register (true) dependence chains so that only the last instruction
	in a chain uses the {RVQ,} and has the leading and trailing values
	checked. {SRTR} performs within 1\% and 7\% of {SRT} for {SPEC95}
	integer and floating-point programs, respectively. While {SRTR} without
	{DBCE} incurs about 18\% performance loss when the number of {RVQ}
	ports is reduced from four (which is performance-equivalent to an
	unlimited number) to two ports, with {DBCE,} a two-ported {RVQ} performs
	within 2\% of a four-ported {RVQ}},
  doi = {{10.1109/ISCA.2002.1003565}},
  keywords = {fault recovery,fault tolerance,hardware},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{wahbe_efficient_1993,
  author = {Robert Wahbe and Steven Lucco and Thomas E. Anderson and Susan L.
	Graham},
  title = {Efficient software-based fault isolation},
  booktitle = {Proceedings of the fourteenth {ACM} symposium on Operating systems
	principles},
  year = {1993},
  pages = {203--216},
  address = {Asheville, North Carolina, United States},
  publisher = {{ACM}},
  abstract = {One way to provide fault isolation among cooperating software modules
	is to place each in its own address space. However, for tightly-coupled
	modules, this solution incurs prohibitive context switch overhead.
	In this paper, we present a software approach to implementing fault
	isolation within a single address {space.Our} approach has two parts.
	First, we load the code and data for a distrusted module into its
	own fault do main, a logically separate portion of the application's
	address space. Second, we modify the object code of a distrusted
	module to prevent it from writing or jumping to an address outside
	its fault domain. Both these software operations are portable and
	programming language {independent.Our} approach poses a tradeoff
	relative to hardware fault isolation: substantially faster communication
	between fault domains, at a cost of slightly increased execution
	time for distrusted modules. We demonstrate that for frequently communicating
	modules, implementing fault isolation in software rather than hardware
	can substantially improve end-to-end application performance.},
  comment = {segment matching uses 4 extra registers checks each dynamic store
	and dynamic jump address to a segment identifier trap if failure
	
	sandboxing uses 3 extra registers; dedicated register ensures safety
	swap in segment identifier in to ensure local access 4:2:2: "requires
	insertion of two arithmetic instructions before each unsafe {STORE}
	and {JUMP} instruction},
  isbn = {0-89791-632-8},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=168619.168635&coll=portal&dl=ACM&type=series&idx=SERIES372&part=series&WantType=Proceedings&title=SOSP&CFID=68439640&CFTOKEN=74697922}
}

@ARTICLE{RAW:computer1997,
  author = {Elliot Waingold and Michael Taylor and Devabhaktuni Srikrishna and
	Vivek Sarkar and Walter Lee and Victor Lee and Jang Kim and Matthew
	Frank and Peter Finch and Rajeev Barua and Jonathan Babb and Saman
	Amarasinghe and Anant Agarwal},
  title = {{Baring It All to Software: RAW Machines}},
  journal = {Computer},
  year = {1997},
  volume = {30},
  pages = {86--93},
  number = {9}
}

@INPROCEEDINGS{1250726,
  author = {Kristen R. Walcott and Greg Humphreys and Sudhanva Gurumurthi},
  title = {Dynamic prediction of architectural vulnerability from microarchitectural
	state},
  booktitle = {ISCA '07: Proceedings of the 34th annual international symposium
	on Computer architecture},
  year = {2007},
  pages = {516--527},
  doi = {http://doi.acm.org/10.1145/1250662.1250726},
  isbn = {978-1-59593-706-3},
  location = {San Diego, California, USA}
}

@INPROCEEDINGS{pipelinedcrc,
  author = {Mathys Walma},
  title = {Pipelined Cyclic Redundancy Check (CRC) Calculation},
  booktitle = {ICCCN},
  year = {2007},
  pages = {365-370},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{WANG:MICRO97,
  author = {Kai Wang and Manoj Franklin},
  title = {Highly Accurate Data Value Prediction Using Hybrid Predictors},
  booktitle = {International Symposium on Microarchitecture},
  year = {1997},
  pages = {281-290},
  month = {Dec},
  annote = {Paper investigates a variety of data value prediction schemes including
	stride based, pattern based two-level predictors, and a hybrid predictor
	combining the first two. The authors find atht 50\% of register result-producing
	instructions can be correctly predicted with 5\% mispredictions on
	an average. The hybrid predictor was able to correctly predict 50-80\%
	of register result-producing instructions with the the percentage
	of mispredictions ranging from 5-18\%. }
}

@BOOK{vlsitestingbook,
  title = {{VLSI Test Principles and Architectures: Design for Testability (Systems
	on Silicon)}},
  publisher = {{Morgan Kaufmann Publishers}},
  author = {Laung-Terng Wang and Cheng-Wen Wu and Xiaoqing Wen},
  isbn = {0-1237-0597-5}
}

@INPROCEEDINGS{wang_y-branches:_2003,
  author = {N. Wang and M. Fertig and Sanjay Patel},
  title = {Y-branches: when you come to a fork in the road, take it},
  booktitle = {Parallel Architectures and Compilation Techniques, 2003. {PACT} 2003.
	Proceedings. 12th International Conference on},
  year = {2003},
  pages = {56--66},
  abstract = {We study the effects of manipulating the architected direction of
	conditional branches. Through the use of statistical sampling, we
	find that about 40\% of all dynamic branches and about 50\% of mispredicted
	branches do not affect correct program behavior when forced down
	the incorrect path. We call such branches Y-branches. To further
	examine this unexpected phenomenon, we provide a characterization
	of the coding constructs that give rise to such branches. Examples
	of such coding constructs include short-circuits and ineffectual
	loop iterations. We provide a statistical breakdown of the frequency
	of these branches and their constructs. Finally, we suggest some
	techniques for exploiting this behavior, particularly when it results
	from short-circuit constructs.},
  doi = {{10.1109/PACT.2003.1238002}},
  isbn = {{1089-795X}},
  keywords = {conditional branch,fault characterization,fault recovery,fault tolerant
	computing,loop iteration,probabilistic logic,program control structures,sampling
	methods,short-circuit,statistical frequency breakdown,statistical
	sampling,tolerance {analysis,Y-branch}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{IVM,
  author = {Wang, N.J. and Patel, S.J.},
  title = {ReStore: Symptom-Based Soft Error Detection in Microprocessors},
  journal = {Dependable and Secure Computing, IEEE Transactions on},
  year = {2006},
  volume = {3},
  pages = {188 -201},
  number = {3},
  month = july-sept.,
  doi = {10.1109/TDSC.2006.40},
  issn = {1545-5971},
  keywords = {ReStore architecture;ReStore framework;buffer miss;cache miss;checkpointing
	hardware;control flow misspeculation;mean time between failures;microprocessor
	soft error;soft error event recovery;symptom-based soft error detection;checkpointing;error
	correction codes;error detection;logic testing;microprocessor chips;software
	fault tolerance;},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{ace:isca2007,
  author = {Nicholas J. Wang and Aqeel Mahesri and Sanjay J. Patel},
  title = {{Examining ACE analysis reliability estimates using fault-injection}},
  booktitle = {ISCA '07: Proceedings of the 34th annual international symposium
	on Computer architecture},
  year = {2007},
  pages = {460--469},
  doi = {http://doi.acm.org/10.1145/1250662.1250719},
  isbn = {978-1-59593-706-3},
  location = {San Diego, California, USA}
}

@ARTICLE{DBLP:journals/tdsc/WangP06,
  author = {Nicholas J. Wang and Sanjay J. Patel},
  title = {{ReStore: Symptom-Based Soft Error Detection in Microprocessors}},
  journal = {IEEE Transactions on Dependable and Secure Computing},
  year = {2006},
  volume = {3},
  pages = {188-201},
  number = {3},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  ee = {http://doi.ieeecomputersociety.org/10.1109/TDSC.2006.40}
}

@INPROCEEDINGS{wang_restore_2005,
  author = {Nicholas J. Wang and Sanjay J. Patel},
  title = {ReStore: Symptom Based Soft Error Detection in Microprocessors},
  booktitle = {{DSN-35}},
  year = {2005},
  pages = {30-39},
  doi = {http://doi.ieeecomputersociety.org/10.1109/DSN.2005.82},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{checkpointing_applications_1995,
  author = {Wang, Yi-Min and Huang, Yennun and Vo, Kiem-Phong and Chung, Pe-Yu
	and Kintala, C.},
  title = {Checkpointing and Its Applications},
  booktitle = {FTCS '95},
  pages = {22},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{remap,
  author = {M.A. Watkins and D.H. Albonesi},
  title = {ReMAP: A Reconfigurable Heterogeneous Multicore Architecture},
  booktitle = {MICRO 43},
  year = {2010},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{4629948,
  author = {Watkins, M.A. and Cianchetti, M.J. and Albonesi, D.H.},
  title = {Shared reconfigurable architectures for CMPS},
  pages = {pages 299--304},
  booktitle = {FPGA},
  year = {2008}
}

@BOOK{mobile_sales,
  title = {Industry first: Smartphones pass PCs in sales},
  publisher = {http://tech.fortune.cnn.com/2011/02/07/idc-smartphone-shipment-numbers-passed-pc-in-q4-2010/},
  author = {Seth Weintraub},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{MMM:asplos09,
  author = {Wells, Philip M. and Chakraborty, Koushik and Sohi, Gurindar S.},
  title = {Mixed-mode multicore reliability},
  booktitle = {ASPLOS -XIV},
  year = {2009},
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{cmosvlsidesign,
  title = {{CMOS VLSI Design: A Circuits and Systems Perspective}},
  publisher = {{Addison Wesley}},
  author = {Neil Weste and David Harris},
  isbn = {0-321-14901-7}
}

@INPROCEEDINGS{atlas,
  author = {R. Clint Whaley and Jack J. Dongarra},
  title = {{Automatically tuned linear algebra software}},
  booktitle = {Supercomputing '98: Proceedings of the 1998 ACM/IEEE conference on
	Supercomputing},
  year = {1998},
  pages = {1--27},
  publisher = {IEEE Computer Society},
  isbn = {0-89791-984-X},
  location = {San Jose, CA}
}

@BOOK{ILP:Williams,
  title = {Logic and Integer Programming},
  publisher = {Springer},
  year = {2009},
  author = {H. Paul Williams}
}

@INPROCEEDINGS{testscaling0,
  author = {T.W. Williams and R. H. Dennard and B. Kapur and M.R. Mercer and
	M. Maly},
  title = {{Iddq test: sensitivity analysis of scaling}},
  booktitle = {ITC '96: Proceedings of International Test Conference},
  year = {1996},
  pages = {786--792}
}

@INPROCEEDINGS{ParamEst:vts2007,
  author = {Simon Wilson and Ben Flood and Suresh Goyal and Jim Mosher and Susan
	Bergin and Joseph O'Brien and Robert Kennedy},
  title = {Parameter Estimation for a Model with Both Imperfect Test and Repair},
  booktitle = {VTS '07: Proceedings of the 25th IEEE VLSI Test Symmposium},
  year = {2007},
  pages = {271--276},
  publisher = {IEEE Computer Society},
  doi = {http://dx.doi.org/10.1109/VTS.2007.48},
  isbn = {0-7695-2812-0}
}

@INPROCEEDINGS{witchel_mondrian_2002,
  author = {E. Witchel and J. Cates and Krste Asanovi{\textbackslash}'c},
  title = {Mondrian Memory Protection},
  booktitle = {Proceedings of {ASPLOS-X}},
  year = {2002},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{starcore,
  author = {O. Wolf and J. Bier},
  title = {{StarCore Launches First Architecture}},
  journal = {Microprocessor Report},
  year = {1998},
  volume = {12},
  pages = {17-20},
  number = {14},
  month = {October}
}

@INPROCEEDINGS{wong_soft_2006,
  author = {Vicky Wong and Mark Horowitz},
  title = {Soft Error Resilience of Probabilistic Inference Applications},
  booktitle = {SELSE '06},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{wong:SELSE2006,
  author = {V Wong and Mark Horowitz},
  title = {{Soft Error Resilience of Probabilistic Inference Applications}},
  booktitle = {{Silicon Errors in Logic - System Effects Workshop}},
  year = {2006},
  month = {April}
}

@ARTICLE{Woo,
  author = {Dong Hyuk Woo and Hsien-Hsin S. Lee},
  title = {Extending Amdahl's Law for Energy-Efficient Computing in the Many-Core
	Era},
  journal = {Computer},
  year = {2008},
  volume = {41},
  pages = {24--31},
  number = {12},
  month = {December},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Wood:1997:FRR:258305.258322,
  author = {Wood, R. Glenn and Rutenbar, Rob A.},
  title = {FPGA routing and routability estimation via Boolean satisfiability},
  booktitle = {FPGA '97},
  pages = {119--125}
}

@ARTICLE{1242330,
  author = {Wu, E.Y. and Sune, J.},
  title = {Successive breakdown events and their relation with soft and hard
	breakdown modes},
  journal = {Electron Device Letters, IEEE},
  year = {2003},
  volume = {24},
  pages = { 692 - 694},
  number = {11},
  month = {nov.},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{wu_1990,
  author = {K. Wu and W. K. Fuchs and J. H. Patel},
  title = {Error Recovery in Shared Memory Multiprocessors Using Private Caches},
  journal = {IEEE Transactions on Parallel and Distributed Systems},
  year = {1990},
  volume = {1},
  pages = {231–240},
  number = {2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{cryptomaniac,
  author = {Lisa Wu and Chris Weaver and Todd Austin},
  title = {{CryptoManiac: A Fast Flexible Architecture for Secure Communication}},
  booktitle = {Proceedings of the 28th Annual International Symposium on Computer
	Architecture},
  year = {2001},
  pages = {110--119},
  month = {June}
}

@INPROCEEDINGS{nemirovsky,
  author = {W. Yamamoto and M. Nemirovsky},
  title = {{Increasing superscalar performance through multistreaming}},
  booktitle = {Proceedings of the 4th International Conference on Parallel Architectures
	and Compilation Techniques (PACT)},
  year = {1995},
  pages = {49--58},
  month = {June}
}

@INPROCEEDINGS{YANG:ISLPED01,
  author = {J. Yang and R. Gupta},
  title = {Energy-Efficient Load and Store Reuse},
  booktitle = {IEEE/ACM International Symposium on Low Power Electronics and Design
	(ISLPED)},
  year = {2001},
  pages = {72-75},
  annote = {The authors present the design of load-store value resue system designed
	to capture and eliminate a large fraction of redundant load and store
	instructions and eliminate the redundancy using less energy than
	what is saved in the cache. On some SPEC programs with high redundancy,
	the authors achieve IPC improvements of up to 66\% and net cache
	savings of up to 47\%. Also in programs where little redundancy is
	found, the net increase in energy consumed is less than 3\%. }
}

@INPROCEEDINGS{YANG:ICPP00,
  author = {Jun Yang and Rajiv Gupta},
  title = {Load Redundancy Removal through Instruction Reuse},
  booktitle = {International Conference on Parallel Processing},
  year = {2000},
  pages = {61-68},
  annote = {The authors present reuse techniques for load redundancy removal
	that eliminate both same and different instruction redundancy. The
	authors show that load instructions average 20\% same instruction
	redundancy and 35\% different instruction redundancy, i.e. redundancy
	arising at other load and store instructions. The techniques proposed
	yield IPC improvements of up to 11\% and reduce off-chip traffic
	due to cache misses by as much as 32\% for SPECint95 benchmarks.}
}

@ARTICLE{MIPS,
  author = {Yeager, Kenneth C.},
  title = {The {MIPS} {R10000} Superscalar Microprocessor},
  journal = {IEEE Micro},
  year = {1996},
  volume = {16},
  pages = {28--40},
  number = {2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{patt,
  author = {Yeh, Tse-Yu and Patt, Yale N.},
  title = {Two-level adaptive training branch prediction},
  booktitle = {MICRO '91},
  pages = {51--61},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{Yeh:1992:AIT:139669.139709,
  author = {Yeh, Tse-Yu and Patt, Yale N.},
  title = {Alternative implementations of two-level adaptive branch prediction},
  booktitle = {ISCA '92},
  pages = {124--134},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{YEH1:ISCA92,
  author = {Tse-Yu Yeh and Yale N. Patt},
  title = {A Comprehensive Instruction Fetch Mechanism for a Processor Supporting
	Speculative Execution},
  booktitle = {Proceedings of the 25th Annual International Symposiumon Microarchitecture},
  year = {1992},
  pages = {129--139},
  month = {December}
}

@INPROCEEDINGS{gamephysics:isca2007,
  author = {Thomas Y. Yeh and Petros Faloutsos and Sanjay J. Patel and Glenn
	Reinman},
  title = {ParallAX: an architecture for real-time physics},
  booktitle = {ISCA '07: Proceedings of the 34th Annual International Symposium
	on Computer Architecture},
  year = {2007},
  pages = {232-243},
  ee = {http://doi.acm.org/10.1145/1250662.1250691}
}

@INPROCEEDINGS{YEH:ISCA93,
  author = {T. Y. Yeh and Yale N. Patt},
  title = {A Comparison of Dynamic Branch Predictors that use Two Levels of
	Branch History},
  booktitle = {Proceedings of the 21st annual International symposium on Computer
	Architecture},
  year = {1993},
  pages = {257--266},
  month = {May}
}

@INPROCEEDINGS{YEH2:ISCA92,
  author = {T. Y. Yeh and Yale N. Patt},
  title = {Alternative Implementations of Two-level Adaptive Branch Prediction},
  booktitle = {Proceedings of the 20th annual International symposium on Computer
	Architecture},
  year = {1992},
  pages = {124--134},
  month = {May}
}

@INPROCEEDINGS{multiplier,
  author = {Yilmaz, M. and Hower, D.R. and Ozev, S. and Sorin, D.J},
  title = {Self-checking and self-diagnosing 32-bit microprocessor multiplier},
  booktitle = {IEEE International Test Conference},
  year = {2006},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INPROCEEDINGS{selfmultiplier:itc2006,
  author = {Mahmut Yilmaz and Derek R. Hower and Sule Ozev and Daniel J. Sorin},
  title = {{Self-Detecting and Self-Diagnosing 32-bit Microprocessor Multiplier}},
  booktitle = {{ITC '06: International Test Conference}},
  year = {2006},
  month = {October}
}

@INPROCEEDINGS{lazyerror:dft2007,
  author = {Mahmut Yilmaz and Albert Meixner and Sule Ozev and Daniel J. Sorin},
  title = {Lazy Error Detection for Microprocessor Functional Units},
  booktitle = {DFT '07: Proceedings of the 21st IEEE International Symposium on
	on Defect and Fault-Tolerance in VLSI Systems},
  year = {2007}
}

@INPROCEEDINGS{YOAZ:ISCA99,
  author = {Adi Yoaz and Mattan Erez and Ronny Ronen and Stephan Jourdan},
  title = {Speculation Techniques for Improving Load Related Instruction Scheduling},
  booktitle = {{Proc. of the 26th Annual Int'l Symp. on Computer Architecture ({ISCA}'99)}},
  year = {1999},
  pages = {42-53},
  month = {May},
  url = {citeseer.nj.nec.com/yoaz99speculation.html}
}

@INPROCEEDINGS{finfet,
  author = {B. Yu},
  title = {{FinFET scaling to 10 nm gate length}},
  booktitle = {Proceedings of IEDM Strategic Technology},
  year = {2002},
  pages = {251--252},
  month = {December}
}

@INPROCEEDINGS{utbfsoi2,
  author = {B. Yu},
  title = {{Scaling towards 35 nm gate length CMOS}},
  booktitle = {Proceedings of VSLI Symposium},
  year = {2001},
  pages = {9--10},
  month = {June}
}

@INPROCEEDINGS{ISSCC06:ASAP,
  author = {Zhiyi Yu and Michael Meeuwsen and Ryan Apperson and Omar Sattari
	and Michael Lai and Jeremy Webb and Eric Work and Tinoosh Mohsenin
	and Mandeep Singh and Bevan M. Baas},
  title = {{An Asynchronous Array of Simple Processors for DSP Applications}},
  booktitle = {{Proceedings of the IEEE International Solid-State Circuits Conference,
	(ISSCC)}},
  year = {2006},
  pages = {428--429}
}

@INPROCEEDINGS{variations:cad2,
  author = {Songqing Zhang and Vineet Wason and Kaustav Banerjee},
  title = {A probabilistic framework to estimate full-chips subthreshold leakage
	power distribution considering within-die and die-to-die P-T-V variations},
  booktitle = {ISLPED '04: Proceedings of the 2004 international symposium on Low
	power electronics and design},
  year = {2004},
  pages = {156--161},
  doi = {http://doi.acm.org/10.1145/1013235.1013278},
  isbn = {1-58113-929-2},
  location = {Newport Beach, California, USA}
}

@INPROCEEDINGS{weifeng_zhang_event-driven_2005,
  author = {Weifeng Zhang and B. Calder and {D.M.} Tullsen},
  title = {An event-driven multithreaded dynamic optimization framework},
  booktitle = {Parallel Architectures and Compilation Techniques, 2005. {PACT} 2005.
	14th International Conference on},
  year = {2005},
  pages = {87--98},
  abstract = {Dynamic optimization has the potential to adapt the program's behavior
	at run-time to deliver performance improvements over static optimization.
	Dynamic optimization systems usually perform their optimization in
	series with the application's execution. This incurs overhead which
	reduces the benefit of dynamic optimization, and prevents some aggressive
	optimizations from being performed. In this paper we propose a new
	dynamic optimization framework called Trident. Concurrent with the
	program's execution, the framework uses hardware support to identify
	optimization opportunities, and uses spare threads on a multithreaded
	processor to perform dynamic optimizations for these optimization
	events. We evaluate the benefit of using Trident to guide code layout,
	basic compiler optimizations, and value specialization. Our results
	show that using Trident with these optimizations achieves an average
	20\% speedup, and is complementary with other memory latency tolerant
	techniques, such as prefetching.},
  doi = {{10.1109/PACT.2005.7}},
  isbn = {{1089-795X} },
  keywords = {compilers,dynamic compilation,dynamic programming,event-driven multithreaded
	dynamic optimization,multithreaded processor,multi-threading,optimising
	compilers,static {optimization,Trident}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@TECHREPORT{ZHOU:TR01,
  author = {Huiyang Zhou and Chao-ying Fu and Eric Rotenberg and Tom Conte},
  title = {{A study of value speculative execution and misspeculation recovery
	in superscalar microprocessors}},
  institution = {ECE Department, N. C. State University},
  year = {2000},
  month = {January}
}

@PROCEEDINGS{DBLP:conf/cc/2005,
  title = {Compiler Construction, 14th International Conference, CC 2005, Held
	as Part of the Joint European Conferences on Theory and Practice
	of Software, ETAPS 2005, Edinburgh, UK, April 4-8, 2005, Proceedings},
  year = {2005},
  editor = {Rastislav Bod\'{\i}k},
  volume = {3443},
  series = {Lecture Notes in Computer Science},
  publisher = {Springer},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {CC},
  isbn = {3-540-25411-0},
  owner = {karu},
  timestamp = {2011.10.31}
}

@PROCEEDINGS{DBLP:conf/edcc/2005,
  title = {Dependable Computing - EDCC-5, 5th European Dependable Computing
	Conference, Budapest, Hungary, April 20-22, 2005, Proceedings},
  year = {2005},
  editor = {Mario Dal Cin and Mohamed Ka{\^a}niche and Andr{\'a}s Pataricza},
  volume = {3463},
  series = {Lecture Notes in Computer Science},
  publisher = {Springer},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {EDCC},
  isbn = {3-540-25723-3}
}

@PROCEEDINGS{DBLP:conf/aspdac/2006,
  title = {Proceedings of the 2006 Conference on Asia South Pacific Design Automation:
	ASP-DAC 2006, Yokohama, Japan, January 24-27, 2006},
  year = {2006},
  editor = {Fumiyasu Hirose},
  publisher = {IEEE},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {ASP-DAC},
  isbn = {0-7803-9451-8}
}

@PROCEEDINGS{DBLP:conf/date/2007,
  title = {2007 Design, Automation and Test in Europe Conference and Exposition
	(DATE 2007), April 16-20, 2007, Nice, France},
  year = {2007},
  editor = {Rudy Lauwereins and Jan Madsen},
  publisher = {ACM},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {DATE},
  isbn = {978-3-9810801-2-4}
}

@MISC{__????,
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{__????-1,
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{__????-3,
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{__????-4,
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{_cs_????,
  title = {{CS} 537 - Introduction to Operating Systems - Spring 2007},
  howpublished = {http://pages.cs.wisc.edu/{\textasciitilde}solomon/cs537-old/last/index.html\#projects},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://pages.cs.wisc.edu/~solomon/cs537-old/last/index.html#projects}
}

@MISC{_download.pdf_????,
  title = {download.pdf},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://serv1.ist.psu.edu:8080/viewdoc/download;jsessionid=D83309DCEFE8480497ADCB972A26066A?doi=10.1.1.80.584&rep=rep1&type=pdf}
}

@MISC{_ft_gateway.pdf_????,
  title = {ft\_gateway.pdf},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/ft_gateway.cfm?id=1227384&type=pdf&coll=GUIDE&dl=GUIDE&CFID=7910075&CFTOKEN=65404214}
}

@MISC{_hiring:r1_????,
  title = {On Hiring: The R1 Paradigm and the Job Search - Chronicle.com},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://chronicle.com/jobs/blogs/onhiring/599}
}

@MISC{_hpca-15_????,
  title = {{HPCA-15}},
  howpublished = {http://www.comparch.ncsu.edu/hpca/index\_files/program.html},
  comment = {Accurate {Microarchitecture-Level} Fault Modeling for Studying Hardware
	Faults},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://www.comparch.ncsu.edu/hpca/index_files/program.html}
}

@MISC{_initiative_????,
  title = {An Initiative to attract students to computing},
  howpublished = {{http://portal.acm.org/citation.cfm?id=1227504.1229597\&coll=GUIDE\&dl=GUIDE\&type=issue\&idx=J688\&part=newsletter\&WantType=Newsletters\&title=ACM\%20SIGCSE\%20Bulletin\&CFID=7910075\&CFTOKEN=65404214}},
  comment = {Session Chair - Lillian {(Boots)} Cassell},
  journal = {{SIGCSE} Bull.},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://portal.acm.org/citation.cfm?id=1227504.1229597&coll=GUIDE&dl=GUIDE&type=issue&idx=J688&part=newsletter&WantType=Newsletters&title=ACM%20SIGCSE%20Bulletin&CFID=7910075&CFTOKEN=65404214}
}

@MISC{_micro-41_????-1,
  title = {{MICRO-41} Home Page},
  howpublished = {http://www.microarch.org/micro41/},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://www.microarch.org/micro41/}
}

@MISC{_ppopp_????,
  title = {{PPoPP} 2009 Home Page},
  howpublished = {http://ppopp09.rice.edu/},
  comment = {A Comparison of Programming Models for Multiprocessors with Explicitly
	Managed Memory Hierarchies },
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://ppopp09.rice.edu/}
}

@BOOK{cell_manual,
  title = {Cell Broadband Engine Programming Handbook Including the PowerXCell
	8i Processor},
  publisher = {https://www-01.ibm.com/chips/techlib/techlib.nsf/techdocs/7A77CCDF14FE70D5852575CA0074E8ED},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{core2bugs,
  title = {{Intel Corp. Intel Core2 Extreme Processor X6800 and Intel Core2
	Duo Desktop Processor E6000 and E4000 Sequence Specification Update.
	310307}},
  key = {intel},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{core2bugs,
  title = {{Intel Corp. Intel Core2 Extreme Processor X6800 and Intel Core2
	Duo Desktop Processor E6000 and E4000 Sequence Specification Update.
	310307}},
  key = {intel}
}

@MISC{crachallengea,
  title = {{CRA Grand Research Challenges in Information Systems, 2003. [Online].\\Available
	http://www.cra.org/reports/gc.systems.pdf}},
  key = {crachallengea}
}

@MISC{crachallengea,
  title = {{CRA Grand Research Challenges in Information Systems, 2003. [Online].\\Available
	http://www.cra.org/reports/gc.systems.pdf}},
  key = {crachallengea},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{crachallengeb,
  title = {{Revitalizing Computer Architecture Research, CRA Conference on Grand
	Research Challenges. [Online].\\Available http://www.cra.org/Activities/grand.challenges/architecture/computer.architecture.pdf}},
  key = {crachallengeb}
}

@MISC{crachallengeb,
  title = {{Revitalizing Computer Architecture Research, CRA Conference on Grand
	Research Challenges. [Online].\\Available http://www.cra.org/Activities/grand.challenges/architecture/computer.architecture.pdf}},
  key = {crachallengeb},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{dblife1,
  title = {{DBLife. [Online]. Available http://dblife.cs.wisc.edu/}},
  key = {dblife},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{dblife1,
  title = {{DBLife. [Online]. Available http://dblife.cs.wisc.edu/}},
  key = {dblife}
}

@ARTICLE{dummy2,
}

@MISC{EM2,
  title = {{JEDEC Solid State Technology Association. Failure mechanisms and
	models for semiconductor devices. Technical Report JEP122C, March
	2006}.},
  key = {JEDEC}
}

@MISC{EM2,
  title = {{JEDEC Solid State Technology Association. Failure mechanisms and
	models for semiconductor devices. Technical Report JEP122C, March
	2006}.},
  key = {JEDEC},
  owner = {karu},
  timestamp = {2011.10.31}
}


@MISC{extn:alpha,
  title = {{Alpha Architecture Handbook, Version 3, October 1996}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{extn:alpha,
  title = {{Alpha Architecture Handbook, Version 3, October 1996}}
}

@MISC{fpgaopensparc,
  title = {{OpenSPARC T1: FPGA Implementation. [Online]. Available http://fpga.sunsource.net/}},
  key = {fpgaopensparc},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{fpgaopensparc,
  title = {{OpenSPARC T1: FPGA Implementation. [Online]. Available http://fpga.sunsource.net/}},
  key = {fpgaopensparc}
}

@MISC{gpgpu,
  title = {{GPGPU: www.gpgpu.org}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{gpgpu,
  title = {{GPGPU: www.gpgpu.org}}
}

@MISC{intel:topcoder,
  title = {{The Intel Software Network Multi-Threading Competition Series. [Online].\\Available:
	http://www.topcoder.com/longcontest/?module=Static\&d1=intel\_rules}},
  key = {intel:topcoder}
}

@MISC{intel:topcoder,
  title = {{The Intel Software Network Multi-Threading Competition Series. [Online].\\Available:
	http://www.topcoder.com/longcontest/?module=Static\&d1=intel\_rules}},
  key = {intel:topcoder},
  owner = {karu},
  timestamp = {2011.10.31}
}

@INBOOK{ITRS1999,
  title = {International Technology Roadmap for Semiconductors},
  edition = {1999},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{itrs:2009,
  title = {{Semiconductor Industry Association (SIA), Design, International
	Roadmap for Semiconductors, 2009 edition.}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{ITRS:Design,
  title = {{Semiconductor Industry Association (SIA), Design, International
	Roadmap for Semiconductors, 2005 edition Int. SEMATECH, 2005. [Online].
	\\Available: http://public.itrs.net}}
}

@MISC{ITRS:Design,
  title = {{Semiconductor Industry Association (SIA), Design, International
	Roadmap for Semiconductors, 2005 edition Int. SEMATECH, 2005. [Online].
	\\Available: http://public.itrs.net}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{ITRS:PIDS,
  title = {{Semiconductor Industry Association (SIA), Process Integration, Devices,
	and Structures, International Roadmap for Semiconductors, 2005 edition.
	Int. SEMATECH, 2005. [Online].\\Available: http://public.itrs.net}}
}

@MISC{ITRS:PIDS,
  title = {{Semiconductor Industry Association (SIA), Process Integration, Devices,
	and Structures, International Roadmap for Semiconductors, 2005 edition.
	Int. SEMATECH, 2005. [Online].\\Available: http://public.itrs.net}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{mapreduce:cell,
  title = {{MapReduce on Cell, http://sourceforge.net/projects/mapreduce-cell}},
  key = {{mapreduce:cell}}
}

@MISC{mapreduce:cell,
  title = {{MapReduce on Cell, http://sourceforge.net/projects/mapreduce-cell}},
  key = {{mapreduce:cell}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{mindstorm,
  title = {{Lego Mindstorm, Lego.}},
  key = {{mindstorm}}
}

@MISC{mindstorm,
  title = {{Lego Mindstorm, Lego.}},
  key = {{mindstorm}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{ms2020,
  title = {{Microsoft Research. Towards 2020 Science. [Online].\\Available:
	http://research.microsoft.com/towards2020science/downloads/T2020S\_ReportA4.pdf}},
  key = {ms2020}
}

@MISC{ms2020,
  title = {{Microsoft Research. Towards 2020 Science. [Online].\\Available:
	http://research.microsoft.com/towards2020science/downloads/T2020S\_ReportA4.pdf}},
  key = {ms2020},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{niagara:defects,
  title = {{Gordon Haff, Niagara Turns On. Research Note Illuminata, 2005. [Online].\\Available
	www.sun.com/servers/coolthreads/overview/docs/niagara.pdf}},
  key = {niagara},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{niagara:defects,
  title = {{Gordon Haff, Niagara Turns On. Research Note Illuminata, 2005. [Online].\\Available
	www.sun.com/servers/coolthreads/overview/docs/niagara.pdf}},
  key = {niagara}
}

@MISC{ode,
  title = {Open Dynamics Engine. [Online]. Available http://www.ode.org},
  key = {ode},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{ode,
  title = {Open Dynamics Engine. [Online]. Available http://www.ode.org},
  key = {ode}
}

@MISC{opencores,
  title = {{Opencores, opencores.org}},
  key = {{opencores}}
}

@MISC{opencores,
  title = {{Opencores, opencores.org}},
  key = {{opencores}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{openrisc,
  title = {OpenRISC project, http://opencores.org/project,or1k},
  key = {openrisc},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{opensourcecad1,
  title = {{Alliance: A free VLSI CAD System, [Online]. Available http://www-asim.lip6.fr/recherche/alliance/}},
  key = {{alliance}}
}

@MISC{opensourcecad1,
  title = {{Alliance: A free VLSI CAD System, [Online]. Available http://www-asim.lip6.fr/recherche/alliance/}},
  key = {{alliance}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{opensourcecad2,
  title = {{BYU JHDL, Open Source FPGA CAD Tools, http://www.jhdl.org/}},
  key = {{byujhdl}}
}

@MISC{opensourcecad2,
  title = {{BYU JHDL, Open Source FPGA CAD Tools, http://www.jhdl.org/}},
  key = {{byujhdl}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{opensparc,
  title = {{OpenSPARC T1, http://www.opensparc.net}},
  key = {fpgaopensparc},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{opensparc,
  title = {Opensparc T1, http://www.opensparc.net },
  owner = {karu},
  timestamp = {2011.10.31}
}

@BOOK{parboil,
  title = {Parboil Benchmark Suite},
  publisher = {http://impact.crhc.illinois.edu/parboil.php},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{patent,
  title = {{T. Keller and K. Sankaralingam. \emph{Method and system for enhanced
	cache efficiency utilizing selective replacement exemption.} US patent
	number 6772199, assigned 07/03/2004.}},
  key = {z2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{patent,
  title = {{T. Keller and K. Sankaralingam. \emph{Method and system for enhanced
	cache efficiency utilizing selective replacement exemption.} US patent
	number 6772199, assigned 07/03/2004.}},
  key = {z2}
}

@MISC{PerfTools,
  title = {Google Performance Tools},
  howpublished = {http://code.google.com/p/google-perftools/},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://code.google.com/p/google-perftools/}
}

@MISC{pierce,
  title = {{{B. Peirce, Linear Associative Algebra. 1870.}}},
  key = {pierce},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{ref:geforcebenchmark,
  title = {NVIDIA GeForce FX 5800 Ultra 128MB Video Card Review},
  note = {http://www.digit-life.com/articles2/gffx/gffx-ref-p1.html},
  key = {geforce},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{ref:geforcebenchmark,
  title = {NVIDIA GeForce FX 5800 Ultra 128MB Video Card Review},
  note = {http://www.digit-life.com/articles2/gffx/gffx-ref-p1.html},
  key = {geforce}
}

@MISC{REF:TRIMARAN,
  title = {Trimaran : An infrastructure for Research in Instruction-Level Parallelism},
  note = {http://www.trimaran.org},
  key = {Trimaran},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{REF:TRIMARAN,
  title = {Trimaran : An infrastructure for Research in Instruction-Level Parallelism},
  note = {http://www.trimaran.org},
  key = {Trimaran}
}

@MISC{ridgetop,
  title = {{The Ridgetop group. [Online]. Available http://www.ridgetop.com}},
  key = {ridgetop},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{ridgetop,
  title = {{The Ridgetop group. [Online]. Available http://www.ridgetop.com}},
  key = {ridgetop}
}

@MISC{rlxlayer,
  title = {CCC Visioning Study on Cross-Layer Reliability, http://www.relxlayer.org/},
  owner = {karu},
  timestamp = {2011.10.31},
  url = {http://www.relxlayer.org/Home}
}

@MISC{robosapien,
  title = {{Robosapien, WOWWEE Entertainment, wowwee.com}},
  key = {{robosapien}}
}

@MISC{robosapien,
  title = {{Robosapien, WOWWEE Entertainment, wowwee.com}},
  key = {{robosapien}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{rsmedia,
  title = {{RSMedia Bot. [Online].\\Available http://www.linuxdevices.com/news/NS4905396115.html}},
  key = {rsmedia}
}

@MISC{rsmedia,
  title = {{RSMedia Bot. [Online].\\Available http://www.linuxdevices.com/news/NS4905396115.html}},
  key = {rsmedia},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{SPEC,
  title = {Standard Performance Evaluation Corporation},
  note = {http://www.spec.org/results},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{specweb,
  title = {{T. Keller, K. Sankaralingam, and H. P. Hofstee. Towards an Optimal
	File Allocation Strategy for SpecWEB99. \emph{In Proceedings of the
	Workshop on Workload Characterization, 2000}, September 2000}},
  key = {z1}
}

@MISC{specweb,
  title = {{T. Keller, K. Sankaralingam, and H. P. Hofstee. Towards an Optimal
	File Allocation Strategy for SpecWEB99. \emph{In Proceedings of the
	Workshop on Workload Characterization, 2000}, September 2000}},
  key = {z1},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{topcoder,
  title = {{Topcoder, www.topcoder.com}},
  key = {{topcoder}}
}

@MISC{topcoder,
  title = {{Topcoder, www.topcoder.com}},
  key = {{topcoder}},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{topcoderart0,
  title = {{The NSA: Security in Numbers, \emph{Business Week, January 23, 2006}.
	[Online].\\Available: http://www.businessweek.com/magazine/content/06\_04/b3968007.htm}},
  key = {topcoderart0}
}

@MISC{topcoderart0,
  title = {{The NSA: Security in Numbers, \emph{Business Week, January 23, 2006}.
	[Online].\\Available: http://www.businessweek.com/magazine/content/06\_04/b3968007.htm}},
  key = {topcoderart0},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{trips:toolchain,
  title = {TRIPS Toolchain, http://www.cs.utexas.edu/~trips/dist/},
  year = {2009}
}

@MISC{wikipedia:idempotency,
  title = {Wikipedia: Idempotence, http://en.wikipedia.org/wiki/Idempotence},
  key = {wikipedia},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{zesto,
  title = {Zesto x86 Simulator, http://zesto.cc.gatech.edu/},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{ITRS2009,
  title = {International Technology Roadmap for Semiconductors},
  year = {2009},
  note = {http://www.itrs.net},
  owner = {karu},
  timestamp = {2011.10.31}
}

@ARTICLE{IEEEfp,
  title = {{IEEE} Standard for Floating-Point Arithmetic},
  journal = {IEEE Std 754-2008},
  year = {2008},
  pages = {1-58},
  owner = {karu},
  timestamp = {2011.10.31}
}

@PROCEEDINGS{DBLP:conf/dac/2007,
  title = {Proceedings of the 44th Design Automation Conference, DAC 2007, San
	Diego, CA, USA, June 4-8, 2007},
  year = {2007},
  publisher = {IEEE},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {DAC}
}

@PROCEEDINGS{DBLP:conf/isqed/2007,
  title = {8th International Symposium on Quality of Electronic Design (ISQED
	2007), 26-28 March 2007, San Jose, CA, USA},
  year = {2007},
  publisher = {IEEE Computer Society},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {ISQED},
  isbn = {978-0-7695-2795-6}
}

@PROCEEDINGS{DBLP:conf/micro/2007,
  title = {40th Annual IEEE/ACM International Symposium on Microarchitecture
	(MICRO-40 2007), 1-5 December 2007, Chicago, Illinois, USA},
  year = {2007},
  publisher = {IEEE Computer Society},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {MICRO},
  owner = {karu},
  timestamp = {2011.10.31}
}

@PROCEEDINGS{DBLP:conf/vlsid/2007,
  title = {20th International Conference on VLSI Design (VLSI Design 2007),
	Sixth International Conference on Embedded Systems (ICES 2007), 6-10
	January 2007, Bangalore, India},
  year = {2007},
  publisher = {IEEE Computer Society},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {VLSI Design},
  isbn = {0-7695-2502-4}
}

@PROCEEDINGS{DBLP:conf/vts/2007,
  title = {25th IEEE VLSI Test Symposium (VTS 2007), 6-10 May 2007, Berkeley,
	California, USA},
  year = {2007},
  publisher = {IEEE Computer Society},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {VTS}
}

@PROCEEDINGS{DBLP:conf/micro/2006,
  title = {39th Annual IEEE/ACM International Symposium on Microarchitecture
	(MICRO-39 2006), 9-13 December 2006, Orlando, Florida, USA},
  year = {2006},
  publisher = {IEEE Computer Society},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {MICRO}
}

@PROCEEDINGS{spec2006,
  title = {SPEC CPU2006},
  year = {2006},
  organization = {Standard Performance Evaluation Corporation},
  owner = {karu},
  timestamp = {2011.10.31}
}

@PROCEEDINGS{DBLP:conf/dsn/2005,
  title = {2005 International Conference on Dependable Systems and Networks
	(DSN 2005), 28 June - 1 July 2005, Yokohama, Japan, Proceedings},
  year = {2005},
  publisher = {IEEE Computer Society},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {DSN},
  isbn = {0-7695-2282-3}
}

@PROCEEDINGS{DBLP:conf/iolts/2005,
  title = {11th IEEE International On-Line Testing Symposium (IOLTS 2005), 6-8
	July 2005, Saint Raphael, France},
  year = {2005},
  publisher = {IEEE Computer Society},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {IOLTS},
  isbn = {0-7695-2406-0}
}

@PROCEEDINGS{DBLP:conf/dac/2003,
  title = {Proceedings of the 40th Design Automation Conference, DAC 2003, Anaheim,
	CA, USA, June 2-6, 2003},
  year = {2003},
  publisher = {ACM},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {DAC},
  isbn = {1-58113-688-9}
}

@PROCEEDINGS{DBLP:conf/aspdac/2000,
  title = {Proceedings of ASP-DAC 2000, Asia and South Pacific Design Automation
	Conference 2000, Yokohama, Japan},
  year = {2000},
  publisher = {ACM},
  bibsource = {DBLP, http://dblp.uni-trier.de},
  booktitle = {ASP-DAC},
  isbn = {0-7803-5974-7}
}

@PROCEEDINGS{eembc,
  title = {EEMBC},
  year = {2000},
  organization = {Embedded Microprocessor Benchmark Consortium}
}

@MISC{ref:eembc,
  title = {EEMBC},
  year = {2000},
  organization = {Embedded Microprocessor Benchmark Consortium}
}

@MISC{ref:eembc,
  title = {EEMBC},
  year = {2000},
  organization = {Embedded Microprocessor Benchmark Consortium},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{cm5,
  title = {{The Connection Machine CM-5 Technical Summary}},
  month = {October},
  year = {1991},
  institution = {Thinking Machines Corporation},
  key = {cm5}
}

@MISC{cm5,
  title = {{The Connection Machine CM-5 Technical Summary}},
  month = {October},
  year = {1991},
  institution = {Thinking Machines Corporation},
  key = {cm5},
  owner = {karu},
  timestamp = {2011.10.31}
}

@MISC{cm2,
  title = {{The Connection Machine CM-2 Technical Summary}},
  month = {April},
  year = {1987},
  institution = {Thinking Machines Corporation},
  key = {cm2}
}

@MISC{cm2,
  title = {{The Connection Machine CM-2 Technical Summary}},
  month = {April},
  year = {1987},
  institution = {Thinking Machines Corporation},
  key = {cm2},
  owner = {karu},
  timestamp = {2011.10.31}
}

@book{shapiro.dentcheva.ea:lectures,
	Author = {Shapiro, Alexander and Dentcheva, D and Ruszczy\'nski, A},
	File = {:Users/ferris/Documents/Mendeley Desktop/Shapiro, Dentcheva, Ruszczy'\{n\}ski/Shapiro, Dentcheva, Ruszczy'\{n\}ski - 2009 - LECTURES ON STOCHASTIC PROGRAMMING.pdf:pdf},
	Isbn = {9780898716870},
	Publisher = {SIAM},
	Title = {{LECTURES ON STOCHASTIC PROGRAMMING}},
	Year = {2009}}

@article{cottle.johnson.ea:dantzig,
	Author = {Cottle, Richard and Johnson, Ellis and Wets, Roger},
	File = {:Users/ferris/Documents/Mendeley Desktop/Cottle, Johnson, Wets/Cottle, Johnson, Wets - 2007 - George B. Dantzig (1914--2005).pdf:pdf},
	Journal = {Notices of the AMS},
	Number = {3},
	Pages = {344--362},
	Title = {{George B. Dantzig (1914--2005)}},
	Url = {http://www.ams.org/journals/notices/200703/fea-cottle.pdf},
	Volume = {54},
	Year = {2007},
	Bdsk-Url-1 = {http://www.ams.org/journals/notices/200703/fea-cottle.pdf}}

@book{pardalos.resende:handbook,
	Address = {New York, NY},
	Editor = {Pardalos, P M and Resende, M G C},
	Publisher = {Oxford University Press},
	Title = {{Handbook of Applied Optimization}},
	Year = {2002}}

@incollection{kuhn.tucker:nonlinear,
	Address = {Berkeley and Los Angeles, California},
	Author = {Kuhn, H W and Tucker, A W},
	Booktitle = {Proceedings of the Second Berkeley Symposium on Mathematical Statistics and Probability},
	Editor = {Neyman, J},
	Pages = {481--492},
	Publisher = {University of California Press},
	Title = {{Nonlinear Programming}},
	Year = {1951}}

@article{alizadeh.goldfarb:second-order,
	Author = {Alizadeh, F and Goldfarb, D},
	File = {:Users/ferris/Documents/Mendeley Desktop/Alizadeh, Goldfarb/Alizadeh, Goldfarb - 2003 - Second-Order Cone Programming.pdf:pdf},
	Journal = {Mathematical Programming},
	Pages = {3--51},
	Title = {{Second-Order Cone Programming}},
	Volume = {95},
	Year = {2003}}

@book{fourer.gay.ea:ampl,
	Address = {Pacific Grove, California},
	Author = {Fourer, R and Gay, D M and Kernighan, B W},
	Publisher = {Duxbury Press},
	Title = {{AMPL: A Modeling Language for Mathematical Programming}},
	Year = {1993}}

@book{ahuja.magnanti.ea:network,
	Address = {Englewood Cliffs, NJ},
	Author = {Ahuja, R K and Magnanti, T L and Orlin, J B},
	Publisher = {Prentice-Hall},
	Title = {{Network Flows: Theory, Algorithms, and Applications}},
	Year = {1993}}

@book{rockafellar:convex,
	Address = {Princeton, New Jersey},
	Author = {Rockafellar, R T},
	Publisher = {Princeton University Press},
	Title = {{Convex Analysis}},
	Year = {1970}}

@techreport{murtagh.saunders:minos,
	Address = {Stanford, California},
	Annote = {Available as PDF document from $\backslash$url\{http://www.sbsi-sol-optimize.com/manuals.htm\}},
	Author = {Murtagh, B A and Saunders, M A},
	Institution = {Systems Optimization Laboratory, Department of Operations Research, Stanford University},
	Number = {SOL 83.20},
	Title = {{MINOS 5.0 User's Guide}},
	Type = {Technical Report},
	Year = {1983}}

@article{karmarkar:polynomial,
	Author = {Karmarkar, N},
	Journal = {Combinatorica},
	Pages = {373--395},
	Title = {{A New Polynomial Time Algorithm for Linear Programming}},
	Volume = {4},
	Year = {1984}}

@article{lobo.vandenberghe.ea:applications,
	Author = {Lobo, M and Vandenberghe, L and Boyd, S and Lebret, H},
	Journal = {Linear Algebra and its Applications},
	Pages = {193--228},
	Title = {{Applications of second-order cone programming}},
	Volume = {284},
	Year = {1998}}

@book{nocedal.wright:numerical,
	Address = {New York},
	Author = {Nocedal, J and Wright, S J},
	Publisher = {Springer},
	Title = {{Numerical Optimization}},
	Year = {1999}}

@article{khachiyan:polynomial,
	Author = {Khachiyan, L G},
	Journal = {Soviet Mathematics Doklady},
	Pages = {191--194},
	Title = {{A Polynomial Algorithm for Linear Programming}},
	Volume = {20},
	Year = {1979}}

@book{ben-tal.nemirovski:lectures,
	Address = {Philadelphia, PA},
	Author = {Ben--Tal, A and Nemirovskii, A},
	Publisher = {SIAM},
	Series = {MPS-SIAM Series on Optimization},
	Title = {{Lectures on Modern Convex Optimization}},
	Year = {2001}}

@article{kolda.Lewis.Torczon:optimization,
	Author = {Kolda, Tamara G and Lewis, Robert M and Torczon, Virginia},
	Journal = {SIAM Review},
	Pages = {385--482},
	Title = {{Optimization by Direct Search: New Perspectives on Some Classical and Modern Methods}},
	Volume = {45(3)},
	Year = {2003}}

@article{czyzyk.wisniewski.ea:optimization,
	Author = {Czyzyk, J and Wisniewski, T and Wright, S J},
	Journal = {SIAM Review},
	Pages = {148--163},
	Title = {{Optimization Case Studies in the NEOS Guide}},
	Volume = {41},
	Year = {1999}}

@book{schrijver:theory,
	Author = {Schrijver, A},
	Publisher = {John Wiley \& Sons},
	Title = {{Theory of Linear and Integer Programming}},
	Year = {1986}}

@book{cottle.pang.ea:linear,
	Address = {Boston, MA},
	Author = {Cottle, R W and Pang, J S and Stone, R E},
	Publisher = {Academic Press},
	Title = {{The Linear Complementarity Problem}},
	Year = {1992}}

@book{boyd.vandenberghe:convex,
	Archiveprefix = {arXiv},
	Arxivid = {1111.6189v1},
	Author = {Boyd, Stephen and Vandenberghe, Lieven},
	Booktitle = {Optimization Methods and Software},
	Chapter = {1,10,11},
	Doi = {10.1080/10556781003625177},
	Eprint = {1111.6189v1},
	File = {:Users/ferris/Documents/Mendeley Desktop/Boyd, Vandenberghe/Boyd, Vandenberghe - 2004 - Convex Optimization.pdf:pdf},
	Isbn = {9780521833783},
	Issn = {10556788},
	Number = {3},
	Pmid = {20876008},
	Publisher = {Cambridge University Press},
	Title = {{Convex Optimization}},
	Url = {http://www.informaworld.com/openurl?genre=article\&doi=10.1080/10556781003625177\&magic=crossref},
	Volume = {25},
	Year = {2004},
	Bdsk-Url-1 = {http://www.informaworld.com/openurl?genre=article%5C&doi=10.1080/10556781003625177%5C&magic=crossref},
	Bdsk-Url-2 = {http://dx.doi.org/10.1080/10556781003625177}}

@book{nemhauser.wolsey:integer,
	Address = {New York, NY},
	Author = {Nemhauser, G L and Wolsey, L A},
	Publisher = {John Wiley \& Sons},
	Title = {{Integer and Combinatorial Optimization}},
	Year = {1988}}

@book{facchinei.pang:finite-dimensional,
	Address = {New York, New York},
	Author = {Facchinei, F and Pang, J S},
	Publisher = {Springer-Verlag},
	Title = {{Finite-Dimensional Variational Inequalities and Complementarity Problems}},
	Year = {2003}}

@article{shepard.ferris.ea:optimizing,
	Author = {Shepard, D M and Ferris, M C and Olivera, G and Mackie, T R},
	Journal = {SIAM Review},
	Keywords = {068},
	Pages = {721--744},
	Title = {{Optimizing the Delivery of Radiation to Cancer Patients}},
	Url = {http://www.cs.wisc.edu/~ferris/papers/sirev-cancer.pdf},
	Volume = {41},
	Year = {1999},
	Bdsk-Url-1 = {http://www.cs.wisc.edu/~ferris/papers/sirev-cancer.pdf}}

@article{ferris.pang:engineering,
	Author = {Ferris, M C and Pang, J S},
	File = {:Users/ferris/Documents/Mendeley Desktop/Ferris, Pang/Ferris, Pang - 1997 - Engineering and Economic Applications of Complementarity Problems.pdf:pdf},
	Journal = {SIAM Review},
	Keywords = {046},
	Pages = {669--713},
	Title = {{Engineering and Economic Applications of Complementarity Problems}},
	Url = {http://www.cs.wisc.edu/~ferris/papers/sirev-comp-app.pdf},
	Volume = {39},
	Year = {1997},
	Bdsk-Url-1 = {http://www.cs.wisc.edu/~ferris/papers/sirev-comp-app.pdf}}

@article{lemke:dual,
	Abstract = {Many problems in logistics are capable of being formulated as linear programming problems. For example, one such problem is the so-called transportation problem, which is concerned with obtaining the best way (in the sense of least time, or of least expense, etc.) of shipping stipulated quan- tities of materials from m origins to n destinations. This paper develops a new computational method of solving general linear programming problems.},
	Author = {Lemke, C E},
	Date-Added = {2013-05-13 20:25:28 -0500},
	Date-Modified = {2013-05-13 20:25:28 -0500},
	Issn = {19319193},
	Journal = {Naval Research Logistics Quarterly},
	Number = {1},
	Pages = {36--47},
	Publisher = {Wiley Online Library},
	Title = {{The dual method of solving the linear programming problem}},
	Url = {http://onlinelibrary.wiley.com/doi/10.1002/nav.3800010107/abstract},
	Volume = {1},
	Year = {1954},
	Bdsk-Url-1 = {http://onlinelibrary.wiley.com/doi/10.1002/nav.3800010107/abstract}}

@inproceedings{beale.small:mixed,
	Author = {Beale, E M L and Small, R E},
	Booktitle = {IFIP Congress},
	Date-Added = {2013-05-13 20:25:06 -0500},
	Date-Modified = {2013-05-13 20:25:06 -0500},
	Editor = {KALENICH, W. A.},
	Pages = {450--451},
	Publisher = {Spartan Press, Washington, D. C},
	Title = {{Mixed Integer Programming by a Branch- and-Bound Technique}},
	Year = {1965}}

@book{neumann.morgenstern:theory,
	Abstract = {This is the classic work upon which modern-day game theory is based. What began more than sixty years ago as a modest proposal that a mathematician and an economist write a short paper together blossomed, in 1944, when Princeton University Press published Theory of Games and Economic Behavior. In it, John von Neumann and Oskar Morgenstern conceived a groundbreaking mathematical theory of economic and social organization, based on a theory of games of strategy. Not only would this revolutionize economics, but the entirely new field of scientific inquiry it yielded-game theory-has since been widely used to analyze a host of real-world phenomena from arms races to optimal policy choices of presidential candidates, from vaccination policy to major league baseball salary negotiations. And it is today established throughout both the social sciences and a wide range of other sciences.},
	Author = {{von Neumann}, J and Morgenstern, O},
	Booktitle = {Princeton University Press},
	Chapter = {1},
	Doi = {10.1177/1468795X06065810},
	Editor = {Schneider, Lambert and Deuber, Odette},
	Isbn = {0691003629},
	Issn = {00280836},
	Number = {9904},
	Pages = {625},
	Pmid = {1629708},
	Publisher = {Princeton University Press},
	Series = {Princeton Classic Editions},
	Title = {{Theory of Games and Economic Behavior}},
	Url = {http://www.archive.org/details/theoryofgamesand030098mbp},
	Volume = {2},
	Year = {1944},
	Bdsk-Url-1 = {http://www.archive.org/details/theoryofgamesand030098mbp},
	Bdsk-Url-2 = {http://dx.doi.org/10.1177/1468795X06065810}}

@article{kuip:algebraic,
	Author = {Kuip, CAC},
	Date-Added = {2013-05-13 20:25:55 -0500},
	Date-Modified = {2013-05-13 20:25:55 -0500},
	File = {:Users/ferris/Documents/Mendeley Desktop/Kuip/Kuip - 1993 - Algebraic languages for mathematical programming.pdf:pdf},
	Journal = {European Journal of Operational Research},
	Keywords = {algebraic languages,mathematical programming modeling systems,matrix generators},
	Pages = {25--51},
	Title = {{Algebraic languages for mathematical programming}},
	Url = {http://www.sciencedirect.com/science/article/pii/037722179390320M},
	Volume = {67},
	Year = {1993},
	Bdsk-Url-1 = {http://www.sciencedirect.com/science/article/pii/037722179390320M}}

@article{fourer:evolution,
	Author = {Fourer, Robert},
	Date-Added = {2013-05-13 20:26:24 -0500},
	Date-Modified = {2013-05-13 20:26:24 -0500},
	File = {:Users/ferris/Documents/Mendeley Desktop/Fourer/Fourer - 2012 - On the Evolution of Optimization Modeling Systems.pdf:pdf},
	Journal = {Documenta Mathematica},
	Keywords = {after a promising start,and phrases,by the end of,enthusiasm for the practical,in the 1950s,linear programming systems seemed,mathematical programming,matrix generators,modeling languages,optimization,potential of,the 1970s it was,to fade},
	Pages = {377--388},
	Title = {{On the Evolution of Optimization Modeling Systems}},
	Url = {http://www.emis.ams.org/journals/DMJDMV/vol-ismp/51\_fourer-robert.pdf},
	Year = {2012},
	Bdsk-Url-1 = {http://www.emis.ams.org/journals/DMJDMV/vol-ismp/51%5C_fourer-robert.pdf}}


@article{vandenberghe.boyd:semidefinite,
	Abstract = {In semidefinite programming, one minimizes a linear function subject to the constraint that an affine combination of symmetric matrices is positive semidefinite. Such a constraint is nonlinear and nonsmooth, but convex, so semidefinite programs are convex optimization problems. Semidefinite programming unifies several standard problems (e.g., linear and quadratic programming) and finds many applications in engineering and combinatorial optimization. Although semidefinite programs are much more general than linear programs, they are not much harder to solve. Most interior-point methods for linear programming have been generalized to semidefinite programs. As in linear programming, these methods have polynomial worst-case complexity and perform very well in practice. This paper gives a survey of the theory and applications of semidefinite programs and an introduction to primal-dual interior-point methods for their solution.},
	Author = {Vandenberghe, Lieven and Boyd, Stephen},
	Date-Added = {2013-05-13 20:39:02 -0500},
	Date-Modified = {2013-05-13 20:39:02 -0500},
	Doi = {10.1137/1038003},
	File = {:Users/ferris/Documents/Mendeley Desktop/Vandenberghe, Boyd/Vandenberghe, Boyd - 1996 - Semidefinite Programming.pdf:pdf},
	Institution = {UCLA},
	Issn = {00361445},
	Journal = {SIAM Review},
	Number = {1},
	Pages = {49--95},
	Publisher = {Society for Industrial and Applied Mathematics},
	Title = {{Semidefinite Programming}},
	Url = {http://link.aip.org/link/SIREAD/v38/i1/p49/s1\&Agg=doi},
	Volume = {38},
	Year = {1996},
	Bdsk-Url-1 = {http://link.aip.org/link/SIREAD/v38/i1/p49/s1%5C&Agg=doi},
	Bdsk-Url-2 = {http://dx.doi.org/10.1137/1038003}}

@book{kallrath:algebraic,
	Date-Added = {2013-05-14 10:02:35 -0500},
	Date-Modified = {2013-05-14 10:02:35 -0500},
	Editor = {Kallrath, J},
	Publisher = {Springer Verlag},
	Title = {{Algebraic Modeling Systems: Modeling and Solving Real World Optimization Problems}},
	Year = {2012}}

@book{wolsey:integer,
	Address = {New York, NY},
	Author = {Wolsey, L A},
	Date-Added = {2013-05-14 10:09:35 -0500},
	Date-Modified = {2013-05-14 10:09:35 -0500},
	Publisher = {John Wiley \& Sons},
	Title = {{Integer Programming}},
	Year = {1998}}

@book{vanhentenryck:opl,
	Author = {{Van Hentenryck}, P},
	Date-Added = {2013-05-16 15:01:21 -0500},
	Date-Modified = {2013-05-16 15:01:21 -0500},
	Publisher = {MIT Press},
	Title = {{The OPL Optimization Programming Language}},
	Year = {1999}}

@misc{:mpl,
	Author = {{Maximal Software}},
	Date-Added = {2013-05-16 15:01:09 -0500},
	Date-Modified = {2013-05-16 15:01:09 -0500},
	Howpublished = {http://www.maximal-usa.com/mpl/what.html},
	Title = {{MPL}},
	Year = {2009}}

@misc{:mosel,
	Author = {{Dash Optimization}},
	Date-Added = {2013-05-16 15:00:26 -0500},
	Date-Modified = {2013-05-16 15:00:26 -0500},
	Howpublished = {http://www.fico.com/en/Products/DMTools/
xpress-overview/Pages/Xpress-Mosel.aspx},
	Title = {{XPress-Mosel}},
	Year = {2009}}

@article{grant.boyd:cvx,
	Abstract = {Cvx is a modeling system for disciplined convex programming. Disciplined convex pro- grams, or DCPs, are convex optimization problems that are described using a limited set of construction rules, which enables them to be analyzed and solved efficiently. cvx can solve standard problems such as linear programs (LPs), quadratic programs (QPs), second-order cone programs (SOCPs), and semidefinite programs (SDPs); but compared to directly using a solver for one or these types of problems, cvx can greatly simplify the task of specifying the problem. cvx can also solve much more complex convex optimization problems, including many involving nondifferentiable functions, such as 1 norms. You can use cvx to conveniently formulate and solve constrained norm minimization, entropy maximization, determinant maximization, and many other problems.},
	Author = {Grant, Michael and Boyd, Stephen},
	Date-Added = {2013-05-16 15:00:11 -0500},
	Date-Modified = {2013-05-16 15:00:11 -0500},
	Editor = {Roads, Curtis and Strawn, John},
	File = {:Users/ferris/Documents/Mendeley Desktop/Grant, Boyd/Grant, Boyd - 2011 - cvx Users ' Guide.pdf:pdf},
	Institution = {Technical report, Information Systems Laboratory, Department of Electrical Engineering, Stanford University},
	Isbn = {0262181142},
	Journal = {Por Clasifcar},
	Number = {build 711},
	Pages = {1--72},
	Publisher = {Version},
	Title = {{cvx Users' Guide}},
	Url = {http://c1319062.cdn.cloudfiles.rackspacecloud.com/cvx\_usrguide.pdf},
	Volume = {2},
	Year = {2011},
	Bdsk-Url-1 = {http://c1319062.cdn.cloudfiles.rackspacecloud.com/cvx%5C_usrguide.pdf}}

@book{bisschop.entriken:aimms,
	Address = {Haarlem, The Netherlands},
	Author = {Bisschop, J and Entriken, R},
	Date-Added = {2013-05-16 14:59:46 -0500},
	Date-Modified = {2013-05-16 14:59:46 -0500},
	Publisher = {Paragon Decision Technology},
	Title = {{AIMMS -- The Modeling System}},
	Year = {1993}}

@book{brooke.kendrick.ea:gams,
	Address = {South San Francisco, California},
	Author = {Brooke, A and Kendrick, D and Meeraus, A},
	Date-Added = {2013-05-16 14:59:33 -0500},
	Date-Modified = {2013-05-16 14:59:33 -0500},
	Publisher = {The Scientific Press},
	Title = {{GAMS: A User's Guide}},
	Year = {1988}}

@article{fourer.gay.ea:modeling,
	Author = {Fourer, R and Gay, D M and Kernighan, B W},
	Date-Added = {2013-05-16 14:59:20 -0500},
	Date-Modified = {2013-05-16 14:59:20 -0500},
	Journal = {Management Science},
	Pages = {519--554},
	Title = {{A Modeling Language for Mathematical Programming}},
	Volume = {36},
	Year = {1990}}

@article{bisschop.meeraus:development,
	Author = {Bisschop, J and Meeraus, A},
	Date-Added = {2013-05-16 14:59:00 -0500},
	Date-Modified = {2013-05-16 14:59:00 -0500},
	Journal = {Mathematical Programming Study},
	Pages = {1--29},
	Title = {{On the Development of a General Algebraic Modeling System in a Strategic Planning Environment}},
	Volume = {20},
	Year = {1982}}

@book{conn.scheinberg.ea:introduction,
	Address = {Philadelphia, PA},
	Author = {Conn, AAR and Scheinberg, K and Vicente, LN},
	Date-Added = {2013-05-16 14:58:26 -0500},
	Date-Modified = {2013-05-16 14:58:26 -0500},
	Publisher = {MPS-SIAM Series on Optimization, SIAM},
	Title = {{Introduction to derivative-free optimization}},
	Url = {http://books.google.com/books?hl=en\&lr=\&id=7c7X6tlcaHEC\&oi=fnd\&pg=PP2\&dq=Introduction+to+Derivative-Free+Optimization\&ots=lkPKvh8QAN\&sig=P7U7HIK1QspNOVL-7p0Fz5kxYEc},
	Year = {2009},
	Bdsk-Url-1 = {http://books.google.com/books?hl=en%5C&lr=%5C&id=7c7X6tlcaHEC%5C&oi=fnd%5C&pg=PP2%5C&dq=Introduction+to+Derivative-Free+Optimization%5C&ots=lkPKvh8QAN%5C&sig=P7U7HIK1QspNOVL-7p0Fz5kxYEc}}

@article{barnhart.johnson.ea:branch-and-price,
	Author = {Barnhart, C and Johnson, EL},
	Date-Added = {2013-05-16 14:58:00 -0500},
	Date-Modified = {2013-05-16 14:58:00 -0500},
	File = {:Users/ferris/Documents/Mendeley Desktop/Barnhart, Johnson/Barnhart, Johnson - 1998 - Branch-and-price Column generation for solving huge integer programs.pdf:pdf},
	Journal = {Operations Research},
	Number = {3},
	Pages = {316--329},
	Title = {{Branch-and-price: Column generation for solving huge integer programs}},
	Url = {http://or.journal.informs.org/content/46/3/316.short},
	Volume = {46},
	Year = {1998},
	Bdsk-Url-1 = {http://or.journal.informs.org/content/46/3/316.short}}

@article{gilmore.gomory:linear,
	Author = {Gilmore, PC and Gomory, RE},
	Date-Added = {2013-05-16 14:57:45 -0500},
	Date-Modified = {2013-05-16 14:57:45 -0500},
	File = {:Users/ferris/Documents/Mendeley Desktop/Gilmore, Gomory/Gilmore, Gomory - 1961 - A Linear Programming Approach to the Cutting-Stock Problem.pdf:pdf},
	Journal = {Operations Research},
	Number = {6},
	Pages = {849--859},
	Title = {{A Linear Programming Approach to the Cutting-Stock Problem}},
	Url = {http://or.journal.informs.org/content/9/6/849.short},
	Volume = {9},
	Year = {1961},
	Bdsk-Url-1 = {http://or.journal.informs.org/content/9/6/849.short}}

@article{ford.fulkerson:suggested,
	Author = {Ford, L and Fulkerson, D R},
	Date-Added = {2013-05-16 14:57:34 -0500},
	Date-Modified = {2013-05-16 14:57:34 -0500},
	Journal = {Management Science},
	Number = {1},
	Pages = {97--101},
	Title = {{A suggested computation for maximal multicommodity network flows}},
	Volume = {5},
	Year = {1958}}

@article{mccormick:computability,
	Author = {McCormick, G P},
	Date-Added = {2013-05-16 14:56:49 -0500},
	Date-Modified = {2013-05-16 14:56:49 -0500},
	Journal = {Mathematical Programming},
	Pages = {147--175},
	Title = {{Computability of Global Solutions to Factorable Nonconvex Programs: Part I - Convex Underestimating Problems}},
	Volume = {10},
	Year = {1976}}

@book{williams:model,
	Author = {Williams, H P},
	Date-Added = {2013-05-16 14:56:16 -0500},
	Date-Modified = {2013-05-16 14:56:16 -0500},
	Edition = {Third},
	Publisher = {John Wiley \& Sons},
	Title = {{Model Building in Mathematical Programming}},
	Year = {1990}}

@article{defarias.johnson.ea:branch-and-cut,
	Author = {Farias, IR De and Johnson, EL and Nemhauser, GL},
	Date-Added = {2013-05-16 14:56:03 -0500},
	Date-Modified = {2013-05-16 14:56:03 -0500},
	File = {:Users/ferris/Documents/Mendeley Desktop/Farias, Johnson, Nemhauser/Farias, Johnson, Nemhauser - 2001 - Branch-and-cut for combinatorial optimization problems without auxiliary binary variables.pdf:pdf},
	Journal = {Knowledge Engineering Review},
	Pages = {25-39},
	Title = {{Branch-and-cut for combinatorial optimization problems without auxiliary binary variables}},
	Url = {http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.131.7135\&rep=rep1\&type=pdf},
	Volume = {16},
	Year = {2001},
	Bdsk-Url-1 = {http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.131.7135%5C&rep=rep1%5C&type=pdf}}

@inproceedings{beale.tomlin:special,
	Author = {Beale, EML and Tomlin, JA},
	Booktitle = {Proceedings of the 5th International Conference on Operational Research},
	Date-Added = {2013-05-16 14:55:43 -0500},
	Date-Modified = {2013-05-16 14:55:43 -0500},
	Editor = {Lawrence, J},
	File = {:Users/ferris/Documents/Mendeley Desktop/Beale, Tomlin/Beale, Tomlin - 1970 - Special facilities in a general mathematical programming system for non-convex problems using ordered sets of variables.pdf:pdf},
	Pages = {447--454},
	Publisher = {Tavistock Publishing, London},
	Title = {{Special facilities in a general mathematical programming system for non-convex problems using ordered sets of variables}},
	Url = {http://www.thetomlins.org/sos.pdf},
	Year = {1970},
	Bdsk-Url-1 = {http://www.thetomlins.org/sos.pdf}}

@article{dantzig:significance,
	Author = {Dantzig, GB},
	Date-Added = {2013-05-16 14:55:28 -0500},
	Date-Modified = {2013-05-16 14:55:28 -0500},
	File = {:Users/ferris/Documents/Mendeley Desktop/Dantzig/Dantzig - 1960 - On the significance of solving linear programming problems with some integer variables.pdf:pdf},
	Journal = {Econometrica, Journal of the Econometric Society},
	Number = {1},
	Pages = {30--44},
	Title = {{On the significance of solving linear programming problems with some integer variables}},
	Url = {http://www.jstor.org/stable/10.2307/1905292},
	Volume = {28},
	Year = {1960},
	Bdsk-Url-1 = {http://www.jstor.org/stable/10.2307/1905292}}

@article{markowitz.manne:solution,
	Author = {Markowitz, HM and Manne, AS},
	Date-Added = {2013-05-16 14:55:08 -0500},
	Date-Modified = {2013-05-16 14:55:08 -0500},
	File = {:Users/ferris/Documents/Mendeley Desktop/Markowitz, Manne/Markowitz, Manne - 1957 - On the solution of discrete programming problems.pdf:pdf},
	Journal = {Econometrica: Journal of the Econometric},
	Number = {1},
	Pages = {84--110},
	Title = {{On the solution of discrete programming problems}},
	Url = {http://www.jstor.org/stable/10.2307/1907744},
	Volume = {25},
	Year = {1957},
	Bdsk-Url-1 = {http://www.jstor.org/stable/10.2307/1907744}}

@article{vielma.ahmed.ea:mixed-integer,
	Author = {Vielma, J. P. and Ahmed, S. and Nemhauser, G.},
	Date-Added = {2013-05-16 14:54:52 -0500},
	Date-Modified = {2013-05-16 14:54:52 -0500},
	Doi = {10.1287/opre.1090.0721},
	File = {:Users/ferris/Documents/Mendeley Desktop/Vielma, Ahmed, Nemhauser/Vielma, Ahmed, Nemhauser - 2009 - Mixed-Integer Models for Nonseparable Piecewise-Linear Optimization Unifying Framework and Extensions.pdf:pdf},
	Issn = {0030-364X},
	Journal = {Operations Research},
	Month = oct,
	Number = {2},
	Pages = {303--315},
	Title = {{Mixed-Integer Models for Nonseparable Piecewise-Linear Optimization: Unifying Framework and Extensions}},
	Url = {http://or.journal.informs.org/cgi/doi/10.1287/opre.1090.0721},
	Volume = {58},
	Year = {2009},
	Bdsk-Url-1 = {http://or.journal.informs.org/cgi/doi/10.1287/opre.1090.0721},
	Bdsk-Url-2 = {http://dx.doi.org/10.1287/opre.1090.0721}}

@article{keha.defarias.ea:branch-and-cut,
	Author = {Keha, Ahmet B. and de Farias, Ismael R. and Nemhauser, George L.},
	Date-Added = {2013-05-16 14:54:37 -0500},
	Date-Modified = {2013-05-16 14:54:37 -0500},
	File = {:Users/ferris/Documents/Mendeley Desktop/Keha, de Farias, Nemhauser/Keha, de Farias, Nemhauser - 2006 - A Branch-and-Cut for Nonconvex Algorithm Piecewise Without Binary Variables Linear Optimization.pdf:pdf},
	Journal = {Operations Research},
	Number = {5},
	Pages = {847--858},
	Title = {{A Branch-and-Cut for Nonconvex Algorithm Piecewise Without Binary Variables Linear Optimization}},
	Volume = {54},
	Year = {2006}}

@article{mitra.lucas.ea:tools,
	Author = {Mitra, G and Lucas, C},
	Date-Added = {2013-05-16 14:54:20 -0500},
	Date-Modified = {2013-05-16 14:54:20 -0500},
	File = {:Users/ferris/Documents/Mendeley Desktop/Mitra, Lucas/Mitra, Lucas - 1994 - Tools for reformulating logical forms into zero-one mixed integer programs.pdf:pdf},
	Journal = {European Journal of Operational Research},
	Pages = {262--276},
	Title = {{Tools for reformulating logical forms into zero-one mixed integer programs}},
	Url = {http://www.sciencedirect.com/science/article/pii/0377221794903085},
	Volume = {72},
	Year = {1994},
	Bdsk-Url-1 = {http://www.sciencedirect.com/science/article/pii/0377221794903085}}

@techreport{gupte.ahmed.ea:solving,
	Author = {Gupte, Akshay and Ahmed, S and Cheon, Myun Seok and Dey, Santanu S},
	Date-Added = {2013-05-16 14:54:06 -0500},
	Date-Modified = {2013-05-16 14:54:06 -0500},
	Title = {{Solving mixed integer bilinear problems using milp formulations}},
	Year = {2012}}

@article{lin.schrage:global,
	Author = {Lin, Youdong and Schrage, Linus},
	Date-Added = {2013-05-16 14:53:02 -0500},
	Date-Modified = {2013-05-16 14:53:46 -0500},
	Journal = {Optimization Methods and Software},
	Number = {4-5},
	Pages = {657--668},
	Title = {{The global solver in the LINDO API}},
	Year = {2009}}

@book{schrage:optimization,
	Author = {Schrage, L},
	Date-Added = {2013-05-16 14:52:55 -0500},
	Date-Modified = {2013-05-16 14:52:55 -0500},
	Title = {{Optimization Modeling with LINGO}},
	Year = {1999}}

@article{tawarmalani.sahinidis:polyhedral,
	Author = {Tawarmalani, M. and Sahinidis, N V},
	Date-Added = {2013-05-16 14:52:36 -0500},
	Date-Modified = {2013-05-16 14:52:36 -0500},
	Journal = {Mathematical Programming},
	Number = {2},
	Pages = {225--249},
	Title = {{A polyhedral branch-and-cut approach to global optimization}},
	Volume = {103},
	Year = {2005}}


@book{tawarmalani.sahinidis:convexification,
	Address = {Dordrecht},
	Author = {Tawarmalani, M and Sahinidis, N V},
	Date-Added = {2013-05-16 14:50:44 -0500},
	Date-Modified = {2013-05-16 14:50:44 -0500},
	Publisher = {Kluwer Academic Publishers},
	Series = {Nonconvex Optimization and its Applications},
	Title = {{Convexification and Global Optimization in Continuous and Mixed-Integer Nonlinear Programming: Theory, Algorithms, Software and Applications}},
	Volume = {69},
	Year = {2002}}

@article{keha.defarias.ea:models,
	Author = {Keha, Ahmet B. and de Farias, Ismael R. and Nemhauser, George L.},
	Date-Added = {2013-05-16 14:54:37 -0500},
	Date-Modified = {2013-05-16 14:54:37 -0500},
	Doi = {10.1016/S0167-6377(03)00059-2},
	File = {:Users/ferris/Documents/Mendeley Desktop/Keha, de Farias, Nemhauser/Keha, de Farias, Nemhauser - 2004 - Models for representing piecewise linear cost functions.pdf:pdf},
	Issn = {01676377},
	Journal = {Operations Research Letters},
	Keywords = {mixed-integer programming modeling,piecewise linear functions,special ordered sets},
	Month = jan,
	Number = {1},
	Pages = {44--48},
	Title = {{Models for representing piecewise linear cost functions}},
	Url = {http://linkinghub.elsevier.com/retrieve/pii/S0167637703000592},
	Volume = {32},
	Year = {2004},
	Bdsk-Url-1 = {http://linkinghub.elsevier.com/retrieve/pii/S0167637703000592},
	Bdsk-Url-2 = {http://dx.doi.org/10.1016/S0167-6377(03)00059-2}}

@article{jeroslow:representability,
	Author = {Jeroslow, RG},
	Date-Added = {2013-05-16 14:51:03 -0500},
	Date-Modified = {2013-05-16 14:51:03 -0500},
	File = {:Users/ferris/Documents/Mendeley Desktop/Jeroslow/Jeroslow - 1987 - Representability in mixed integer programmiing, I characterization results.pdf:pdf},
	Journal = {Discrete Applied Mathematics},
	Keywords = {disjunctive methods,linear relaxation,mixed-integer programming,modeling},
	Pages = {223--243},
	Title = {{Representability in mixed integer programmiing, I: characterization results}},
	Url = {http://www.sciencedirect.com/science/article/pii/0166218X87900266},
	Volume = {17},
	Year = {1987},
	Bdsk-Url-1 = {http://www.sciencedirect.com/science/article/pii/0166218X87900266}}

@article{rios.sahinidis:derivative-free,
	Author = {Rios, Luis Miguel and Sahinidis, Nikolaos V.},
	Date-Added = {2013-05-16 14:58:36 -0500},
	Date-Modified = {2013-05-16 14:58:36 -0500},
	Doi = {10.1007/s10898-012-9951-y},
	File = {:Users/ferris/Documents/Mendeley Desktop/Rios, Sahinidis/Rios, Sahinidis - 2012 - Derivative-free optimization a review of algorithms and comparison of software implementations.pdf:pdf},
	Issn = {0925-5001},
	Journal = {Journal of Global Optimization},
	Keywords = {10,1007,article,authorized users,contains supplementary material,derivative-free algorithms,direct search methods,doi,electronic supplementary material the,online version of this,s10898-012-9951-y,surrogate models,which is available to},
	Month = jul,
	Pages = {1-47},
	Title = {{Derivative-free optimization: a review of algorithms and comparison of software implementations}},
	Url = {http://www.springerlink.com/index/10.1007/s10898-012-9951-y},
	Year = {2012},
	Bdsk-Url-1 = {http://www.springerlink.com/index/10.1007/s10898-012-9951-y},
	Bdsk-Url-2 = {http://dx.doi.org/10.1007/s10898-012-9951-y}}


@book{:pyomo,
	Author = {Hart, W E and Laird, C and Watson, J-P and Woodruff, D L},
	Date-Added = {2013-05-16 15:19:42 -0500},
	Date-Modified = {2013-05-16 15:19:42 -0500},
	Title = {{Pyomo - Optimization Modeling in Python}},
	Year = {2012}}

@article{:coin-or,
	Author = {Lougee-Heimer, R},
	Date-Added = {2013-05-16 15:19:29 -0500},
	Date-Modified = {2013-05-16 15:19:29 -0500},
	Journal = {IBM Journal of Research and Development},
	Number = {1},
	Pages = {57--66},
	Title = {{The Common Optimization INterface for Operations Research: Promoting open-source software in the operations research community}},
	Volume = {47},
	Year = {2003}}

@misc{:gamssolvers,
 key="gamssolvers",
	Date-Added = {2013-05-16 15:18:58 -0500},
	Date-Modified = {2013-05-16 15:18:58 -0500},
  howpublished = {{http://www.gams.com/dd/docs/solvers/allsolvers.pdf}},
	Title = {{GAMS - The solver manuals}},
	Bdsk-Url-1 = {http://www.gams.com/dd/docs/solvers/allsolvers.pdf}}

@misc{:tomlab,
 key="tomlab",
	Date-Added = {2013-05-16 15:18:45 -0500},
	Date-Modified = {2013-05-16 15:18:45 -0500},
	Title = {{Tomlab Optimization}},
	howpublished = {http://tomopt.com/tomlab/},
	Bdsk-Url-1 = {http://tomopt.com/tomlab/}}

@article{gomory:outline,

author = {Gomory, R},
journal = {Bulletin of Mathematical Biophysics},
number = {5},
pages = {275--278},
title = {{OUTLINE OF AN ALGORITHM FOR INTEGER Solutions to Linear Programs}},
volume = {64},
year = {1958}
}

@book{martin:large,
address = {Boston, MA},
author = {Martin, R K},
publisher = {Kluwer Academic Publishers},
title = {{Large scale linear and integer optimization}},
year = {1999}
}

@book{burkard.ea:assignment,
author = {Burkard, R.E. and Dell'Amico, M. and Martello, S.},
publisher = {Society for Industrial and Applied Mathematics},
title = {{Assignment Problems}},
year = {2009}
}

@article{kantorovich:mathematical,
annote = {English translation, Russian version 1939},
author = {Kantorovich, L V},
journal = {Management Science},
pages = {366--422},
title = {{Mathematical Methods in the Organization and Planning of Production}},
volume = {6},
year = {1960}
}

@article{dijkstra:note,
author = {Dijkstra, E W},
journal = {Numerische Mathematik},
pages = {269--271},
title = {{A Note on Two Problems in Connexion with Graphs}},
volume = {1},
year = {1959}
}

@article{ford.fulkerson:maximal,
author = {Ford, L.R., Jr. and Fulkerson, D.R.}, 
journal = {Canadian Journal of Mathematics},
pages = {399--404},
title = {Maximal Flow through a Network}, 
volume = {8},
year = {1956}
}

@article{schrijver:history,
author = {Schrijver, A.}, 
journal = {Mathematical Programming},
pages = {437--445},
title = {On the history of the transportation and maximum flow problems}, 
volume = {91},
year = {2002}
}

@article{duran.grossmann:outer-approximation,
author = {Duran, M A and Grossmann, I E},
journal = {Mathematical Programming},
pages = {307--339},
title = {{An outer-approximation algorithm for a class of mixed-integer nonlinear programs}},
volume = {36},
year = {1986}
}

@article{Bonami2008186,
title = "An algorithmic framework for convex mixed integer nonlinear programs ",
journal = "Discrete Optimization ",
volume = "5",
number = "2",
pages = "186 - 204",
year = "2008",
note = "<ce:title>In Memory of George B. Dantzig</ce:title> ",
issn = "1572-5286",
doi = "http://dx.doi.org/10.1016/j.disopt.2006.10.011",
url = "http://www.sciencedirect.com/science/article/pii/S1572528607000448",
author = "Pierre Bonami and Lorenz T. Biegler and Andrew R. Conn and Gerard Cornuejols and Ignacio E. Grossmann and Carl D. Laird and Jon Lee and Andrea Lodi and Francois Margot and Nicolas Sawaya and Andreas Wachter",
}

@book{dantzig:linear,
address = {Princeton, New Jersey},
author = {Dantzig, G B},
publisher = {Princeton University Press},
title = {{Linear Programming and Extensions}},
year = {1963}
}

@article{koopmans:optimum,
author = {Koopmans, TC},file = {:Users/ferris/Documents/Mendeley Desktop/Koopmans/Koopmans - 1949 - Optimum utiliz
ation of the transportation system.pdf:pdf},
journal = {Econometrica: Journal of the Econometric Society},
pages = {136--146},
title = {{Optimum utilization of the transportation system}},
url = {http://www.jstor.org/stable/10.2307/1907301},
volume = {17},
year = {1949}
}

@article{hitchcock:distribution,
author = {Hitchcock, F L},
journal = {Journal of Mathematical Physics},
pages = {224--230},
title = {{The Distribution of a Product from Several Sources to Numerous Facilities}},
volume = {20},
year = {1941}
}

@book{ford.fulkerson:flows,
author = {Ford, L R and Fulkerson, D R},
publisher = {Princeton University Press},
title = {{Flows in Networks}},
year = {1962}
}

@article{misener.floudas:glomiqo,
author = {Misener, R. and Floudas, C. A.},
journal = {Journal of Global Optimization},
title = {{GloMIQO: Global Mixed-Integer Quadratic Optimizer}},
year = {2012}
}

@article{glover:improved,
author = {Glover, Fred},
journal = {Management Science},
number = {4},
pages = {455--460},
title = {{Improved linear integer programming formulations of nonlinear integer problems}}
,
url = {http://mansci.journal.informs.org/content/22/4/455.short},
volume = {22},
year = {1975}
}

@article{fisher:lagrangian,
author = {Fisher, Marshall L.},
journal = {Management Science},
month = dec,
pages = {1--18},
title = {{The Lagrangian Relaxation Method for Solving Integer Programming Problems}},
volume = {27},
year = {1981}
}

@incollection{desrosiers.lubbecke:primer,
author = {Desrosiers, Jacques and L\"{u}bbecke, ME},
booktitle = {Column Generation},
editor = {Desaulniers, G and Desrosiers, J and Solomon, M},
publisher = {Springer},
title = {{A primer in column generation}},
url = {http://link.springer.com/chapter/10.1007/0-387-25486-2\_1},
volume = {3},
year = {2005}
}

@article{cacti,
   title={CACTI 6.0: A tool to model large caches},
   author={Muralimanohar, Naveen and Balasubramonian, Rajeev and Jouppi, Norman P},
   journal={HP Laboratories},
   year={2009}
}

@inproceedings{canis2011legup,
  title={LegUp: high-level synthesis for {FPGA-based} processor/accelerator systems},
  author={Canis, Andrew and Choi, Jongsok and Aldham, Mark and Zhang, Victor and Kammoona, Ahmed and Anderson, Jason H and Brown, Stephen and Czajkowski, Tomasz},
  booktitle={FPGA},
  year={2011},
}

@inproceedings{mpsoc-fpga,
    author    = "Vamsi Boppana and Sagheer Ahmad and Ilya Ganusov and Vinod Kathail and Vidya Rajagopalan and Ralph Wittig",
    title     = "Xilinx 16nm UltraScale + MPSoC and FPGA families",
    publisher = "Hot Chips",
    note = {http://www.hotchips.org/wp-content/uploads/hc\_archives/hc27/HC27.25-Tuesday-Epub/HC27.25.40-FPGAs-Epub/HC27.25.411-Zyng-Ahmad-Xilinx-v10.pdf},
    year      = 2015
}

%S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi. Cacti
5.1. Technical Report HPL-2008-20, HP Labs.

@inproceedings{nowatzki2016pushing,
  title={Pushing the limits of accelerator efficiency while retaining programmability},
  author={Nowatzki, Tony and Gangadhan, Vinay and Sankaralingam, Karthikeyan and Wright, Greg},
  booktitle={2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)},
  pages={27--39},
  year={2016},
  organization={IEEE}
}

@inproceedings{menon2014memory,
  title={Memory processing units},
  author={Menon, Jaikrishnan and De Carli, Lorenzo and Thiruvengadam, Vijayraghavan and Sankaralingam, Karthikeyan and Estan, Cristian},
  booktitle={Hot Chips 26 Symposium (HCS), 2014 IEEE},
  pages={1--1},
  year={2014},
  organization={IEEE}
}
