Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto de844c3927b240888015b6b7ac7961b4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'right' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/start_module.v:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'down' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/start_module.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'begin_seed' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:304]
WARNING: [VRFC 10-3091] actual bit length 27 differs from formal bit length 16 for port 'num' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:560]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'o_led_num' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/game_module.v:562]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'right' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/end_module.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'down' [D:/verilog_projects/test090_plane_war/test090_plane_war.srcs/sources_1/new/end_module.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider(div=2)
Compiling module xil_defaultlib.divider(div=100)
Compiling module xil_defaultlib.divider(div=4)
Compiling module xil_defaultlib.key_board
Compiling module xil_defaultlib.vga_driver_image(IMAGE_WIDTH=320...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.rom_start_image
Compiling module xil_defaultlib.start_module
Compiling module xil_defaultlib.vga_driver
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.rom_bg_image
Compiling module xil_defaultlib.bg_image
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.rom_myplane_image
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.rom_atk_image
Compiling module xil_defaultlib.random_seed(range=589)
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.rom_enemy_image
Compiling module xil_defaultlib.digital
Compiling module xil_defaultlib.game_module_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.rom_end_image
Compiling module xil_defaultlib.end_module
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
