
test012-servo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050a0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08005240  08005240  00015240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005430  08005430  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08005430  08005430  00015430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005438  08005438  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005438  08005438  00015438  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800543c  0800543c  0001543c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08005440  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  20000068  080054a8  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  080054a8  00020268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cff1  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d7a  00000000  00000000  0002d0cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c90  00000000  00000000  0002ee48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009c8  00000000  00000000  0002fad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017201  00000000  00000000  000304a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e1c4  00000000  00000000  000476a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00090006  00000000  00000000  00055865  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004154  00000000  00000000  000e586c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000e99c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005228 	.word	0x08005228

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08005228 	.word	0x08005228

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000582:	f000 fc11 	bl	8000da8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000586:	f000 f829 	bl	80005dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058a:	f000 f933 	bl	80007f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800058e:	f000 f907 	bl	80007a0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000592:	f000 f88d 	bl	80006b0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  ProgramStart("Motor Control - Servo");
 8000596:	480d      	ldr	r0, [pc, #52]	; (80005cc <main+0x50>)
 8000598:	f000 fa0a 	bl	80009b0 <ProgramStart>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800059c:	2104      	movs	r1, #4
 800059e:	480c      	ldr	r0, [pc, #48]	; (80005d0 <main+0x54>)
 80005a0:	f001 fc74 	bl	8001e8c <HAL_TIM_PWM_Start>
  int val = 1000;
 80005a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005a8:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  printf("Input Angle : "); scanf("%d",&val);
 80005aa:	480a      	ldr	r0, [pc, #40]	; (80005d4 <main+0x58>)
 80005ac:	f002 ff52 	bl	8003454 <iprintf>
 80005b0:	1d3b      	adds	r3, r7, #4
 80005b2:	4619      	mov	r1, r3
 80005b4:	4808      	ldr	r0, [pc, #32]	; (80005d8 <main+0x5c>)
 80005b6:	f002 ffbb 	bl	8003530 <iscanf>
	  htim3.Instance->CCR2 = val;
 80005ba:	687a      	ldr	r2, [r7, #4]
 80005bc:	4b04      	ldr	r3, [pc, #16]	; (80005d0 <main+0x54>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	639a      	str	r2, [r3, #56]	; 0x38
	  HAL_Delay(100);
 80005c2:	2064      	movs	r0, #100	; 0x64
 80005c4:	f000 fc62 	bl	8000e8c <HAL_Delay>
  {
 80005c8:	e7ef      	b.n	80005aa <main+0x2e>
 80005ca:	bf00      	nop
 80005cc:	08005240 	.word	0x08005240
 80005d0:	20000084 	.word	0x20000084
 80005d4:	08005258 	.word	0x08005258
 80005d8:	08005268 	.word	0x08005268

080005dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b094      	sub	sp, #80	; 0x50
 80005e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e2:	f107 0320 	add.w	r3, r7, #32
 80005e6:	2230      	movs	r2, #48	; 0x30
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f003 f958 	bl	80038a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f0:	f107 030c 	add.w	r3, r7, #12
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]
 80005fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000600:	2300      	movs	r3, #0
 8000602:	60bb      	str	r3, [r7, #8]
 8000604:	4b28      	ldr	r3, [pc, #160]	; (80006a8 <SystemClock_Config+0xcc>)
 8000606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000608:	4a27      	ldr	r2, [pc, #156]	; (80006a8 <SystemClock_Config+0xcc>)
 800060a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800060e:	6413      	str	r3, [r2, #64]	; 0x40
 8000610:	4b25      	ldr	r3, [pc, #148]	; (80006a8 <SystemClock_Config+0xcc>)
 8000612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000618:	60bb      	str	r3, [r7, #8]
 800061a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800061c:	2300      	movs	r3, #0
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	4b22      	ldr	r3, [pc, #136]	; (80006ac <SystemClock_Config+0xd0>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a21      	ldr	r2, [pc, #132]	; (80006ac <SystemClock_Config+0xd0>)
 8000626:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800062a:	6013      	str	r3, [r2, #0]
 800062c:	4b1f      	ldr	r3, [pc, #124]	; (80006ac <SystemClock_Config+0xd0>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000634:	607b      	str	r3, [r7, #4]
 8000636:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000638:	2302      	movs	r3, #2
 800063a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800063c:	2301      	movs	r3, #1
 800063e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000640:	2310      	movs	r3, #16
 8000642:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000644:	2302      	movs	r3, #2
 8000646:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000648:	2300      	movs	r3, #0
 800064a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800064c:	2310      	movs	r3, #16
 800064e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000650:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000654:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000656:	2304      	movs	r3, #4
 8000658:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800065a:	2304      	movs	r3, #4
 800065c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065e:	f107 0320 	add.w	r3, r7, #32
 8000662:	4618      	mov	r0, r3
 8000664:	f000 fed2 	bl	800140c <HAL_RCC_OscConfig>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d001      	beq.n	8000672 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800066e:	f000 f92f 	bl	80008d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000672:	230f      	movs	r3, #15
 8000674:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000676:	2302      	movs	r3, #2
 8000678:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800067a:	2300      	movs	r3, #0
 800067c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800067e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000682:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000684:	2300      	movs	r3, #0
 8000686:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000688:	f107 030c 	add.w	r3, r7, #12
 800068c:	2102      	movs	r1, #2
 800068e:	4618      	mov	r0, r3
 8000690:	f001 f934 	bl	80018fc <HAL_RCC_ClockConfig>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800069a:	f000 f919 	bl	80008d0 <Error_Handler>
  }
}
 800069e:	bf00      	nop
 80006a0:	3750      	adds	r7, #80	; 0x50
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	40023800 	.word	0x40023800
 80006ac:	40007000 	.word	0x40007000

080006b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b08e      	sub	sp, #56	; 0x38
 80006b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80006ba:	2200      	movs	r2, #0
 80006bc:	601a      	str	r2, [r3, #0]
 80006be:	605a      	str	r2, [r3, #4]
 80006c0:	609a      	str	r2, [r3, #8]
 80006c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006c4:	f107 0320 	add.w	r3, r7, #32
 80006c8:	2200      	movs	r2, #0
 80006ca:	601a      	str	r2, [r3, #0]
 80006cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006ce:	1d3b      	adds	r3, r7, #4
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
 80006d4:	605a      	str	r2, [r3, #4]
 80006d6:	609a      	str	r2, [r3, #8]
 80006d8:	60da      	str	r2, [r3, #12]
 80006da:	611a      	str	r2, [r3, #16]
 80006dc:	615a      	str	r2, [r3, #20]
 80006de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80006e0:	4b2d      	ldr	r3, [pc, #180]	; (8000798 <MX_TIM3_Init+0xe8>)
 80006e2:	4a2e      	ldr	r2, [pc, #184]	; (800079c <MX_TIM3_Init+0xec>)
 80006e4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80006e6:	4b2c      	ldr	r3, [pc, #176]	; (8000798 <MX_TIM3_Init+0xe8>)
 80006e8:	2253      	movs	r2, #83	; 0x53
 80006ea:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006ec:	4b2a      	ldr	r3, [pc, #168]	; (8000798 <MX_TIM3_Init+0xe8>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 80006f2:	4b29      	ldr	r3, [pc, #164]	; (8000798 <MX_TIM3_Init+0xe8>)
 80006f4:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80006f8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006fa:	4b27      	ldr	r3, [pc, #156]	; (8000798 <MX_TIM3_Init+0xe8>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000700:	4b25      	ldr	r3, [pc, #148]	; (8000798 <MX_TIM3_Init+0xe8>)
 8000702:	2200      	movs	r2, #0
 8000704:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000706:	4824      	ldr	r0, [pc, #144]	; (8000798 <MX_TIM3_Init+0xe8>)
 8000708:	f001 fb18 	bl	8001d3c <HAL_TIM_Base_Init>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000712:	f000 f8dd 	bl	80008d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000716:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800071a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800071c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000720:	4619      	mov	r1, r3
 8000722:	481d      	ldr	r0, [pc, #116]	; (8000798 <MX_TIM3_Init+0xe8>)
 8000724:	f001 fd24 	bl	8002170 <HAL_TIM_ConfigClockSource>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800072e:	f000 f8cf 	bl	80008d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000732:	4819      	ldr	r0, [pc, #100]	; (8000798 <MX_TIM3_Init+0xe8>)
 8000734:	f001 fb51 	bl	8001dda <HAL_TIM_PWM_Init>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800073e:	f000 f8c7 	bl	80008d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000742:	2300      	movs	r3, #0
 8000744:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000746:	2300      	movs	r3, #0
 8000748:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800074a:	f107 0320 	add.w	r3, r7, #32
 800074e:	4619      	mov	r1, r3
 8000750:	4811      	ldr	r0, [pc, #68]	; (8000798 <MX_TIM3_Init+0xe8>)
 8000752:	f002 f8ad 	bl	80028b0 <HAL_TIMEx_MasterConfigSynchronization>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800075c:	f000 f8b8 	bl	80008d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000760:	2360      	movs	r3, #96	; 0x60
 8000762:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2000;
 8000764:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000768:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800076a:	2300      	movs	r3, #0
 800076c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800076e:	2300      	movs	r3, #0
 8000770:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000772:	1d3b      	adds	r3, r7, #4
 8000774:	2204      	movs	r2, #4
 8000776:	4619      	mov	r1, r3
 8000778:	4807      	ldr	r0, [pc, #28]	; (8000798 <MX_TIM3_Init+0xe8>)
 800077a:	f001 fc37 	bl	8001fec <HAL_TIM_PWM_ConfigChannel>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000784:	f000 f8a4 	bl	80008d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000788:	4803      	ldr	r0, [pc, #12]	; (8000798 <MX_TIM3_Init+0xe8>)
 800078a:	f000 f981 	bl	8000a90 <HAL_TIM_MspPostInit>

}
 800078e:	bf00      	nop
 8000790:	3738      	adds	r7, #56	; 0x38
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	20000084 	.word	0x20000084
 800079c:	40000400 	.word	0x40000400

080007a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007a4:	4b11      	ldr	r3, [pc, #68]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007a6:	4a12      	ldr	r2, [pc, #72]	; (80007f0 <MX_USART2_UART_Init+0x50>)
 80007a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007aa:	4b10      	ldr	r3, [pc, #64]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007b2:	4b0e      	ldr	r3, [pc, #56]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007b8:	4b0c      	ldr	r3, [pc, #48]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007be:	4b0b      	ldr	r3, [pc, #44]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007c4:	4b09      	ldr	r3, [pc, #36]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007c6:	220c      	movs	r2, #12
 80007c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ca:	4b08      	ldr	r3, [pc, #32]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007d0:	4b06      	ldr	r3, [pc, #24]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007d6:	4805      	ldr	r0, [pc, #20]	; (80007ec <MX_USART2_UART_Init+0x4c>)
 80007d8:	f002 f8d8 	bl	800298c <HAL_UART_Init>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007e2:	f000 f875 	bl	80008d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007e6:	bf00      	nop
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	200000cc 	.word	0x200000cc
 80007f0:	40004400 	.word	0x40004400

080007f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b08a      	sub	sp, #40	; 0x28
 80007f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fa:	f107 0314 	add.w	r3, r7, #20
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	613b      	str	r3, [r7, #16]
 800080e:	4b2d      	ldr	r3, [pc, #180]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	4a2c      	ldr	r2, [pc, #176]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000814:	f043 0304 	orr.w	r3, r3, #4
 8000818:	6313      	str	r3, [r2, #48]	; 0x30
 800081a:	4b2a      	ldr	r3, [pc, #168]	; (80008c4 <MX_GPIO_Init+0xd0>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	f003 0304 	and.w	r3, r3, #4
 8000822:	613b      	str	r3, [r7, #16]
 8000824:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	60fb      	str	r3, [r7, #12]
 800082a:	4b26      	ldr	r3, [pc, #152]	; (80008c4 <MX_GPIO_Init+0xd0>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	4a25      	ldr	r2, [pc, #148]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000830:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000834:	6313      	str	r3, [r2, #48]	; 0x30
 8000836:	4b23      	ldr	r3, [pc, #140]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800083e:	60fb      	str	r3, [r7, #12]
 8000840:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60bb      	str	r3, [r7, #8]
 8000846:	4b1f      	ldr	r3, [pc, #124]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	4a1e      	ldr	r2, [pc, #120]	; (80008c4 <MX_GPIO_Init+0xd0>)
 800084c:	f043 0301 	orr.w	r3, r3, #1
 8000850:	6313      	str	r3, [r2, #48]	; 0x30
 8000852:	4b1c      	ldr	r3, [pc, #112]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	4b18      	ldr	r3, [pc, #96]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	4a17      	ldr	r2, [pc, #92]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000868:	f043 0302 	orr.w	r3, r3, #2
 800086c:	6313      	str	r3, [r2, #48]	; 0x30
 800086e:	4b15      	ldr	r3, [pc, #84]	; (80008c4 <MX_GPIO_Init+0xd0>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	f003 0302 	and.w	r3, r3, #2
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	2120      	movs	r1, #32
 800087e:	4812      	ldr	r0, [pc, #72]	; (80008c8 <MX_GPIO_Init+0xd4>)
 8000880:	f000 fdaa 	bl	80013d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000884:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000888:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800088a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800088e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000894:	f107 0314 	add.w	r3, r7, #20
 8000898:	4619      	mov	r1, r3
 800089a:	480c      	ldr	r0, [pc, #48]	; (80008cc <MX_GPIO_Init+0xd8>)
 800089c:	f000 fc00 	bl	80010a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008a0:	2320      	movs	r3, #32
 80008a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a4:	2301      	movs	r3, #1
 80008a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ac:	2300      	movs	r3, #0
 80008ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008b0:	f107 0314 	add.w	r3, r7, #20
 80008b4:	4619      	mov	r1, r3
 80008b6:	4804      	ldr	r0, [pc, #16]	; (80008c8 <MX_GPIO_Init+0xd4>)
 80008b8:	f000 fbf2 	bl	80010a0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008bc:	bf00      	nop
 80008be:	3728      	adds	r7, #40	; 0x28
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	40023800 	.word	0x40023800
 80008c8:	40020000 	.word	0x40020000
 80008cc:	40020800 	.word	0x40020800

080008d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008d4:	b672      	cpsid	i
}
 80008d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008d8:	e7fe      	b.n	80008d8 <Error_Handler+0x8>
	...

080008dc <__io_getchar>:
#include "main.h"
#include <stdio.h>

extern UART_HandleTypeDef huart2;

int __io_getchar(void) {
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
	char ch;
	while(HAL_UART_Receive(&huart2, &ch, 1, 10/*ms*/) != HAL_OK);
 80008e2:	bf00      	nop
 80008e4:	1df9      	adds	r1, r7, #7
 80008e6:	230a      	movs	r3, #10
 80008e8:	2201      	movs	r2, #1
 80008ea:	480d      	ldr	r0, [pc, #52]	; (8000920 <__io_getchar+0x44>)
 80008ec:	f002 f929 	bl	8002b42 <HAL_UART_Receive>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d1f6      	bne.n	80008e4 <__io_getchar+0x8>
	HAL_UART_Transmit(&huart2, &ch, 1, 10/*ms*/);	// Echo
 80008f6:	1df9      	adds	r1, r7, #7
 80008f8:	230a      	movs	r3, #10
 80008fa:	2201      	movs	r2, #1
 80008fc:	4808      	ldr	r0, [pc, #32]	; (8000920 <__io_getchar+0x44>)
 80008fe:	f002 f895 	bl	8002a2c <HAL_UART_Transmit>
	if(ch == '\r'/* Enter */)	HAL_UART_Transmit(&huart2, "\n", 1, 10/*ms*/);
 8000902:	79fb      	ldrb	r3, [r7, #7]
 8000904:	2b0d      	cmp	r3, #13
 8000906:	d105      	bne.n	8000914 <__io_getchar+0x38>
 8000908:	230a      	movs	r3, #10
 800090a:	2201      	movs	r2, #1
 800090c:	4905      	ldr	r1, [pc, #20]	; (8000924 <__io_getchar+0x48>)
 800090e:	4804      	ldr	r0, [pc, #16]	; (8000920 <__io_getchar+0x44>)
 8000910:	f002 f88c 	bl	8002a2c <HAL_UART_Transmit>
	return ch;
 8000914:	79fb      	ldrb	r3, [r7, #7]
}
 8000916:	4618      	mov	r0, r3
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	200000cc 	.word	0x200000cc
 8000924:	0800526c 	.word	0x0800526c

08000928 <__io_putchar>:
int __io_putchar(int ch) {
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, &ch, 1, 10/*ms*/);
 8000930:	1d39      	adds	r1, r7, #4
 8000932:	230a      	movs	r3, #10
 8000934:	2201      	movs	r2, #1
 8000936:	4804      	ldr	r0, [pc, #16]	; (8000948 <__io_putchar+0x20>)
 8000938:	f002 f878 	bl	8002a2c <HAL_UART_Transmit>
	return ch;
 800093c:	687b      	ldr	r3, [r7, #4]
}
 800093e:	4618      	mov	r0, r3
 8000940:	3708      	adds	r7, #8
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	200000cc 	.word	0x200000cc

0800094c <standby>:
void standby() {
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin))
 8000950:	bf00      	nop
 8000952:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000956:	4804      	ldr	r0, [pc, #16]	; (8000968 <standby+0x1c>)
 8000958:	f000 fd26 	bl	80013a8 <HAL_GPIO_ReadPin>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d1f7      	bne.n	8000952 <standby+0x6>
		;
}
 8000962:	bf00      	nop
 8000964:	bf00      	nop
 8000966:	bd80      	pop	{r7, pc}
 8000968:	40020800 	.word	0x40020800

0800096c <cls>:
void cls()				   // 화면 clear
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
	printf("\033[2J");
 8000970:	4802      	ldr	r0, [pc, #8]	; (800097c <cls+0x10>)
 8000972:	f002 fd6f 	bl	8003454 <iprintf>
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	08005270 	.word	0x08005270

08000980 <cursor>:
void cursor(int x, int y)  // 해당 위치로 커서 이동
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b088      	sub	sp, #32
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	6039      	str	r1, [r7, #0]
	char buf[20];
	sprintf(buf, "\033[%d;%dH", y, x);
 800098a:	f107 000c 	add.w	r0, r7, #12
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	683a      	ldr	r2, [r7, #0]
 8000992:	4906      	ldr	r1, [pc, #24]	; (80009ac <cursor+0x2c>)
 8000994:	f002 fe8c 	bl	80036b0 <siprintf>
	puts(buf);
 8000998:	f107 030c 	add.w	r3, r7, #12
 800099c:	4618      	mov	r0, r3
 800099e:	f002 fdbf 	bl	8003520 <puts>
}
 80009a2:	bf00      	nop
 80009a4:	3720      	adds	r7, #32
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	08005278 	.word	0x08005278

080009b0 <ProgramStart>:
void ProgramStart(char *str)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
//	printf("\033[2J\033[0;0H");
	cls();
 80009b8:	f7ff ffd8 	bl	800096c <cls>
	cursor(0,0);
 80009bc:	2100      	movs	r1, #0
 80009be:	2000      	movs	r0, #0
 80009c0:	f7ff ffde 	bl	8000980 <cursor>
	printf("program Name - %s\r\n", str);
 80009c4:	6879      	ldr	r1, [r7, #4]
 80009c6:	480a      	ldr	r0, [pc, #40]	; (80009f0 <ProgramStart+0x40>)
 80009c8:	f002 fd44 	bl	8003454 <iprintf>
	printf("Press Blue-button(B1) to Start...\r\n");
 80009cc:	4809      	ldr	r0, [pc, #36]	; (80009f4 <ProgramStart+0x44>)
 80009ce:	f002 fda7 	bl	8003520 <puts>
	standby();
 80009d2:	f7ff ffbb 	bl	800094c <standby>
	setvbuf(stdin, NULL, _IONBF, 0);
 80009d6:	4b08      	ldr	r3, [pc, #32]	; (80009f8 <ProgramStart+0x48>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	6858      	ldr	r0, [r3, #4]
 80009dc:	2300      	movs	r3, #0
 80009de:	2202      	movs	r2, #2
 80009e0:	2100      	movs	r1, #0
 80009e2:	f002 fdb7 	bl	8003554 <setvbuf>
}
 80009e6:	bf00      	nop
 80009e8:	3708      	adds	r7, #8
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	08005284 	.word	0x08005284
 80009f4:	08005298 	.word	0x08005298
 80009f8:	20000064 	.word	0x20000064

080009fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	607b      	str	r3, [r7, #4]
 8000a06:	4b10      	ldr	r3, [pc, #64]	; (8000a48 <HAL_MspInit+0x4c>)
 8000a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a0a:	4a0f      	ldr	r2, [pc, #60]	; (8000a48 <HAL_MspInit+0x4c>)
 8000a0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a10:	6453      	str	r3, [r2, #68]	; 0x44
 8000a12:	4b0d      	ldr	r3, [pc, #52]	; (8000a48 <HAL_MspInit+0x4c>)
 8000a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a1a:	607b      	str	r3, [r7, #4]
 8000a1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	603b      	str	r3, [r7, #0]
 8000a22:	4b09      	ldr	r3, [pc, #36]	; (8000a48 <HAL_MspInit+0x4c>)
 8000a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a26:	4a08      	ldr	r2, [pc, #32]	; (8000a48 <HAL_MspInit+0x4c>)
 8000a28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a2c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a2e:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <HAL_MspInit+0x4c>)
 8000a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a36:	603b      	str	r3, [r7, #0]
 8000a38:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a3a:	2007      	movs	r0, #7
 8000a3c:	f000 fafc 	bl	8001038 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a40:	bf00      	nop
 8000a42:	3708      	adds	r7, #8
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	40023800 	.word	0x40023800

08000a4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b085      	sub	sp, #20
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a0b      	ldr	r2, [pc, #44]	; (8000a88 <HAL_TIM_Base_MspInit+0x3c>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d10d      	bne.n	8000a7a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60fb      	str	r3, [r7, #12]
 8000a62:	4b0a      	ldr	r3, [pc, #40]	; (8000a8c <HAL_TIM_Base_MspInit+0x40>)
 8000a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a66:	4a09      	ldr	r2, [pc, #36]	; (8000a8c <HAL_TIM_Base_MspInit+0x40>)
 8000a68:	f043 0302 	orr.w	r3, r3, #2
 8000a6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a6e:	4b07      	ldr	r3, [pc, #28]	; (8000a8c <HAL_TIM_Base_MspInit+0x40>)
 8000a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a72:	f003 0302 	and.w	r3, r3, #2
 8000a76:	60fb      	str	r3, [r7, #12]
 8000a78:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000a7a:	bf00      	nop
 8000a7c:	3714      	adds	r7, #20
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	40000400 	.word	0x40000400
 8000a8c:	40023800 	.word	0x40023800

08000a90 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b088      	sub	sp, #32
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a98:	f107 030c 	add.w	r3, r7, #12
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	60da      	str	r2, [r3, #12]
 8000aa6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a12      	ldr	r2, [pc, #72]	; (8000af8 <HAL_TIM_MspPostInit+0x68>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d11d      	bne.n	8000aee <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	60bb      	str	r3, [r7, #8]
 8000ab6:	4b11      	ldr	r3, [pc, #68]	; (8000afc <HAL_TIM_MspPostInit+0x6c>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	4a10      	ldr	r2, [pc, #64]	; (8000afc <HAL_TIM_MspPostInit+0x6c>)
 8000abc:	f043 0304 	orr.w	r3, r3, #4
 8000ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	; (8000afc <HAL_TIM_MspPostInit+0x6c>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac6:	f003 0304 	and.w	r3, r3, #4
 8000aca:	60bb      	str	r3, [r7, #8]
 8000acc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Servo_Pin;
 8000ace:	2380      	movs	r3, #128	; 0x80
 8000ad0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ada:	2300      	movs	r3, #0
 8000adc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Servo_GPIO_Port, &GPIO_InitStruct);
 8000ae2:	f107 030c 	add.w	r3, r7, #12
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	4805      	ldr	r0, [pc, #20]	; (8000b00 <HAL_TIM_MspPostInit+0x70>)
 8000aea:	f000 fad9 	bl	80010a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000aee:	bf00      	nop
 8000af0:	3720      	adds	r7, #32
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	40000400 	.word	0x40000400
 8000afc:	40023800 	.word	0x40023800
 8000b00:	40020800 	.word	0x40020800

08000b04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b08a      	sub	sp, #40	; 0x28
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b0c:	f107 0314 	add.w	r3, r7, #20
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	605a      	str	r2, [r3, #4]
 8000b16:	609a      	str	r2, [r3, #8]
 8000b18:	60da      	str	r2, [r3, #12]
 8000b1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a19      	ldr	r2, [pc, #100]	; (8000b88 <HAL_UART_MspInit+0x84>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d12b      	bne.n	8000b7e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b26:	2300      	movs	r3, #0
 8000b28:	613b      	str	r3, [r7, #16]
 8000b2a:	4b18      	ldr	r3, [pc, #96]	; (8000b8c <HAL_UART_MspInit+0x88>)
 8000b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2e:	4a17      	ldr	r2, [pc, #92]	; (8000b8c <HAL_UART_MspInit+0x88>)
 8000b30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b34:	6413      	str	r3, [r2, #64]	; 0x40
 8000b36:	4b15      	ldr	r3, [pc, #84]	; (8000b8c <HAL_UART_MspInit+0x88>)
 8000b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b3e:	613b      	str	r3, [r7, #16]
 8000b40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b42:	2300      	movs	r3, #0
 8000b44:	60fb      	str	r3, [r7, #12]
 8000b46:	4b11      	ldr	r3, [pc, #68]	; (8000b8c <HAL_UART_MspInit+0x88>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4a:	4a10      	ldr	r2, [pc, #64]	; (8000b8c <HAL_UART_MspInit+0x88>)
 8000b4c:	f043 0301 	orr.w	r3, r3, #1
 8000b50:	6313      	str	r3, [r2, #48]	; 0x30
 8000b52:	4b0e      	ldr	r3, [pc, #56]	; (8000b8c <HAL_UART_MspInit+0x88>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b56:	f003 0301 	and.w	r3, r3, #1
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b5e:	230c      	movs	r3, #12
 8000b60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b62:	2302      	movs	r3, #2
 8000b64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b6a:	2303      	movs	r3, #3
 8000b6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b6e:	2307      	movs	r3, #7
 8000b70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b72:	f107 0314 	add.w	r3, r7, #20
 8000b76:	4619      	mov	r1, r3
 8000b78:	4805      	ldr	r0, [pc, #20]	; (8000b90 <HAL_UART_MspInit+0x8c>)
 8000b7a:	f000 fa91 	bl	80010a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b7e:	bf00      	nop
 8000b80:	3728      	adds	r7, #40	; 0x28
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40004400 	.word	0x40004400
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	40020000 	.word	0x40020000

08000b94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b98:	e7fe      	b.n	8000b98 <NMI_Handler+0x4>

08000b9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b9a:	b480      	push	{r7}
 8000b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b9e:	e7fe      	b.n	8000b9e <HardFault_Handler+0x4>

08000ba0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba4:	e7fe      	b.n	8000ba4 <MemManage_Handler+0x4>

08000ba6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000baa:	e7fe      	b.n	8000baa <BusFault_Handler+0x4>

08000bac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb0:	e7fe      	b.n	8000bb0 <UsageFault_Handler+0x4>

08000bb2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bb6:	bf00      	nop
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr

08000bce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bce:	b480      	push	{r7}
 8000bd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr

08000bdc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be0:	f000 f934 	bl	8000e4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000be4:	bf00      	nop
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b086      	sub	sp, #24
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	60f8      	str	r0, [r7, #12]
 8000bf0:	60b9      	str	r1, [r7, #8]
 8000bf2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	617b      	str	r3, [r7, #20]
 8000bf8:	e00a      	b.n	8000c10 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bfa:	f7ff fe6f 	bl	80008dc <__io_getchar>
 8000bfe:	4601      	mov	r1, r0
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	1c5a      	adds	r2, r3, #1
 8000c04:	60ba      	str	r2, [r7, #8]
 8000c06:	b2ca      	uxtb	r2, r1
 8000c08:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	617b      	str	r3, [r7, #20]
 8000c10:	697a      	ldr	r2, [r7, #20]
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	429a      	cmp	r2, r3
 8000c16:	dbf0      	blt.n	8000bfa <_read+0x12>
  }

  return len;
 8000c18:	687b      	ldr	r3, [r7, #4]
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	3718      	adds	r7, #24
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b086      	sub	sp, #24
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	60f8      	str	r0, [r7, #12]
 8000c2a:	60b9      	str	r1, [r7, #8]
 8000c2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c2e:	2300      	movs	r3, #0
 8000c30:	617b      	str	r3, [r7, #20]
 8000c32:	e009      	b.n	8000c48 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	1c5a      	adds	r2, r3, #1
 8000c38:	60ba      	str	r2, [r7, #8]
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f7ff fe73 	bl	8000928 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	3301      	adds	r3, #1
 8000c46:	617b      	str	r3, [r7, #20]
 8000c48:	697a      	ldr	r2, [r7, #20]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	429a      	cmp	r2, r3
 8000c4e:	dbf1      	blt.n	8000c34 <_write+0x12>
  }
  return len;
 8000c50:	687b      	ldr	r3, [r7, #4]
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	3718      	adds	r7, #24
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}

08000c5a <_close>:

int _close(int file)
{
 8000c5a:	b480      	push	{r7}
 8000c5c:	b083      	sub	sp, #12
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	370c      	adds	r7, #12
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr

08000c72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c72:	b480      	push	{r7}
 8000c74:	b083      	sub	sp, #12
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	6078      	str	r0, [r7, #4]
 8000c7a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c82:	605a      	str	r2, [r3, #4]
  return 0;
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	370c      	adds	r7, #12
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr

08000c92 <_isatty>:

int _isatty(int file)
{
 8000c92:	b480      	push	{r7}
 8000c94:	b083      	sub	sp, #12
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c9a:	2301      	movs	r3, #1
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr

08000ca8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b085      	sub	sp, #20
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	60f8      	str	r0, [r7, #12]
 8000cb0:	60b9      	str	r1, [r7, #8]
 8000cb2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cb4:	2300      	movs	r3, #0
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3714      	adds	r7, #20
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
	...

08000cc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b086      	sub	sp, #24
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ccc:	4a14      	ldr	r2, [pc, #80]	; (8000d20 <_sbrk+0x5c>)
 8000cce:	4b15      	ldr	r3, [pc, #84]	; (8000d24 <_sbrk+0x60>)
 8000cd0:	1ad3      	subs	r3, r2, r3
 8000cd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cd8:	4b13      	ldr	r3, [pc, #76]	; (8000d28 <_sbrk+0x64>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d102      	bne.n	8000ce6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ce0:	4b11      	ldr	r3, [pc, #68]	; (8000d28 <_sbrk+0x64>)
 8000ce2:	4a12      	ldr	r2, [pc, #72]	; (8000d2c <_sbrk+0x68>)
 8000ce4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ce6:	4b10      	ldr	r3, [pc, #64]	; (8000d28 <_sbrk+0x64>)
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	4413      	add	r3, r2
 8000cee:	693a      	ldr	r2, [r7, #16]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	d207      	bcs.n	8000d04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cf4:	f002 fe22 	bl	800393c <__errno>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	220c      	movs	r2, #12
 8000cfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000d02:	e009      	b.n	8000d18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d04:	4b08      	ldr	r3, [pc, #32]	; (8000d28 <_sbrk+0x64>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d0a:	4b07      	ldr	r3, [pc, #28]	; (8000d28 <_sbrk+0x64>)
 8000d0c:	681a      	ldr	r2, [r3, #0]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	4413      	add	r3, r2
 8000d12:	4a05      	ldr	r2, [pc, #20]	; (8000d28 <_sbrk+0x64>)
 8000d14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d16:	68fb      	ldr	r3, [r7, #12]
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	3718      	adds	r7, #24
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	20020000 	.word	0x20020000
 8000d24:	00000400 	.word	0x00000400
 8000d28:	20000114 	.word	0x20000114
 8000d2c:	20000268 	.word	0x20000268

08000d30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d34:	4b06      	ldr	r3, [pc, #24]	; (8000d50 <SystemInit+0x20>)
 8000d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d3a:	4a05      	ldr	r2, [pc, #20]	; (8000d50 <SystemInit+0x20>)
 8000d3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d44:	bf00      	nop
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d8c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d58:	f7ff ffea 	bl	8000d30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d5c:	480c      	ldr	r0, [pc, #48]	; (8000d90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d5e:	490d      	ldr	r1, [pc, #52]	; (8000d94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d60:	4a0d      	ldr	r2, [pc, #52]	; (8000d98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d64:	e002      	b.n	8000d6c <LoopCopyDataInit>

08000d66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d6a:	3304      	adds	r3, #4

08000d6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d70:	d3f9      	bcc.n	8000d66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d72:	4a0a      	ldr	r2, [pc, #40]	; (8000d9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d74:	4c0a      	ldr	r4, [pc, #40]	; (8000da0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d78:	e001      	b.n	8000d7e <LoopFillZerobss>

08000d7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d7c:	3204      	adds	r2, #4

08000d7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d80:	d3fb      	bcc.n	8000d7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d82:	f002 fde1 	bl	8003948 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d86:	f7ff fbf9 	bl	800057c <main>
  bx  lr    
 8000d8a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d8c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d94:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d98:	08005440 	.word	0x08005440
  ldr r2, =_sbss
 8000d9c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000da0:	20000268 	.word	0x20000268

08000da4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000da4:	e7fe      	b.n	8000da4 <ADC_IRQHandler>
	...

08000da8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dac:	4b0e      	ldr	r3, [pc, #56]	; (8000de8 <HAL_Init+0x40>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a0d      	ldr	r2, [pc, #52]	; (8000de8 <HAL_Init+0x40>)
 8000db2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000db6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000db8:	4b0b      	ldr	r3, [pc, #44]	; (8000de8 <HAL_Init+0x40>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a0a      	ldr	r2, [pc, #40]	; (8000de8 <HAL_Init+0x40>)
 8000dbe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dc2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dc4:	4b08      	ldr	r3, [pc, #32]	; (8000de8 <HAL_Init+0x40>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a07      	ldr	r2, [pc, #28]	; (8000de8 <HAL_Init+0x40>)
 8000dca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dd0:	2003      	movs	r0, #3
 8000dd2:	f000 f931 	bl	8001038 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dd6:	2000      	movs	r0, #0
 8000dd8:	f000 f808 	bl	8000dec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ddc:	f7ff fe0e 	bl	80009fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000de0:	2300      	movs	r3, #0
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	40023c00 	.word	0x40023c00

08000dec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000df4:	4b12      	ldr	r3, [pc, #72]	; (8000e40 <HAL_InitTick+0x54>)
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	4b12      	ldr	r3, [pc, #72]	; (8000e44 <HAL_InitTick+0x58>)
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e02:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f000 f93b 	bl	8001086 <HAL_SYSTICK_Config>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e16:	2301      	movs	r3, #1
 8000e18:	e00e      	b.n	8000e38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2b0f      	cmp	r3, #15
 8000e1e:	d80a      	bhi.n	8000e36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e20:	2200      	movs	r2, #0
 8000e22:	6879      	ldr	r1, [r7, #4]
 8000e24:	f04f 30ff 	mov.w	r0, #4294967295
 8000e28:	f000 f911 	bl	800104e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e2c:	4a06      	ldr	r2, [pc, #24]	; (8000e48 <HAL_InitTick+0x5c>)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e32:	2300      	movs	r3, #0
 8000e34:	e000      	b.n	8000e38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e36:	2301      	movs	r3, #1
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	3708      	adds	r7, #8
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	20000000 	.word	0x20000000
 8000e44:	20000008 	.word	0x20000008
 8000e48:	20000004 	.word	0x20000004

08000e4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e50:	4b06      	ldr	r3, [pc, #24]	; (8000e6c <HAL_IncTick+0x20>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	461a      	mov	r2, r3
 8000e56:	4b06      	ldr	r3, [pc, #24]	; (8000e70 <HAL_IncTick+0x24>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	4a04      	ldr	r2, [pc, #16]	; (8000e70 <HAL_IncTick+0x24>)
 8000e5e:	6013      	str	r3, [r2, #0]
}
 8000e60:	bf00      	nop
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	20000008 	.word	0x20000008
 8000e70:	20000118 	.word	0x20000118

08000e74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  return uwTick;
 8000e78:	4b03      	ldr	r3, [pc, #12]	; (8000e88 <HAL_GetTick+0x14>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	20000118 	.word	0x20000118

08000e8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e94:	f7ff ffee 	bl	8000e74 <HAL_GetTick>
 8000e98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ea4:	d005      	beq.n	8000eb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ea6:	4b0a      	ldr	r3, [pc, #40]	; (8000ed0 <HAL_Delay+0x44>)
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	461a      	mov	r2, r3
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	4413      	add	r3, r2
 8000eb0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000eb2:	bf00      	nop
 8000eb4:	f7ff ffde 	bl	8000e74 <HAL_GetTick>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	68fa      	ldr	r2, [r7, #12]
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	d8f7      	bhi.n	8000eb4 <HAL_Delay+0x28>
  {
  }
}
 8000ec4:	bf00      	nop
 8000ec6:	bf00      	nop
 8000ec8:	3710      	adds	r7, #16
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	20000008 	.word	0x20000008

08000ed4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	f003 0307 	and.w	r3, r3, #7
 8000ee2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ee4:	4b0c      	ldr	r3, [pc, #48]	; (8000f18 <__NVIC_SetPriorityGrouping+0x44>)
 8000ee6:	68db      	ldr	r3, [r3, #12]
 8000ee8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eea:	68ba      	ldr	r2, [r7, #8]
 8000eec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000efc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f06:	4a04      	ldr	r2, [pc, #16]	; (8000f18 <__NVIC_SetPriorityGrouping+0x44>)
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	60d3      	str	r3, [r2, #12]
}
 8000f0c:	bf00      	nop
 8000f0e:	3714      	adds	r7, #20
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr
 8000f18:	e000ed00 	.word	0xe000ed00

08000f1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f20:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <__NVIC_GetPriorityGrouping+0x18>)
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	0a1b      	lsrs	r3, r3, #8
 8000f26:	f003 0307 	and.w	r3, r3, #7
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	e000ed00 	.word	0xe000ed00

08000f38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	6039      	str	r1, [r7, #0]
 8000f42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	db0a      	blt.n	8000f62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	b2da      	uxtb	r2, r3
 8000f50:	490c      	ldr	r1, [pc, #48]	; (8000f84 <__NVIC_SetPriority+0x4c>)
 8000f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f56:	0112      	lsls	r2, r2, #4
 8000f58:	b2d2      	uxtb	r2, r2
 8000f5a:	440b      	add	r3, r1
 8000f5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f60:	e00a      	b.n	8000f78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	b2da      	uxtb	r2, r3
 8000f66:	4908      	ldr	r1, [pc, #32]	; (8000f88 <__NVIC_SetPriority+0x50>)
 8000f68:	79fb      	ldrb	r3, [r7, #7]
 8000f6a:	f003 030f 	and.w	r3, r3, #15
 8000f6e:	3b04      	subs	r3, #4
 8000f70:	0112      	lsls	r2, r2, #4
 8000f72:	b2d2      	uxtb	r2, r2
 8000f74:	440b      	add	r3, r1
 8000f76:	761a      	strb	r2, [r3, #24]
}
 8000f78:	bf00      	nop
 8000f7a:	370c      	adds	r7, #12
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr
 8000f84:	e000e100 	.word	0xe000e100
 8000f88:	e000ed00 	.word	0xe000ed00

08000f8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b089      	sub	sp, #36	; 0x24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	f003 0307 	and.w	r3, r3, #7
 8000f9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fa0:	69fb      	ldr	r3, [r7, #28]
 8000fa2:	f1c3 0307 	rsb	r3, r3, #7
 8000fa6:	2b04      	cmp	r3, #4
 8000fa8:	bf28      	it	cs
 8000faa:	2304      	movcs	r3, #4
 8000fac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	3304      	adds	r3, #4
 8000fb2:	2b06      	cmp	r3, #6
 8000fb4:	d902      	bls.n	8000fbc <NVIC_EncodePriority+0x30>
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	3b03      	subs	r3, #3
 8000fba:	e000      	b.n	8000fbe <NVIC_EncodePriority+0x32>
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fc4:	69bb      	ldr	r3, [r7, #24]
 8000fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fca:	43da      	mvns	r2, r3
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	401a      	ands	r2, r3
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fd4:	f04f 31ff 	mov.w	r1, #4294967295
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	fa01 f303 	lsl.w	r3, r1, r3
 8000fde:	43d9      	mvns	r1, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe4:	4313      	orrs	r3, r2
         );
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3724      	adds	r7, #36	; 0x24
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
	...

08000ff4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	3b01      	subs	r3, #1
 8001000:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001004:	d301      	bcc.n	800100a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001006:	2301      	movs	r3, #1
 8001008:	e00f      	b.n	800102a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800100a:	4a0a      	ldr	r2, [pc, #40]	; (8001034 <SysTick_Config+0x40>)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3b01      	subs	r3, #1
 8001010:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001012:	210f      	movs	r1, #15
 8001014:	f04f 30ff 	mov.w	r0, #4294967295
 8001018:	f7ff ff8e 	bl	8000f38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800101c:	4b05      	ldr	r3, [pc, #20]	; (8001034 <SysTick_Config+0x40>)
 800101e:	2200      	movs	r2, #0
 8001020:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001022:	4b04      	ldr	r3, [pc, #16]	; (8001034 <SysTick_Config+0x40>)
 8001024:	2207      	movs	r2, #7
 8001026:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001028:	2300      	movs	r3, #0
}
 800102a:	4618      	mov	r0, r3
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	e000e010 	.word	0xe000e010

08001038 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f7ff ff47 	bl	8000ed4 <__NVIC_SetPriorityGrouping>
}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800104e:	b580      	push	{r7, lr}
 8001050:	b086      	sub	sp, #24
 8001052:	af00      	add	r7, sp, #0
 8001054:	4603      	mov	r3, r0
 8001056:	60b9      	str	r1, [r7, #8]
 8001058:	607a      	str	r2, [r7, #4]
 800105a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800105c:	2300      	movs	r3, #0
 800105e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001060:	f7ff ff5c 	bl	8000f1c <__NVIC_GetPriorityGrouping>
 8001064:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	68b9      	ldr	r1, [r7, #8]
 800106a:	6978      	ldr	r0, [r7, #20]
 800106c:	f7ff ff8e 	bl	8000f8c <NVIC_EncodePriority>
 8001070:	4602      	mov	r2, r0
 8001072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001076:	4611      	mov	r1, r2
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff ff5d 	bl	8000f38 <__NVIC_SetPriority>
}
 800107e:	bf00      	nop
 8001080:	3718      	adds	r7, #24
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}

08001086 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b082      	sub	sp, #8
 800108a:	af00      	add	r7, sp, #0
 800108c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f7ff ffb0 	bl	8000ff4 <SysTick_Config>
 8001094:	4603      	mov	r3, r0
}
 8001096:	4618      	mov	r0, r3
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b089      	sub	sp, #36	; 0x24
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010aa:	2300      	movs	r3, #0
 80010ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010ae:	2300      	movs	r3, #0
 80010b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010b2:	2300      	movs	r3, #0
 80010b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010b6:	2300      	movs	r3, #0
 80010b8:	61fb      	str	r3, [r7, #28]
 80010ba:	e159      	b.n	8001370 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010bc:	2201      	movs	r2, #1
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	697a      	ldr	r2, [r7, #20]
 80010cc:	4013      	ands	r3, r2
 80010ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	f040 8148 	bne.w	800136a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	f003 0303 	and.w	r3, r3, #3
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	d005      	beq.n	80010f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	d130      	bne.n	8001154 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	689b      	ldr	r3, [r3, #8]
 80010f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	2203      	movs	r2, #3
 80010fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001102:	43db      	mvns	r3, r3
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	4013      	ands	r3, r2
 8001108:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	68da      	ldr	r2, [r3, #12]
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	4313      	orrs	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001128:	2201      	movs	r2, #1
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	43db      	mvns	r3, r3
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	4013      	ands	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	091b      	lsrs	r3, r3, #4
 800113e:	f003 0201 	and.w	r2, r3, #1
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	fa02 f303 	lsl.w	r3, r2, r3
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	4313      	orrs	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f003 0303 	and.w	r3, r3, #3
 800115c:	2b03      	cmp	r3, #3
 800115e:	d017      	beq.n	8001190 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	68db      	ldr	r3, [r3, #12]
 8001164:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	2203      	movs	r2, #3
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	43db      	mvns	r3, r3
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	4013      	ands	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	689a      	ldr	r2, [r3, #8]
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	005b      	lsls	r3, r3, #1
 8001180:	fa02 f303 	lsl.w	r3, r2, r3
 8001184:	69ba      	ldr	r2, [r7, #24]
 8001186:	4313      	orrs	r3, r2
 8001188:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	f003 0303 	and.w	r3, r3, #3
 8001198:	2b02      	cmp	r3, #2
 800119a:	d123      	bne.n	80011e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	08da      	lsrs	r2, r3, #3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	3208      	adds	r2, #8
 80011a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	f003 0307 	and.w	r3, r3, #7
 80011b0:	009b      	lsls	r3, r3, #2
 80011b2:	220f      	movs	r2, #15
 80011b4:	fa02 f303 	lsl.w	r3, r2, r3
 80011b8:	43db      	mvns	r3, r3
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	4013      	ands	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	691a      	ldr	r2, [r3, #16]
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	f003 0307 	and.w	r3, r3, #7
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	fa02 f303 	lsl.w	r3, r2, r3
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	08da      	lsrs	r2, r3, #3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3208      	adds	r2, #8
 80011de:	69b9      	ldr	r1, [r7, #24]
 80011e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	2203      	movs	r2, #3
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	43db      	mvns	r3, r3
 80011f6:	69ba      	ldr	r2, [r7, #24]
 80011f8:	4013      	ands	r3, r2
 80011fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	f003 0203 	and.w	r2, r3, #3
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	005b      	lsls	r3, r3, #1
 8001208:	fa02 f303 	lsl.w	r3, r2, r3
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	4313      	orrs	r3, r2
 8001210:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	69ba      	ldr	r2, [r7, #24]
 8001216:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001220:	2b00      	cmp	r3, #0
 8001222:	f000 80a2 	beq.w	800136a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	60fb      	str	r3, [r7, #12]
 800122a:	4b57      	ldr	r3, [pc, #348]	; (8001388 <HAL_GPIO_Init+0x2e8>)
 800122c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800122e:	4a56      	ldr	r2, [pc, #344]	; (8001388 <HAL_GPIO_Init+0x2e8>)
 8001230:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001234:	6453      	str	r3, [r2, #68]	; 0x44
 8001236:	4b54      	ldr	r3, [pc, #336]	; (8001388 <HAL_GPIO_Init+0x2e8>)
 8001238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001242:	4a52      	ldr	r2, [pc, #328]	; (800138c <HAL_GPIO_Init+0x2ec>)
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	089b      	lsrs	r3, r3, #2
 8001248:	3302      	adds	r3, #2
 800124a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800124e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001250:	69fb      	ldr	r3, [r7, #28]
 8001252:	f003 0303 	and.w	r3, r3, #3
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	220f      	movs	r2, #15
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	43db      	mvns	r3, r3
 8001260:	69ba      	ldr	r2, [r7, #24]
 8001262:	4013      	ands	r3, r2
 8001264:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a49      	ldr	r2, [pc, #292]	; (8001390 <HAL_GPIO_Init+0x2f0>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d019      	beq.n	80012a2 <HAL_GPIO_Init+0x202>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a48      	ldr	r2, [pc, #288]	; (8001394 <HAL_GPIO_Init+0x2f4>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d013      	beq.n	800129e <HAL_GPIO_Init+0x1fe>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a47      	ldr	r2, [pc, #284]	; (8001398 <HAL_GPIO_Init+0x2f8>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d00d      	beq.n	800129a <HAL_GPIO_Init+0x1fa>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a46      	ldr	r2, [pc, #280]	; (800139c <HAL_GPIO_Init+0x2fc>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d007      	beq.n	8001296 <HAL_GPIO_Init+0x1f6>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a45      	ldr	r2, [pc, #276]	; (80013a0 <HAL_GPIO_Init+0x300>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d101      	bne.n	8001292 <HAL_GPIO_Init+0x1f2>
 800128e:	2304      	movs	r3, #4
 8001290:	e008      	b.n	80012a4 <HAL_GPIO_Init+0x204>
 8001292:	2307      	movs	r3, #7
 8001294:	e006      	b.n	80012a4 <HAL_GPIO_Init+0x204>
 8001296:	2303      	movs	r3, #3
 8001298:	e004      	b.n	80012a4 <HAL_GPIO_Init+0x204>
 800129a:	2302      	movs	r3, #2
 800129c:	e002      	b.n	80012a4 <HAL_GPIO_Init+0x204>
 800129e:	2301      	movs	r3, #1
 80012a0:	e000      	b.n	80012a4 <HAL_GPIO_Init+0x204>
 80012a2:	2300      	movs	r3, #0
 80012a4:	69fa      	ldr	r2, [r7, #28]
 80012a6:	f002 0203 	and.w	r2, r2, #3
 80012aa:	0092      	lsls	r2, r2, #2
 80012ac:	4093      	lsls	r3, r2
 80012ae:	69ba      	ldr	r2, [r7, #24]
 80012b0:	4313      	orrs	r3, r2
 80012b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012b4:	4935      	ldr	r1, [pc, #212]	; (800138c <HAL_GPIO_Init+0x2ec>)
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	089b      	lsrs	r3, r3, #2
 80012ba:	3302      	adds	r3, #2
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012c2:	4b38      	ldr	r3, [pc, #224]	; (80013a4 <HAL_GPIO_Init+0x304>)
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	43db      	mvns	r3, r3
 80012cc:	69ba      	ldr	r2, [r7, #24]
 80012ce:	4013      	ands	r3, r2
 80012d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d003      	beq.n	80012e6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80012de:	69ba      	ldr	r2, [r7, #24]
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	4313      	orrs	r3, r2
 80012e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012e6:	4a2f      	ldr	r2, [pc, #188]	; (80013a4 <HAL_GPIO_Init+0x304>)
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012ec:	4b2d      	ldr	r3, [pc, #180]	; (80013a4 <HAL_GPIO_Init+0x304>)
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	43db      	mvns	r3, r3
 80012f6:	69ba      	ldr	r2, [r7, #24]
 80012f8:	4013      	ands	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001304:	2b00      	cmp	r3, #0
 8001306:	d003      	beq.n	8001310 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001308:	69ba      	ldr	r2, [r7, #24]
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	4313      	orrs	r3, r2
 800130e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001310:	4a24      	ldr	r2, [pc, #144]	; (80013a4 <HAL_GPIO_Init+0x304>)
 8001312:	69bb      	ldr	r3, [r7, #24]
 8001314:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001316:	4b23      	ldr	r3, [pc, #140]	; (80013a4 <HAL_GPIO_Init+0x304>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	43db      	mvns	r3, r3
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	4013      	ands	r3, r2
 8001324:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d003      	beq.n	800133a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001332:	69ba      	ldr	r2, [r7, #24]
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	4313      	orrs	r3, r2
 8001338:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800133a:	4a1a      	ldr	r2, [pc, #104]	; (80013a4 <HAL_GPIO_Init+0x304>)
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001340:	4b18      	ldr	r3, [pc, #96]	; (80013a4 <HAL_GPIO_Init+0x304>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	43db      	mvns	r3, r3
 800134a:	69ba      	ldr	r2, [r7, #24]
 800134c:	4013      	ands	r3, r2
 800134e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001358:	2b00      	cmp	r3, #0
 800135a:	d003      	beq.n	8001364 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800135c:	69ba      	ldr	r2, [r7, #24]
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	4313      	orrs	r3, r2
 8001362:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001364:	4a0f      	ldr	r2, [pc, #60]	; (80013a4 <HAL_GPIO_Init+0x304>)
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800136a:	69fb      	ldr	r3, [r7, #28]
 800136c:	3301      	adds	r3, #1
 800136e:	61fb      	str	r3, [r7, #28]
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	2b0f      	cmp	r3, #15
 8001374:	f67f aea2 	bls.w	80010bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001378:	bf00      	nop
 800137a:	bf00      	nop
 800137c:	3724      	adds	r7, #36	; 0x24
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	40023800 	.word	0x40023800
 800138c:	40013800 	.word	0x40013800
 8001390:	40020000 	.word	0x40020000
 8001394:	40020400 	.word	0x40020400
 8001398:	40020800 	.word	0x40020800
 800139c:	40020c00 	.word	0x40020c00
 80013a0:	40021000 	.word	0x40021000
 80013a4:	40013c00 	.word	0x40013c00

080013a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	460b      	mov	r3, r1
 80013b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	691a      	ldr	r2, [r3, #16]
 80013b8:	887b      	ldrh	r3, [r7, #2]
 80013ba:	4013      	ands	r3, r2
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d002      	beq.n	80013c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80013c0:	2301      	movs	r3, #1
 80013c2:	73fb      	strb	r3, [r7, #15]
 80013c4:	e001      	b.n	80013ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80013c6:	2300      	movs	r3, #0
 80013c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3714      	adds	r7, #20
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr

080013d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	460b      	mov	r3, r1
 80013e2:	807b      	strh	r3, [r7, #2]
 80013e4:	4613      	mov	r3, r2
 80013e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013e8:	787b      	ldrb	r3, [r7, #1]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d003      	beq.n	80013f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013ee:	887a      	ldrh	r2, [r7, #2]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013f4:	e003      	b.n	80013fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013f6:	887b      	ldrh	r3, [r7, #2]
 80013f8:	041a      	lsls	r2, r3, #16
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	619a      	str	r2, [r3, #24]
}
 80013fe:	bf00      	nop
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
	...

0800140c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d101      	bne.n	800141e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e267      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 0301 	and.w	r3, r3, #1
 8001426:	2b00      	cmp	r3, #0
 8001428:	d075      	beq.n	8001516 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800142a:	4b88      	ldr	r3, [pc, #544]	; (800164c <HAL_RCC_OscConfig+0x240>)
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	f003 030c 	and.w	r3, r3, #12
 8001432:	2b04      	cmp	r3, #4
 8001434:	d00c      	beq.n	8001450 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001436:	4b85      	ldr	r3, [pc, #532]	; (800164c <HAL_RCC_OscConfig+0x240>)
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800143e:	2b08      	cmp	r3, #8
 8001440:	d112      	bne.n	8001468 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001442:	4b82      	ldr	r3, [pc, #520]	; (800164c <HAL_RCC_OscConfig+0x240>)
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800144a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800144e:	d10b      	bne.n	8001468 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001450:	4b7e      	ldr	r3, [pc, #504]	; (800164c <HAL_RCC_OscConfig+0x240>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001458:	2b00      	cmp	r3, #0
 800145a:	d05b      	beq.n	8001514 <HAL_RCC_OscConfig+0x108>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d157      	bne.n	8001514 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001464:	2301      	movs	r3, #1
 8001466:	e242      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001470:	d106      	bne.n	8001480 <HAL_RCC_OscConfig+0x74>
 8001472:	4b76      	ldr	r3, [pc, #472]	; (800164c <HAL_RCC_OscConfig+0x240>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a75      	ldr	r2, [pc, #468]	; (800164c <HAL_RCC_OscConfig+0x240>)
 8001478:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800147c:	6013      	str	r3, [r2, #0]
 800147e:	e01d      	b.n	80014bc <HAL_RCC_OscConfig+0xb0>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001488:	d10c      	bne.n	80014a4 <HAL_RCC_OscConfig+0x98>
 800148a:	4b70      	ldr	r3, [pc, #448]	; (800164c <HAL_RCC_OscConfig+0x240>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a6f      	ldr	r2, [pc, #444]	; (800164c <HAL_RCC_OscConfig+0x240>)
 8001490:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001494:	6013      	str	r3, [r2, #0]
 8001496:	4b6d      	ldr	r3, [pc, #436]	; (800164c <HAL_RCC_OscConfig+0x240>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4a6c      	ldr	r2, [pc, #432]	; (800164c <HAL_RCC_OscConfig+0x240>)
 800149c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014a0:	6013      	str	r3, [r2, #0]
 80014a2:	e00b      	b.n	80014bc <HAL_RCC_OscConfig+0xb0>
 80014a4:	4b69      	ldr	r3, [pc, #420]	; (800164c <HAL_RCC_OscConfig+0x240>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a68      	ldr	r2, [pc, #416]	; (800164c <HAL_RCC_OscConfig+0x240>)
 80014aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014ae:	6013      	str	r3, [r2, #0]
 80014b0:	4b66      	ldr	r3, [pc, #408]	; (800164c <HAL_RCC_OscConfig+0x240>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a65      	ldr	r2, [pc, #404]	; (800164c <HAL_RCC_OscConfig+0x240>)
 80014b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d013      	beq.n	80014ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c4:	f7ff fcd6 	bl	8000e74 <HAL_GetTick>
 80014c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ca:	e008      	b.n	80014de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014cc:	f7ff fcd2 	bl	8000e74 <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	2b64      	cmp	r3, #100	; 0x64
 80014d8:	d901      	bls.n	80014de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80014da:	2303      	movs	r3, #3
 80014dc:	e207      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014de:	4b5b      	ldr	r3, [pc, #364]	; (800164c <HAL_RCC_OscConfig+0x240>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d0f0      	beq.n	80014cc <HAL_RCC_OscConfig+0xc0>
 80014ea:	e014      	b.n	8001516 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ec:	f7ff fcc2 	bl	8000e74 <HAL_GetTick>
 80014f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014f2:	e008      	b.n	8001506 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014f4:	f7ff fcbe 	bl	8000e74 <HAL_GetTick>
 80014f8:	4602      	mov	r2, r0
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	2b64      	cmp	r3, #100	; 0x64
 8001500:	d901      	bls.n	8001506 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001502:	2303      	movs	r3, #3
 8001504:	e1f3      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001506:	4b51      	ldr	r3, [pc, #324]	; (800164c <HAL_RCC_OscConfig+0x240>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d1f0      	bne.n	80014f4 <HAL_RCC_OscConfig+0xe8>
 8001512:	e000      	b.n	8001516 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001514:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d063      	beq.n	80015ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001522:	4b4a      	ldr	r3, [pc, #296]	; (800164c <HAL_RCC_OscConfig+0x240>)
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	f003 030c 	and.w	r3, r3, #12
 800152a:	2b00      	cmp	r3, #0
 800152c:	d00b      	beq.n	8001546 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800152e:	4b47      	ldr	r3, [pc, #284]	; (800164c <HAL_RCC_OscConfig+0x240>)
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001536:	2b08      	cmp	r3, #8
 8001538:	d11c      	bne.n	8001574 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800153a:	4b44      	ldr	r3, [pc, #272]	; (800164c <HAL_RCC_OscConfig+0x240>)
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d116      	bne.n	8001574 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001546:	4b41      	ldr	r3, [pc, #260]	; (800164c <HAL_RCC_OscConfig+0x240>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f003 0302 	and.w	r3, r3, #2
 800154e:	2b00      	cmp	r3, #0
 8001550:	d005      	beq.n	800155e <HAL_RCC_OscConfig+0x152>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	68db      	ldr	r3, [r3, #12]
 8001556:	2b01      	cmp	r3, #1
 8001558:	d001      	beq.n	800155e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e1c7      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800155e:	4b3b      	ldr	r3, [pc, #236]	; (800164c <HAL_RCC_OscConfig+0x240>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	691b      	ldr	r3, [r3, #16]
 800156a:	00db      	lsls	r3, r3, #3
 800156c:	4937      	ldr	r1, [pc, #220]	; (800164c <HAL_RCC_OscConfig+0x240>)
 800156e:	4313      	orrs	r3, r2
 8001570:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001572:	e03a      	b.n	80015ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d020      	beq.n	80015be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800157c:	4b34      	ldr	r3, [pc, #208]	; (8001650 <HAL_RCC_OscConfig+0x244>)
 800157e:	2201      	movs	r2, #1
 8001580:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001582:	f7ff fc77 	bl	8000e74 <HAL_GetTick>
 8001586:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001588:	e008      	b.n	800159c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800158a:	f7ff fc73 	bl	8000e74 <HAL_GetTick>
 800158e:	4602      	mov	r2, r0
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	2b02      	cmp	r3, #2
 8001596:	d901      	bls.n	800159c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e1a8      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800159c:	4b2b      	ldr	r3, [pc, #172]	; (800164c <HAL_RCC_OscConfig+0x240>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f003 0302 	and.w	r3, r3, #2
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d0f0      	beq.n	800158a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015a8:	4b28      	ldr	r3, [pc, #160]	; (800164c <HAL_RCC_OscConfig+0x240>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	691b      	ldr	r3, [r3, #16]
 80015b4:	00db      	lsls	r3, r3, #3
 80015b6:	4925      	ldr	r1, [pc, #148]	; (800164c <HAL_RCC_OscConfig+0x240>)
 80015b8:	4313      	orrs	r3, r2
 80015ba:	600b      	str	r3, [r1, #0]
 80015bc:	e015      	b.n	80015ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015be:	4b24      	ldr	r3, [pc, #144]	; (8001650 <HAL_RCC_OscConfig+0x244>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c4:	f7ff fc56 	bl	8000e74 <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015cc:	f7ff fc52 	bl	8000e74 <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e187      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015de:	4b1b      	ldr	r3, [pc, #108]	; (800164c <HAL_RCC_OscConfig+0x240>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 0302 	and.w	r3, r3, #2
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d1f0      	bne.n	80015cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 0308 	and.w	r3, r3, #8
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d036      	beq.n	8001664 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	695b      	ldr	r3, [r3, #20]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d016      	beq.n	800162c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015fe:	4b15      	ldr	r3, [pc, #84]	; (8001654 <HAL_RCC_OscConfig+0x248>)
 8001600:	2201      	movs	r2, #1
 8001602:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001604:	f7ff fc36 	bl	8000e74 <HAL_GetTick>
 8001608:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800160a:	e008      	b.n	800161e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800160c:	f7ff fc32 	bl	8000e74 <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b02      	cmp	r3, #2
 8001618:	d901      	bls.n	800161e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e167      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800161e:	4b0b      	ldr	r3, [pc, #44]	; (800164c <HAL_RCC_OscConfig+0x240>)
 8001620:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d0f0      	beq.n	800160c <HAL_RCC_OscConfig+0x200>
 800162a:	e01b      	b.n	8001664 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800162c:	4b09      	ldr	r3, [pc, #36]	; (8001654 <HAL_RCC_OscConfig+0x248>)
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001632:	f7ff fc1f 	bl	8000e74 <HAL_GetTick>
 8001636:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001638:	e00e      	b.n	8001658 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800163a:	f7ff fc1b 	bl	8000e74 <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	2b02      	cmp	r3, #2
 8001646:	d907      	bls.n	8001658 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001648:	2303      	movs	r3, #3
 800164a:	e150      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
 800164c:	40023800 	.word	0x40023800
 8001650:	42470000 	.word	0x42470000
 8001654:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001658:	4b88      	ldr	r3, [pc, #544]	; (800187c <HAL_RCC_OscConfig+0x470>)
 800165a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800165c:	f003 0302 	and.w	r3, r3, #2
 8001660:	2b00      	cmp	r3, #0
 8001662:	d1ea      	bne.n	800163a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 0304 	and.w	r3, r3, #4
 800166c:	2b00      	cmp	r3, #0
 800166e:	f000 8097 	beq.w	80017a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001672:	2300      	movs	r3, #0
 8001674:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001676:	4b81      	ldr	r3, [pc, #516]	; (800187c <HAL_RCC_OscConfig+0x470>)
 8001678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800167e:	2b00      	cmp	r3, #0
 8001680:	d10f      	bne.n	80016a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	60bb      	str	r3, [r7, #8]
 8001686:	4b7d      	ldr	r3, [pc, #500]	; (800187c <HAL_RCC_OscConfig+0x470>)
 8001688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168a:	4a7c      	ldr	r2, [pc, #496]	; (800187c <HAL_RCC_OscConfig+0x470>)
 800168c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001690:	6413      	str	r3, [r2, #64]	; 0x40
 8001692:	4b7a      	ldr	r3, [pc, #488]	; (800187c <HAL_RCC_OscConfig+0x470>)
 8001694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800169a:	60bb      	str	r3, [r7, #8]
 800169c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800169e:	2301      	movs	r3, #1
 80016a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016a2:	4b77      	ldr	r3, [pc, #476]	; (8001880 <HAL_RCC_OscConfig+0x474>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d118      	bne.n	80016e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016ae:	4b74      	ldr	r3, [pc, #464]	; (8001880 <HAL_RCC_OscConfig+0x474>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a73      	ldr	r2, [pc, #460]	; (8001880 <HAL_RCC_OscConfig+0x474>)
 80016b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016ba:	f7ff fbdb 	bl	8000e74 <HAL_GetTick>
 80016be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016c0:	e008      	b.n	80016d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016c2:	f7ff fbd7 	bl	8000e74 <HAL_GetTick>
 80016c6:	4602      	mov	r2, r0
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d901      	bls.n	80016d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80016d0:	2303      	movs	r3, #3
 80016d2:	e10c      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016d4:	4b6a      	ldr	r3, [pc, #424]	; (8001880 <HAL_RCC_OscConfig+0x474>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d0f0      	beq.n	80016c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d106      	bne.n	80016f6 <HAL_RCC_OscConfig+0x2ea>
 80016e8:	4b64      	ldr	r3, [pc, #400]	; (800187c <HAL_RCC_OscConfig+0x470>)
 80016ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016ec:	4a63      	ldr	r2, [pc, #396]	; (800187c <HAL_RCC_OscConfig+0x470>)
 80016ee:	f043 0301 	orr.w	r3, r3, #1
 80016f2:	6713      	str	r3, [r2, #112]	; 0x70
 80016f4:	e01c      	b.n	8001730 <HAL_RCC_OscConfig+0x324>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	2b05      	cmp	r3, #5
 80016fc:	d10c      	bne.n	8001718 <HAL_RCC_OscConfig+0x30c>
 80016fe:	4b5f      	ldr	r3, [pc, #380]	; (800187c <HAL_RCC_OscConfig+0x470>)
 8001700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001702:	4a5e      	ldr	r2, [pc, #376]	; (800187c <HAL_RCC_OscConfig+0x470>)
 8001704:	f043 0304 	orr.w	r3, r3, #4
 8001708:	6713      	str	r3, [r2, #112]	; 0x70
 800170a:	4b5c      	ldr	r3, [pc, #368]	; (800187c <HAL_RCC_OscConfig+0x470>)
 800170c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800170e:	4a5b      	ldr	r2, [pc, #364]	; (800187c <HAL_RCC_OscConfig+0x470>)
 8001710:	f043 0301 	orr.w	r3, r3, #1
 8001714:	6713      	str	r3, [r2, #112]	; 0x70
 8001716:	e00b      	b.n	8001730 <HAL_RCC_OscConfig+0x324>
 8001718:	4b58      	ldr	r3, [pc, #352]	; (800187c <HAL_RCC_OscConfig+0x470>)
 800171a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800171c:	4a57      	ldr	r2, [pc, #348]	; (800187c <HAL_RCC_OscConfig+0x470>)
 800171e:	f023 0301 	bic.w	r3, r3, #1
 8001722:	6713      	str	r3, [r2, #112]	; 0x70
 8001724:	4b55      	ldr	r3, [pc, #340]	; (800187c <HAL_RCC_OscConfig+0x470>)
 8001726:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001728:	4a54      	ldr	r2, [pc, #336]	; (800187c <HAL_RCC_OscConfig+0x470>)
 800172a:	f023 0304 	bic.w	r3, r3, #4
 800172e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d015      	beq.n	8001764 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001738:	f7ff fb9c 	bl	8000e74 <HAL_GetTick>
 800173c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800173e:	e00a      	b.n	8001756 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001740:	f7ff fb98 	bl	8000e74 <HAL_GetTick>
 8001744:	4602      	mov	r2, r0
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	f241 3288 	movw	r2, #5000	; 0x1388
 800174e:	4293      	cmp	r3, r2
 8001750:	d901      	bls.n	8001756 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e0cb      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001756:	4b49      	ldr	r3, [pc, #292]	; (800187c <HAL_RCC_OscConfig+0x470>)
 8001758:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800175a:	f003 0302 	and.w	r3, r3, #2
 800175e:	2b00      	cmp	r3, #0
 8001760:	d0ee      	beq.n	8001740 <HAL_RCC_OscConfig+0x334>
 8001762:	e014      	b.n	800178e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001764:	f7ff fb86 	bl	8000e74 <HAL_GetTick>
 8001768:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800176a:	e00a      	b.n	8001782 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800176c:	f7ff fb82 	bl	8000e74 <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	f241 3288 	movw	r2, #5000	; 0x1388
 800177a:	4293      	cmp	r3, r2
 800177c:	d901      	bls.n	8001782 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e0b5      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001782:	4b3e      	ldr	r3, [pc, #248]	; (800187c <HAL_RCC_OscConfig+0x470>)
 8001784:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001786:	f003 0302 	and.w	r3, r3, #2
 800178a:	2b00      	cmp	r3, #0
 800178c:	d1ee      	bne.n	800176c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800178e:	7dfb      	ldrb	r3, [r7, #23]
 8001790:	2b01      	cmp	r3, #1
 8001792:	d105      	bne.n	80017a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001794:	4b39      	ldr	r3, [pc, #228]	; (800187c <HAL_RCC_OscConfig+0x470>)
 8001796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001798:	4a38      	ldr	r2, [pc, #224]	; (800187c <HAL_RCC_OscConfig+0x470>)
 800179a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800179e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	f000 80a1 	beq.w	80018ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017aa:	4b34      	ldr	r3, [pc, #208]	; (800187c <HAL_RCC_OscConfig+0x470>)
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	f003 030c 	and.w	r3, r3, #12
 80017b2:	2b08      	cmp	r3, #8
 80017b4:	d05c      	beq.n	8001870 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	699b      	ldr	r3, [r3, #24]
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d141      	bne.n	8001842 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017be:	4b31      	ldr	r3, [pc, #196]	; (8001884 <HAL_RCC_OscConfig+0x478>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c4:	f7ff fb56 	bl	8000e74 <HAL_GetTick>
 80017c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017cc:	f7ff fb52 	bl	8000e74 <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e087      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017de:	4b27      	ldr	r3, [pc, #156]	; (800187c <HAL_RCC_OscConfig+0x470>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d1f0      	bne.n	80017cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	69da      	ldr	r2, [r3, #28]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6a1b      	ldr	r3, [r3, #32]
 80017f2:	431a      	orrs	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f8:	019b      	lsls	r3, r3, #6
 80017fa:	431a      	orrs	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001800:	085b      	lsrs	r3, r3, #1
 8001802:	3b01      	subs	r3, #1
 8001804:	041b      	lsls	r3, r3, #16
 8001806:	431a      	orrs	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800180c:	061b      	lsls	r3, r3, #24
 800180e:	491b      	ldr	r1, [pc, #108]	; (800187c <HAL_RCC_OscConfig+0x470>)
 8001810:	4313      	orrs	r3, r2
 8001812:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001814:	4b1b      	ldr	r3, [pc, #108]	; (8001884 <HAL_RCC_OscConfig+0x478>)
 8001816:	2201      	movs	r2, #1
 8001818:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800181a:	f7ff fb2b 	bl	8000e74 <HAL_GetTick>
 800181e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001820:	e008      	b.n	8001834 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001822:	f7ff fb27 	bl	8000e74 <HAL_GetTick>
 8001826:	4602      	mov	r2, r0
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	2b02      	cmp	r3, #2
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e05c      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001834:	4b11      	ldr	r3, [pc, #68]	; (800187c <HAL_RCC_OscConfig+0x470>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800183c:	2b00      	cmp	r3, #0
 800183e:	d0f0      	beq.n	8001822 <HAL_RCC_OscConfig+0x416>
 8001840:	e054      	b.n	80018ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001842:	4b10      	ldr	r3, [pc, #64]	; (8001884 <HAL_RCC_OscConfig+0x478>)
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001848:	f7ff fb14 	bl	8000e74 <HAL_GetTick>
 800184c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800184e:	e008      	b.n	8001862 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001850:	f7ff fb10 	bl	8000e74 <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	2b02      	cmp	r3, #2
 800185c:	d901      	bls.n	8001862 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e045      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001862:	4b06      	ldr	r3, [pc, #24]	; (800187c <HAL_RCC_OscConfig+0x470>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d1f0      	bne.n	8001850 <HAL_RCC_OscConfig+0x444>
 800186e:	e03d      	b.n	80018ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	699b      	ldr	r3, [r3, #24]
 8001874:	2b01      	cmp	r3, #1
 8001876:	d107      	bne.n	8001888 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001878:	2301      	movs	r3, #1
 800187a:	e038      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
 800187c:	40023800 	.word	0x40023800
 8001880:	40007000 	.word	0x40007000
 8001884:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001888:	4b1b      	ldr	r3, [pc, #108]	; (80018f8 <HAL_RCC_OscConfig+0x4ec>)
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	699b      	ldr	r3, [r3, #24]
 8001892:	2b01      	cmp	r3, #1
 8001894:	d028      	beq.n	80018e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d121      	bne.n	80018e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d11a      	bne.n	80018e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018b2:	68fa      	ldr	r2, [r7, #12]
 80018b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80018b8:	4013      	ands	r3, r2
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80018be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d111      	bne.n	80018e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ce:	085b      	lsrs	r3, r3, #1
 80018d0:	3b01      	subs	r3, #1
 80018d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d107      	bne.n	80018e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d001      	beq.n	80018ec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e000      	b.n	80018ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3718      	adds	r7, #24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40023800 	.word	0x40023800

080018fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d101      	bne.n	8001910 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e0cc      	b.n	8001aaa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001910:	4b68      	ldr	r3, [pc, #416]	; (8001ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f003 0307 	and.w	r3, r3, #7
 8001918:	683a      	ldr	r2, [r7, #0]
 800191a:	429a      	cmp	r2, r3
 800191c:	d90c      	bls.n	8001938 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800191e:	4b65      	ldr	r3, [pc, #404]	; (8001ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8001920:	683a      	ldr	r2, [r7, #0]
 8001922:	b2d2      	uxtb	r2, r2
 8001924:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001926:	4b63      	ldr	r3, [pc, #396]	; (8001ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0307 	and.w	r3, r3, #7
 800192e:	683a      	ldr	r2, [r7, #0]
 8001930:	429a      	cmp	r2, r3
 8001932:	d001      	beq.n	8001938 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	e0b8      	b.n	8001aaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 0302 	and.w	r3, r3, #2
 8001940:	2b00      	cmp	r3, #0
 8001942:	d020      	beq.n	8001986 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f003 0304 	and.w	r3, r3, #4
 800194c:	2b00      	cmp	r3, #0
 800194e:	d005      	beq.n	800195c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001950:	4b59      	ldr	r3, [pc, #356]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	4a58      	ldr	r2, [pc, #352]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8001956:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800195a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f003 0308 	and.w	r3, r3, #8
 8001964:	2b00      	cmp	r3, #0
 8001966:	d005      	beq.n	8001974 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001968:	4b53      	ldr	r3, [pc, #332]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	4a52      	ldr	r2, [pc, #328]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 800196e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001972:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001974:	4b50      	ldr	r3, [pc, #320]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	494d      	ldr	r1, [pc, #308]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8001982:	4313      	orrs	r3, r2
 8001984:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0301 	and.w	r3, r3, #1
 800198e:	2b00      	cmp	r3, #0
 8001990:	d044      	beq.n	8001a1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d107      	bne.n	80019aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800199a:	4b47      	ldr	r3, [pc, #284]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d119      	bne.n	80019da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e07f      	b.n	8001aaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d003      	beq.n	80019ba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019b6:	2b03      	cmp	r3, #3
 80019b8:	d107      	bne.n	80019ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019ba:	4b3f      	ldr	r3, [pc, #252]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d109      	bne.n	80019da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e06f      	b.n	8001aaa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ca:	4b3b      	ldr	r3, [pc, #236]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0302 	and.w	r3, r3, #2
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d101      	bne.n	80019da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e067      	b.n	8001aaa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019da:	4b37      	ldr	r3, [pc, #220]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	f023 0203 	bic.w	r2, r3, #3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	4934      	ldr	r1, [pc, #208]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 80019e8:	4313      	orrs	r3, r2
 80019ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019ec:	f7ff fa42 	bl	8000e74 <HAL_GetTick>
 80019f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019f2:	e00a      	b.n	8001a0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019f4:	f7ff fa3e 	bl	8000e74 <HAL_GetTick>
 80019f8:	4602      	mov	r2, r0
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d901      	bls.n	8001a0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a06:	2303      	movs	r3, #3
 8001a08:	e04f      	b.n	8001aaa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a0a:	4b2b      	ldr	r3, [pc, #172]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	f003 020c 	and.w	r2, r3, #12
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d1eb      	bne.n	80019f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a1c:	4b25      	ldr	r3, [pc, #148]	; (8001ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0307 	and.w	r3, r3, #7
 8001a24:	683a      	ldr	r2, [r7, #0]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d20c      	bcs.n	8001a44 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a2a:	4b22      	ldr	r3, [pc, #136]	; (8001ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a2c:	683a      	ldr	r2, [r7, #0]
 8001a2e:	b2d2      	uxtb	r2, r2
 8001a30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a32:	4b20      	ldr	r3, [pc, #128]	; (8001ab4 <HAL_RCC_ClockConfig+0x1b8>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0307 	and.w	r3, r3, #7
 8001a3a:	683a      	ldr	r2, [r7, #0]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d001      	beq.n	8001a44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e032      	b.n	8001aaa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0304 	and.w	r3, r3, #4
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d008      	beq.n	8001a62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a50:	4b19      	ldr	r3, [pc, #100]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	4916      	ldr	r1, [pc, #88]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0308 	and.w	r3, r3, #8
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d009      	beq.n	8001a82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a6e:	4b12      	ldr	r3, [pc, #72]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	691b      	ldr	r3, [r3, #16]
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	490e      	ldr	r1, [pc, #56]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a82:	f000 f821 	bl	8001ac8 <HAL_RCC_GetSysClockFreq>
 8001a86:	4602      	mov	r2, r0
 8001a88:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <HAL_RCC_ClockConfig+0x1bc>)
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	091b      	lsrs	r3, r3, #4
 8001a8e:	f003 030f 	and.w	r3, r3, #15
 8001a92:	490a      	ldr	r1, [pc, #40]	; (8001abc <HAL_RCC_ClockConfig+0x1c0>)
 8001a94:	5ccb      	ldrb	r3, [r1, r3]
 8001a96:	fa22 f303 	lsr.w	r3, r2, r3
 8001a9a:	4a09      	ldr	r2, [pc, #36]	; (8001ac0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001a9e:	4b09      	ldr	r3, [pc, #36]	; (8001ac4 <HAL_RCC_ClockConfig+0x1c8>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7ff f9a2 	bl	8000dec <HAL_InitTick>

  return HAL_OK;
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3710      	adds	r7, #16
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40023c00 	.word	0x40023c00
 8001ab8:	40023800 	.word	0x40023800
 8001abc:	080052c8 	.word	0x080052c8
 8001ac0:	20000000 	.word	0x20000000
 8001ac4:	20000004 	.word	0x20000004

08001ac8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ac8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001acc:	b094      	sub	sp, #80	; 0x50
 8001ace:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001adc:	2300      	movs	r3, #0
 8001ade:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ae0:	4b79      	ldr	r3, [pc, #484]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	f003 030c 	and.w	r3, r3, #12
 8001ae8:	2b08      	cmp	r3, #8
 8001aea:	d00d      	beq.n	8001b08 <HAL_RCC_GetSysClockFreq+0x40>
 8001aec:	2b08      	cmp	r3, #8
 8001aee:	f200 80e1 	bhi.w	8001cb4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d002      	beq.n	8001afc <HAL_RCC_GetSysClockFreq+0x34>
 8001af6:	2b04      	cmp	r3, #4
 8001af8:	d003      	beq.n	8001b02 <HAL_RCC_GetSysClockFreq+0x3a>
 8001afa:	e0db      	b.n	8001cb4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001afc:	4b73      	ldr	r3, [pc, #460]	; (8001ccc <HAL_RCC_GetSysClockFreq+0x204>)
 8001afe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b00:	e0db      	b.n	8001cba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b02:	4b73      	ldr	r3, [pc, #460]	; (8001cd0 <HAL_RCC_GetSysClockFreq+0x208>)
 8001b04:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b06:	e0d8      	b.n	8001cba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b08:	4b6f      	ldr	r3, [pc, #444]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b10:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b12:	4b6d      	ldr	r3, [pc, #436]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d063      	beq.n	8001be6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b1e:	4b6a      	ldr	r3, [pc, #424]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	099b      	lsrs	r3, r3, #6
 8001b24:	2200      	movs	r2, #0
 8001b26:	63bb      	str	r3, [r7, #56]	; 0x38
 8001b28:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b30:	633b      	str	r3, [r7, #48]	; 0x30
 8001b32:	2300      	movs	r3, #0
 8001b34:	637b      	str	r3, [r7, #52]	; 0x34
 8001b36:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001b3a:	4622      	mov	r2, r4
 8001b3c:	462b      	mov	r3, r5
 8001b3e:	f04f 0000 	mov.w	r0, #0
 8001b42:	f04f 0100 	mov.w	r1, #0
 8001b46:	0159      	lsls	r1, r3, #5
 8001b48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b4c:	0150      	lsls	r0, r2, #5
 8001b4e:	4602      	mov	r2, r0
 8001b50:	460b      	mov	r3, r1
 8001b52:	4621      	mov	r1, r4
 8001b54:	1a51      	subs	r1, r2, r1
 8001b56:	6139      	str	r1, [r7, #16]
 8001b58:	4629      	mov	r1, r5
 8001b5a:	eb63 0301 	sbc.w	r3, r3, r1
 8001b5e:	617b      	str	r3, [r7, #20]
 8001b60:	f04f 0200 	mov.w	r2, #0
 8001b64:	f04f 0300 	mov.w	r3, #0
 8001b68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001b6c:	4659      	mov	r1, fp
 8001b6e:	018b      	lsls	r3, r1, #6
 8001b70:	4651      	mov	r1, sl
 8001b72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b76:	4651      	mov	r1, sl
 8001b78:	018a      	lsls	r2, r1, #6
 8001b7a:	4651      	mov	r1, sl
 8001b7c:	ebb2 0801 	subs.w	r8, r2, r1
 8001b80:	4659      	mov	r1, fp
 8001b82:	eb63 0901 	sbc.w	r9, r3, r1
 8001b86:	f04f 0200 	mov.w	r2, #0
 8001b8a:	f04f 0300 	mov.w	r3, #0
 8001b8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b9a:	4690      	mov	r8, r2
 8001b9c:	4699      	mov	r9, r3
 8001b9e:	4623      	mov	r3, r4
 8001ba0:	eb18 0303 	adds.w	r3, r8, r3
 8001ba4:	60bb      	str	r3, [r7, #8]
 8001ba6:	462b      	mov	r3, r5
 8001ba8:	eb49 0303 	adc.w	r3, r9, r3
 8001bac:	60fb      	str	r3, [r7, #12]
 8001bae:	f04f 0200 	mov.w	r2, #0
 8001bb2:	f04f 0300 	mov.w	r3, #0
 8001bb6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001bba:	4629      	mov	r1, r5
 8001bbc:	024b      	lsls	r3, r1, #9
 8001bbe:	4621      	mov	r1, r4
 8001bc0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001bc4:	4621      	mov	r1, r4
 8001bc6:	024a      	lsls	r2, r1, #9
 8001bc8:	4610      	mov	r0, r2
 8001bca:	4619      	mov	r1, r3
 8001bcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001bce:	2200      	movs	r2, #0
 8001bd0:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bd2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001bd4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001bd8:	f7fe fb52 	bl	8000280 <__aeabi_uldivmod>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	460b      	mov	r3, r1
 8001be0:	4613      	mov	r3, r2
 8001be2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001be4:	e058      	b.n	8001c98 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001be6:	4b38      	ldr	r3, [pc, #224]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	099b      	lsrs	r3, r3, #6
 8001bec:	2200      	movs	r2, #0
 8001bee:	4618      	mov	r0, r3
 8001bf0:	4611      	mov	r1, r2
 8001bf2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001bf6:	623b      	str	r3, [r7, #32]
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	627b      	str	r3, [r7, #36]	; 0x24
 8001bfc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001c00:	4642      	mov	r2, r8
 8001c02:	464b      	mov	r3, r9
 8001c04:	f04f 0000 	mov.w	r0, #0
 8001c08:	f04f 0100 	mov.w	r1, #0
 8001c0c:	0159      	lsls	r1, r3, #5
 8001c0e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c12:	0150      	lsls	r0, r2, #5
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	4641      	mov	r1, r8
 8001c1a:	ebb2 0a01 	subs.w	sl, r2, r1
 8001c1e:	4649      	mov	r1, r9
 8001c20:	eb63 0b01 	sbc.w	fp, r3, r1
 8001c24:	f04f 0200 	mov.w	r2, #0
 8001c28:	f04f 0300 	mov.w	r3, #0
 8001c2c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001c30:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001c34:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001c38:	ebb2 040a 	subs.w	r4, r2, sl
 8001c3c:	eb63 050b 	sbc.w	r5, r3, fp
 8001c40:	f04f 0200 	mov.w	r2, #0
 8001c44:	f04f 0300 	mov.w	r3, #0
 8001c48:	00eb      	lsls	r3, r5, #3
 8001c4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c4e:	00e2      	lsls	r2, r4, #3
 8001c50:	4614      	mov	r4, r2
 8001c52:	461d      	mov	r5, r3
 8001c54:	4643      	mov	r3, r8
 8001c56:	18e3      	adds	r3, r4, r3
 8001c58:	603b      	str	r3, [r7, #0]
 8001c5a:	464b      	mov	r3, r9
 8001c5c:	eb45 0303 	adc.w	r3, r5, r3
 8001c60:	607b      	str	r3, [r7, #4]
 8001c62:	f04f 0200 	mov.w	r2, #0
 8001c66:	f04f 0300 	mov.w	r3, #0
 8001c6a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c6e:	4629      	mov	r1, r5
 8001c70:	028b      	lsls	r3, r1, #10
 8001c72:	4621      	mov	r1, r4
 8001c74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c78:	4621      	mov	r1, r4
 8001c7a:	028a      	lsls	r2, r1, #10
 8001c7c:	4610      	mov	r0, r2
 8001c7e:	4619      	mov	r1, r3
 8001c80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c82:	2200      	movs	r2, #0
 8001c84:	61bb      	str	r3, [r7, #24]
 8001c86:	61fa      	str	r2, [r7, #28]
 8001c88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c8c:	f7fe faf8 	bl	8000280 <__aeabi_uldivmod>
 8001c90:	4602      	mov	r2, r0
 8001c92:	460b      	mov	r3, r1
 8001c94:	4613      	mov	r3, r2
 8001c96:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001c98:	4b0b      	ldr	r3, [pc, #44]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	0c1b      	lsrs	r3, r3, #16
 8001c9e:	f003 0303 	and.w	r3, r3, #3
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8001ca8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001caa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001cb2:	e002      	b.n	8001cba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001cb4:	4b05      	ldr	r3, [pc, #20]	; (8001ccc <HAL_RCC_GetSysClockFreq+0x204>)
 8001cb6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001cb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3750      	adds	r7, #80	; 0x50
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40023800 	.word	0x40023800
 8001ccc:	00f42400 	.word	0x00f42400
 8001cd0:	007a1200 	.word	0x007a1200

08001cd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cd8:	4b03      	ldr	r3, [pc, #12]	; (8001ce8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001cda:	681b      	ldr	r3, [r3, #0]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	20000000 	.word	0x20000000

08001cec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001cf0:	f7ff fff0 	bl	8001cd4 <HAL_RCC_GetHCLKFreq>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	4b05      	ldr	r3, [pc, #20]	; (8001d0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	0a9b      	lsrs	r3, r3, #10
 8001cfc:	f003 0307 	and.w	r3, r3, #7
 8001d00:	4903      	ldr	r1, [pc, #12]	; (8001d10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d02:	5ccb      	ldrb	r3, [r1, r3]
 8001d04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	080052d8 	.word	0x080052d8

08001d14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d18:	f7ff ffdc 	bl	8001cd4 <HAL_RCC_GetHCLKFreq>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	4b05      	ldr	r3, [pc, #20]	; (8001d34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	0b5b      	lsrs	r3, r3, #13
 8001d24:	f003 0307 	and.w	r3, r3, #7
 8001d28:	4903      	ldr	r1, [pc, #12]	; (8001d38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d2a:	5ccb      	ldrb	r3, [r1, r3]
 8001d2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	40023800 	.word	0x40023800
 8001d38:	080052d8 	.word	0x080052d8

08001d3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d101      	bne.n	8001d4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e041      	b.n	8001dd2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d106      	bne.n	8001d68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f7fe fe72 	bl	8000a4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2202      	movs	r2, #2
 8001d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	3304      	adds	r3, #4
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4610      	mov	r0, r2
 8001d7c:	f000 fac0 	bl	8002300 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2201      	movs	r2, #1
 8001d94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2201      	movs	r2, #1
 8001da4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2201      	movs	r2, #1
 8001db4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b082      	sub	sp, #8
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d101      	bne.n	8001dec <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e041      	b.n	8001e70 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d106      	bne.n	8001e06 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f000 f839 	bl	8001e78 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2202      	movs	r2, #2
 8001e0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	3304      	adds	r3, #4
 8001e16:	4619      	mov	r1, r3
 8001e18:	4610      	mov	r0, r2
 8001e1a:	f000 fa71 	bl	8002300 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2201      	movs	r2, #1
 8001e22:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2201      	movs	r2, #1
 8001e2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2201      	movs	r2, #1
 8001e32:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2201      	movs	r2, #1
 8001e42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2201      	movs	r2, #1
 8001e4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2201      	movs	r2, #1
 8001e52:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2201      	movs	r2, #1
 8001e5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2201      	movs	r2, #1
 8001e62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d109      	bne.n	8001eb0 <HAL_TIM_PWM_Start+0x24>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	bf14      	ite	ne
 8001ea8:	2301      	movne	r3, #1
 8001eaa:	2300      	moveq	r3, #0
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	e022      	b.n	8001ef6 <HAL_TIM_PWM_Start+0x6a>
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	2b04      	cmp	r3, #4
 8001eb4:	d109      	bne.n	8001eca <HAL_TIM_PWM_Start+0x3e>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	bf14      	ite	ne
 8001ec2:	2301      	movne	r3, #1
 8001ec4:	2300      	moveq	r3, #0
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	e015      	b.n	8001ef6 <HAL_TIM_PWM_Start+0x6a>
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	2b08      	cmp	r3, #8
 8001ece:	d109      	bne.n	8001ee4 <HAL_TIM_PWM_Start+0x58>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	bf14      	ite	ne
 8001edc:	2301      	movne	r3, #1
 8001ede:	2300      	moveq	r3, #0
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	e008      	b.n	8001ef6 <HAL_TIM_PWM_Start+0x6a>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	bf14      	ite	ne
 8001ef0:	2301      	movne	r3, #1
 8001ef2:	2300      	moveq	r3, #0
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e068      	b.n	8001fd0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d104      	bne.n	8001f0e <HAL_TIM_PWM_Start+0x82>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2202      	movs	r2, #2
 8001f08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f0c:	e013      	b.n	8001f36 <HAL_TIM_PWM_Start+0xaa>
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	2b04      	cmp	r3, #4
 8001f12:	d104      	bne.n	8001f1e <HAL_TIM_PWM_Start+0x92>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2202      	movs	r2, #2
 8001f18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f1c:	e00b      	b.n	8001f36 <HAL_TIM_PWM_Start+0xaa>
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	2b08      	cmp	r3, #8
 8001f22:	d104      	bne.n	8001f2e <HAL_TIM_PWM_Start+0xa2>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2202      	movs	r2, #2
 8001f28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f2c:	e003      	b.n	8001f36 <HAL_TIM_PWM_Start+0xaa>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2202      	movs	r2, #2
 8001f32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	6839      	ldr	r1, [r7, #0]
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f000 fc90 	bl	8002864 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a23      	ldr	r2, [pc, #140]	; (8001fd8 <HAL_TIM_PWM_Start+0x14c>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d107      	bne.n	8001f5e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f5c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a1d      	ldr	r2, [pc, #116]	; (8001fd8 <HAL_TIM_PWM_Start+0x14c>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d018      	beq.n	8001f9a <HAL_TIM_PWM_Start+0x10e>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f70:	d013      	beq.n	8001f9a <HAL_TIM_PWM_Start+0x10e>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a19      	ldr	r2, [pc, #100]	; (8001fdc <HAL_TIM_PWM_Start+0x150>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d00e      	beq.n	8001f9a <HAL_TIM_PWM_Start+0x10e>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a17      	ldr	r2, [pc, #92]	; (8001fe0 <HAL_TIM_PWM_Start+0x154>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d009      	beq.n	8001f9a <HAL_TIM_PWM_Start+0x10e>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a16      	ldr	r2, [pc, #88]	; (8001fe4 <HAL_TIM_PWM_Start+0x158>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d004      	beq.n	8001f9a <HAL_TIM_PWM_Start+0x10e>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a14      	ldr	r2, [pc, #80]	; (8001fe8 <HAL_TIM_PWM_Start+0x15c>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d111      	bne.n	8001fbe <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	f003 0307 	and.w	r3, r3, #7
 8001fa4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2b06      	cmp	r3, #6
 8001faa:	d010      	beq.n	8001fce <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f042 0201 	orr.w	r2, r2, #1
 8001fba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fbc:	e007      	b.n	8001fce <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f042 0201 	orr.w	r2, r2, #1
 8001fcc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fce:	2300      	movs	r3, #0
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	40010000 	.word	0x40010000
 8001fdc:	40000400 	.word	0x40000400
 8001fe0:	40000800 	.word	0x40000800
 8001fe4:	40000c00 	.word	0x40000c00
 8001fe8:	40014000 	.word	0x40014000

08001fec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b086      	sub	sp, #24
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	60f8      	str	r0, [r7, #12]
 8001ff4:	60b9      	str	r1, [r7, #8]
 8001ff6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002002:	2b01      	cmp	r3, #1
 8002004:	d101      	bne.n	800200a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002006:	2302      	movs	r3, #2
 8002008:	e0ae      	b.n	8002168 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2201      	movs	r2, #1
 800200e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2b0c      	cmp	r3, #12
 8002016:	f200 809f 	bhi.w	8002158 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800201a:	a201      	add	r2, pc, #4	; (adr r2, 8002020 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800201c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002020:	08002055 	.word	0x08002055
 8002024:	08002159 	.word	0x08002159
 8002028:	08002159 	.word	0x08002159
 800202c:	08002159 	.word	0x08002159
 8002030:	08002095 	.word	0x08002095
 8002034:	08002159 	.word	0x08002159
 8002038:	08002159 	.word	0x08002159
 800203c:	08002159 	.word	0x08002159
 8002040:	080020d7 	.word	0x080020d7
 8002044:	08002159 	.word	0x08002159
 8002048:	08002159 	.word	0x08002159
 800204c:	08002159 	.word	0x08002159
 8002050:	08002117 	.word	0x08002117
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	68b9      	ldr	r1, [r7, #8]
 800205a:	4618      	mov	r0, r3
 800205c:	f000 f9dc 	bl	8002418 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	699a      	ldr	r2, [r3, #24]
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f042 0208 	orr.w	r2, r2, #8
 800206e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	699a      	ldr	r2, [r3, #24]
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f022 0204 	bic.w	r2, r2, #4
 800207e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	6999      	ldr	r1, [r3, #24]
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	691a      	ldr	r2, [r3, #16]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	430a      	orrs	r2, r1
 8002090:	619a      	str	r2, [r3, #24]
      break;
 8002092:	e064      	b.n	800215e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	68b9      	ldr	r1, [r7, #8]
 800209a:	4618      	mov	r0, r3
 800209c:	f000 fa22 	bl	80024e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	699a      	ldr	r2, [r3, #24]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80020ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	699a      	ldr	r2, [r3, #24]
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	6999      	ldr	r1, [r3, #24]
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	021a      	lsls	r2, r3, #8
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	430a      	orrs	r2, r1
 80020d2:	619a      	str	r2, [r3, #24]
      break;
 80020d4:	e043      	b.n	800215e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	68b9      	ldr	r1, [r7, #8]
 80020dc:	4618      	mov	r0, r3
 80020de:	f000 fa6d 	bl	80025bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	69da      	ldr	r2, [r3, #28]
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f042 0208 	orr.w	r2, r2, #8
 80020f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	69da      	ldr	r2, [r3, #28]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f022 0204 	bic.w	r2, r2, #4
 8002100:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	69d9      	ldr	r1, [r3, #28]
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	691a      	ldr	r2, [r3, #16]
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	430a      	orrs	r2, r1
 8002112:	61da      	str	r2, [r3, #28]
      break;
 8002114:	e023      	b.n	800215e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68b9      	ldr	r1, [r7, #8]
 800211c:	4618      	mov	r0, r3
 800211e:	f000 fab7 	bl	8002690 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	69da      	ldr	r2, [r3, #28]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002130:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	69da      	ldr	r2, [r3, #28]
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002140:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	69d9      	ldr	r1, [r3, #28]
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	691b      	ldr	r3, [r3, #16]
 800214c:	021a      	lsls	r2, r3, #8
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	430a      	orrs	r2, r1
 8002154:	61da      	str	r2, [r3, #28]
      break;
 8002156:	e002      	b.n	800215e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	75fb      	strb	r3, [r7, #23]
      break;
 800215c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2200      	movs	r2, #0
 8002162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002166:	7dfb      	ldrb	r3, [r7, #23]
}
 8002168:	4618      	mov	r0, r3
 800216a:	3718      	adds	r7, #24
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800217a:	2300      	movs	r3, #0
 800217c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002184:	2b01      	cmp	r3, #1
 8002186:	d101      	bne.n	800218c <HAL_TIM_ConfigClockSource+0x1c>
 8002188:	2302      	movs	r3, #2
 800218a:	e0b4      	b.n	80022f6 <HAL_TIM_ConfigClockSource+0x186>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2201      	movs	r2, #1
 8002190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2202      	movs	r2, #2
 8002198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80021aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80021b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	68ba      	ldr	r2, [r7, #8]
 80021ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021c4:	d03e      	beq.n	8002244 <HAL_TIM_ConfigClockSource+0xd4>
 80021c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021ca:	f200 8087 	bhi.w	80022dc <HAL_TIM_ConfigClockSource+0x16c>
 80021ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021d2:	f000 8086 	beq.w	80022e2 <HAL_TIM_ConfigClockSource+0x172>
 80021d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021da:	d87f      	bhi.n	80022dc <HAL_TIM_ConfigClockSource+0x16c>
 80021dc:	2b70      	cmp	r3, #112	; 0x70
 80021de:	d01a      	beq.n	8002216 <HAL_TIM_ConfigClockSource+0xa6>
 80021e0:	2b70      	cmp	r3, #112	; 0x70
 80021e2:	d87b      	bhi.n	80022dc <HAL_TIM_ConfigClockSource+0x16c>
 80021e4:	2b60      	cmp	r3, #96	; 0x60
 80021e6:	d050      	beq.n	800228a <HAL_TIM_ConfigClockSource+0x11a>
 80021e8:	2b60      	cmp	r3, #96	; 0x60
 80021ea:	d877      	bhi.n	80022dc <HAL_TIM_ConfigClockSource+0x16c>
 80021ec:	2b50      	cmp	r3, #80	; 0x50
 80021ee:	d03c      	beq.n	800226a <HAL_TIM_ConfigClockSource+0xfa>
 80021f0:	2b50      	cmp	r3, #80	; 0x50
 80021f2:	d873      	bhi.n	80022dc <HAL_TIM_ConfigClockSource+0x16c>
 80021f4:	2b40      	cmp	r3, #64	; 0x40
 80021f6:	d058      	beq.n	80022aa <HAL_TIM_ConfigClockSource+0x13a>
 80021f8:	2b40      	cmp	r3, #64	; 0x40
 80021fa:	d86f      	bhi.n	80022dc <HAL_TIM_ConfigClockSource+0x16c>
 80021fc:	2b30      	cmp	r3, #48	; 0x30
 80021fe:	d064      	beq.n	80022ca <HAL_TIM_ConfigClockSource+0x15a>
 8002200:	2b30      	cmp	r3, #48	; 0x30
 8002202:	d86b      	bhi.n	80022dc <HAL_TIM_ConfigClockSource+0x16c>
 8002204:	2b20      	cmp	r3, #32
 8002206:	d060      	beq.n	80022ca <HAL_TIM_ConfigClockSource+0x15a>
 8002208:	2b20      	cmp	r3, #32
 800220a:	d867      	bhi.n	80022dc <HAL_TIM_ConfigClockSource+0x16c>
 800220c:	2b00      	cmp	r3, #0
 800220e:	d05c      	beq.n	80022ca <HAL_TIM_ConfigClockSource+0x15a>
 8002210:	2b10      	cmp	r3, #16
 8002212:	d05a      	beq.n	80022ca <HAL_TIM_ConfigClockSource+0x15a>
 8002214:	e062      	b.n	80022dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002226:	f000 fafd 	bl	8002824 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002238:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	68ba      	ldr	r2, [r7, #8]
 8002240:	609a      	str	r2, [r3, #8]
      break;
 8002242:	e04f      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002254:	f000 fae6 	bl	8002824 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	689a      	ldr	r2, [r3, #8]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002266:	609a      	str	r2, [r3, #8]
      break;
 8002268:	e03c      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002276:	461a      	mov	r2, r3
 8002278:	f000 fa5a 	bl	8002730 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2150      	movs	r1, #80	; 0x50
 8002282:	4618      	mov	r0, r3
 8002284:	f000 fab3 	bl	80027ee <TIM_ITRx_SetConfig>
      break;
 8002288:	e02c      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002296:	461a      	mov	r2, r3
 8002298:	f000 fa79 	bl	800278e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2160      	movs	r1, #96	; 0x60
 80022a2:	4618      	mov	r0, r3
 80022a4:	f000 faa3 	bl	80027ee <TIM_ITRx_SetConfig>
      break;
 80022a8:	e01c      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022b6:	461a      	mov	r2, r3
 80022b8:	f000 fa3a 	bl	8002730 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2140      	movs	r1, #64	; 0x40
 80022c2:	4618      	mov	r0, r3
 80022c4:	f000 fa93 	bl	80027ee <TIM_ITRx_SetConfig>
      break;
 80022c8:	e00c      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4619      	mov	r1, r3
 80022d4:	4610      	mov	r0, r2
 80022d6:	f000 fa8a 	bl	80027ee <TIM_ITRx_SetConfig>
      break;
 80022da:	e003      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	73fb      	strb	r3, [r7, #15]
      break;
 80022e0:	e000      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80022e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80022f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3710      	adds	r7, #16
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
	...

08002300 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	4a3a      	ldr	r2, [pc, #232]	; (80023fc <TIM_Base_SetConfig+0xfc>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d00f      	beq.n	8002338 <TIM_Base_SetConfig+0x38>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800231e:	d00b      	beq.n	8002338 <TIM_Base_SetConfig+0x38>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	4a37      	ldr	r2, [pc, #220]	; (8002400 <TIM_Base_SetConfig+0x100>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d007      	beq.n	8002338 <TIM_Base_SetConfig+0x38>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	4a36      	ldr	r2, [pc, #216]	; (8002404 <TIM_Base_SetConfig+0x104>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d003      	beq.n	8002338 <TIM_Base_SetConfig+0x38>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	4a35      	ldr	r2, [pc, #212]	; (8002408 <TIM_Base_SetConfig+0x108>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d108      	bne.n	800234a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800233e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	68fa      	ldr	r2, [r7, #12]
 8002346:	4313      	orrs	r3, r2
 8002348:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a2b      	ldr	r2, [pc, #172]	; (80023fc <TIM_Base_SetConfig+0xfc>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d01b      	beq.n	800238a <TIM_Base_SetConfig+0x8a>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002358:	d017      	beq.n	800238a <TIM_Base_SetConfig+0x8a>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a28      	ldr	r2, [pc, #160]	; (8002400 <TIM_Base_SetConfig+0x100>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d013      	beq.n	800238a <TIM_Base_SetConfig+0x8a>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a27      	ldr	r2, [pc, #156]	; (8002404 <TIM_Base_SetConfig+0x104>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d00f      	beq.n	800238a <TIM_Base_SetConfig+0x8a>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a26      	ldr	r2, [pc, #152]	; (8002408 <TIM_Base_SetConfig+0x108>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d00b      	beq.n	800238a <TIM_Base_SetConfig+0x8a>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a25      	ldr	r2, [pc, #148]	; (800240c <TIM_Base_SetConfig+0x10c>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d007      	beq.n	800238a <TIM_Base_SetConfig+0x8a>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a24      	ldr	r2, [pc, #144]	; (8002410 <TIM_Base_SetConfig+0x110>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d003      	beq.n	800238a <TIM_Base_SetConfig+0x8a>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a23      	ldr	r2, [pc, #140]	; (8002414 <TIM_Base_SetConfig+0x114>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d108      	bne.n	800239c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002390:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	68fa      	ldr	r2, [r7, #12]
 8002398:	4313      	orrs	r3, r2
 800239a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	695b      	ldr	r3, [r3, #20]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	68fa      	ldr	r2, [r7, #12]
 80023ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	689a      	ldr	r2, [r3, #8]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4a0e      	ldr	r2, [pc, #56]	; (80023fc <TIM_Base_SetConfig+0xfc>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d103      	bne.n	80023d0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	691a      	ldr	r2, [r3, #16]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2201      	movs	r2, #1
 80023d4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d105      	bne.n	80023ee <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	691b      	ldr	r3, [r3, #16]
 80023e6:	f023 0201 	bic.w	r2, r3, #1
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	611a      	str	r2, [r3, #16]
  }
}
 80023ee:	bf00      	nop
 80023f0:	3714      	adds	r7, #20
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	40010000 	.word	0x40010000
 8002400:	40000400 	.word	0x40000400
 8002404:	40000800 	.word	0x40000800
 8002408:	40000c00 	.word	0x40000c00
 800240c:	40014000 	.word	0x40014000
 8002410:	40014400 	.word	0x40014400
 8002414:	40014800 	.word	0x40014800

08002418 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002418:	b480      	push	{r7}
 800241a:	b087      	sub	sp, #28
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6a1b      	ldr	r3, [r3, #32]
 8002426:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6a1b      	ldr	r3, [r3, #32]
 800242c:	f023 0201 	bic.w	r2, r3, #1
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002446:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	f023 0303 	bic.w	r3, r3, #3
 800244e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	68fa      	ldr	r2, [r7, #12]
 8002456:	4313      	orrs	r3, r2
 8002458:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	f023 0302 	bic.w	r3, r3, #2
 8002460:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	697a      	ldr	r2, [r7, #20]
 8002468:	4313      	orrs	r3, r2
 800246a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a1c      	ldr	r2, [pc, #112]	; (80024e0 <TIM_OC1_SetConfig+0xc8>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d10c      	bne.n	800248e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	f023 0308 	bic.w	r3, r3, #8
 800247a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	697a      	ldr	r2, [r7, #20]
 8002482:	4313      	orrs	r3, r2
 8002484:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	f023 0304 	bic.w	r3, r3, #4
 800248c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a13      	ldr	r2, [pc, #76]	; (80024e0 <TIM_OC1_SetConfig+0xc8>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d111      	bne.n	80024ba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800249c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80024a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	695b      	ldr	r3, [r3, #20]
 80024aa:	693a      	ldr	r2, [r7, #16]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	693a      	ldr	r2, [r7, #16]
 80024be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	685a      	ldr	r2, [r3, #4]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	697a      	ldr	r2, [r7, #20]
 80024d2:	621a      	str	r2, [r3, #32]
}
 80024d4:	bf00      	nop
 80024d6:	371c      	adds	r7, #28
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr
 80024e0:	40010000 	.word	0x40010000

080024e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b087      	sub	sp, #28
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	f023 0210 	bic.w	r2, r3, #16
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	699b      	ldr	r3, [r3, #24]
 800250a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002512:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800251a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	021b      	lsls	r3, r3, #8
 8002522:	68fa      	ldr	r2, [r7, #12]
 8002524:	4313      	orrs	r3, r2
 8002526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	f023 0320 	bic.w	r3, r3, #32
 800252e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	011b      	lsls	r3, r3, #4
 8002536:	697a      	ldr	r2, [r7, #20]
 8002538:	4313      	orrs	r3, r2
 800253a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4a1e      	ldr	r2, [pc, #120]	; (80025b8 <TIM_OC2_SetConfig+0xd4>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d10d      	bne.n	8002560 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800254a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	011b      	lsls	r3, r3, #4
 8002552:	697a      	ldr	r2, [r7, #20]
 8002554:	4313      	orrs	r3, r2
 8002556:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800255e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4a15      	ldr	r2, [pc, #84]	; (80025b8 <TIM_OC2_SetConfig+0xd4>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d113      	bne.n	8002590 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800256e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002576:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	695b      	ldr	r3, [r3, #20]
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	693a      	ldr	r2, [r7, #16]
 8002580:	4313      	orrs	r3, r2
 8002582:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	699b      	ldr	r3, [r3, #24]
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	4313      	orrs	r3, r2
 800258e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	68fa      	ldr	r2, [r7, #12]
 800259a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685a      	ldr	r2, [r3, #4]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	697a      	ldr	r2, [r7, #20]
 80025a8:	621a      	str	r2, [r3, #32]
}
 80025aa:	bf00      	nop
 80025ac:	371c      	adds	r7, #28
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	40010000 	.word	0x40010000

080025bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80025bc:	b480      	push	{r7}
 80025be:	b087      	sub	sp, #28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6a1b      	ldr	r3, [r3, #32]
 80025ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a1b      	ldr	r3, [r3, #32]
 80025d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	69db      	ldr	r3, [r3, #28]
 80025e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f023 0303 	bic.w	r3, r3, #3
 80025f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	68fa      	ldr	r2, [r7, #12]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002604:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	021b      	lsls	r3, r3, #8
 800260c:	697a      	ldr	r2, [r7, #20]
 800260e:	4313      	orrs	r3, r2
 8002610:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a1d      	ldr	r2, [pc, #116]	; (800268c <TIM_OC3_SetConfig+0xd0>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d10d      	bne.n	8002636 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002620:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	021b      	lsls	r3, r3, #8
 8002628:	697a      	ldr	r2, [r7, #20]
 800262a:	4313      	orrs	r3, r2
 800262c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002634:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a14      	ldr	r2, [pc, #80]	; (800268c <TIM_OC3_SetConfig+0xd0>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d113      	bne.n	8002666 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002644:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800264c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	695b      	ldr	r3, [r3, #20]
 8002652:	011b      	lsls	r3, r3, #4
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	4313      	orrs	r3, r2
 8002658:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	011b      	lsls	r3, r3, #4
 8002660:	693a      	ldr	r2, [r7, #16]
 8002662:	4313      	orrs	r3, r2
 8002664:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	693a      	ldr	r2, [r7, #16]
 800266a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	68fa      	ldr	r2, [r7, #12]
 8002670:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685a      	ldr	r2, [r3, #4]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	697a      	ldr	r2, [r7, #20]
 800267e:	621a      	str	r2, [r3, #32]
}
 8002680:	bf00      	nop
 8002682:	371c      	adds	r7, #28
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	40010000 	.word	0x40010000

08002690 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002690:	b480      	push	{r7}
 8002692:	b087      	sub	sp, #28
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a1b      	ldr	r3, [r3, #32]
 800269e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6a1b      	ldr	r3, [r3, #32]
 80026a4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	69db      	ldr	r3, [r3, #28]
 80026b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80026be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	021b      	lsls	r3, r3, #8
 80026ce:	68fa      	ldr	r2, [r7, #12]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80026da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	031b      	lsls	r3, r3, #12
 80026e2:	693a      	ldr	r2, [r7, #16]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4a10      	ldr	r2, [pc, #64]	; (800272c <TIM_OC4_SetConfig+0x9c>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d109      	bne.n	8002704 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80026f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	695b      	ldr	r3, [r3, #20]
 80026fc:	019b      	lsls	r3, r3, #6
 80026fe:	697a      	ldr	r2, [r7, #20]
 8002700:	4313      	orrs	r3, r2
 8002702:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	697a      	ldr	r2, [r7, #20]
 8002708:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	68fa      	ldr	r2, [r7, #12]
 800270e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685a      	ldr	r2, [r3, #4]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	693a      	ldr	r2, [r7, #16]
 800271c:	621a      	str	r2, [r3, #32]
}
 800271e:	bf00      	nop
 8002720:	371c      	adds	r7, #28
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	40010000 	.word	0x40010000

08002730 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002730:	b480      	push	{r7}
 8002732:	b087      	sub	sp, #28
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6a1b      	ldr	r3, [r3, #32]
 8002740:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	6a1b      	ldr	r3, [r3, #32]
 8002746:	f023 0201 	bic.w	r2, r3, #1
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	699b      	ldr	r3, [r3, #24]
 8002752:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800275a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	011b      	lsls	r3, r3, #4
 8002760:	693a      	ldr	r2, [r7, #16]
 8002762:	4313      	orrs	r3, r2
 8002764:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	f023 030a 	bic.w	r3, r3, #10
 800276c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	4313      	orrs	r3, r2
 8002774:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	697a      	ldr	r2, [r7, #20]
 8002780:	621a      	str	r2, [r3, #32]
}
 8002782:	bf00      	nop
 8002784:	371c      	adds	r7, #28
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr

0800278e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800278e:	b480      	push	{r7}
 8002790:	b087      	sub	sp, #28
 8002792:	af00      	add	r7, sp, #0
 8002794:	60f8      	str	r0, [r7, #12]
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	6a1b      	ldr	r3, [r3, #32]
 800279e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6a1b      	ldr	r3, [r3, #32]
 80027a4:	f023 0210 	bic.w	r2, r3, #16
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80027b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	031b      	lsls	r3, r3, #12
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80027ca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	011b      	lsls	r3, r3, #4
 80027d0:	697a      	ldr	r2, [r7, #20]
 80027d2:	4313      	orrs	r3, r2
 80027d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	693a      	ldr	r2, [r7, #16]
 80027da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	697a      	ldr	r2, [r7, #20]
 80027e0:	621a      	str	r2, [r3, #32]
}
 80027e2:	bf00      	nop
 80027e4:	371c      	adds	r7, #28
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr

080027ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80027ee:	b480      	push	{r7}
 80027f0:	b085      	sub	sp, #20
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
 80027f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002804:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002806:	683a      	ldr	r2, [r7, #0]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	4313      	orrs	r3, r2
 800280c:	f043 0307 	orr.w	r3, r3, #7
 8002810:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	68fa      	ldr	r2, [r7, #12]
 8002816:	609a      	str	r2, [r3, #8]
}
 8002818:	bf00      	nop
 800281a:	3714      	adds	r7, #20
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr

08002824 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002824:	b480      	push	{r7}
 8002826:	b087      	sub	sp, #28
 8002828:	af00      	add	r7, sp, #0
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	60b9      	str	r1, [r7, #8]
 800282e:	607a      	str	r2, [r7, #4]
 8002830:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800283e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	021a      	lsls	r2, r3, #8
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	431a      	orrs	r2, r3
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	4313      	orrs	r3, r2
 800284c:	697a      	ldr	r2, [r7, #20]
 800284e:	4313      	orrs	r3, r2
 8002850:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	697a      	ldr	r2, [r7, #20]
 8002856:	609a      	str	r2, [r3, #8]
}
 8002858:	bf00      	nop
 800285a:	371c      	adds	r7, #28
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002864:	b480      	push	{r7}
 8002866:	b087      	sub	sp, #28
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	f003 031f 	and.w	r3, r3, #31
 8002876:	2201      	movs	r2, #1
 8002878:	fa02 f303 	lsl.w	r3, r2, r3
 800287c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6a1a      	ldr	r2, [r3, #32]
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	43db      	mvns	r3, r3
 8002886:	401a      	ands	r2, r3
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6a1a      	ldr	r2, [r3, #32]
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	f003 031f 	and.w	r3, r3, #31
 8002896:	6879      	ldr	r1, [r7, #4]
 8002898:	fa01 f303 	lsl.w	r3, r1, r3
 800289c:	431a      	orrs	r2, r3
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	621a      	str	r2, [r3, #32]
}
 80028a2:	bf00      	nop
 80028a4:	371c      	adds	r7, #28
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
	...

080028b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b085      	sub	sp, #20
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d101      	bne.n	80028c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028c4:	2302      	movs	r3, #2
 80028c6:	e050      	b.n	800296a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2202      	movs	r2, #2
 80028d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	68fa      	ldr	r2, [r7, #12]
 80028f6:	4313      	orrs	r3, r2
 80028f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a1c      	ldr	r2, [pc, #112]	; (8002978 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d018      	beq.n	800293e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002914:	d013      	beq.n	800293e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a18      	ldr	r2, [pc, #96]	; (800297c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d00e      	beq.n	800293e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a16      	ldr	r2, [pc, #88]	; (8002980 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d009      	beq.n	800293e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a15      	ldr	r2, [pc, #84]	; (8002984 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d004      	beq.n	800293e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a13      	ldr	r2, [pc, #76]	; (8002988 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d10c      	bne.n	8002958 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002944:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	68ba      	ldr	r2, [r7, #8]
 800294c:	4313      	orrs	r3, r2
 800294e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	68ba      	ldr	r2, [r7, #8]
 8002956:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2201      	movs	r2, #1
 800295c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2200      	movs	r2, #0
 8002964:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3714      	adds	r7, #20
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	40010000 	.word	0x40010000
 800297c:	40000400 	.word	0x40000400
 8002980:	40000800 	.word	0x40000800
 8002984:	40000c00 	.word	0x40000c00
 8002988:	40014000 	.word	0x40014000

0800298c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d101      	bne.n	800299e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e042      	b.n	8002a24 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d106      	bne.n	80029b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f7fe f8a6 	bl	8000b04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2224      	movs	r2, #36	; 0x24
 80029bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68da      	ldr	r2, [r3, #12]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80029ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f000 fa09 	bl	8002de8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	691a      	ldr	r2, [r3, #16]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80029e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	695a      	ldr	r2, [r3, #20]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80029f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68da      	ldr	r2, [r3, #12]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a04:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2220      	movs	r2, #32
 8002a10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2220      	movs	r2, #32
 8002a18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002a22:	2300      	movs	r3, #0
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3708      	adds	r7, #8
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b08a      	sub	sp, #40	; 0x28
 8002a30:	af02      	add	r7, sp, #8
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	603b      	str	r3, [r7, #0]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	2b20      	cmp	r3, #32
 8002a4a:	d175      	bne.n	8002b38 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d002      	beq.n	8002a58 <HAL_UART_Transmit+0x2c>
 8002a52:	88fb      	ldrh	r3, [r7, #6]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d101      	bne.n	8002a5c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e06e      	b.n	8002b3a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2221      	movs	r2, #33	; 0x21
 8002a66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a6a:	f7fe fa03 	bl	8000e74 <HAL_GetTick>
 8002a6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	88fa      	ldrh	r2, [r7, #6]
 8002a74:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	88fa      	ldrh	r2, [r7, #6]
 8002a7a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a84:	d108      	bne.n	8002a98 <HAL_UART_Transmit+0x6c>
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	691b      	ldr	r3, [r3, #16]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d104      	bne.n	8002a98 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	61bb      	str	r3, [r7, #24]
 8002a96:	e003      	b.n	8002aa0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002aa0:	e02e      	b.n	8002b00 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	9300      	str	r3, [sp, #0]
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	2180      	movs	r1, #128	; 0x80
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f000 f8df 	bl	8002c70 <UART_WaitOnFlagUntilTimeout>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d005      	beq.n	8002ac4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2220      	movs	r2, #32
 8002abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e03a      	b.n	8002b3a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d10b      	bne.n	8002ae2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	881b      	ldrh	r3, [r3, #0]
 8002ace:	461a      	mov	r2, r3
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ad8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	3302      	adds	r3, #2
 8002ade:	61bb      	str	r3, [r7, #24]
 8002ae0:	e007      	b.n	8002af2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	781a      	ldrb	r2, [r3, #0]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	3301      	adds	r3, #1
 8002af0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	3b01      	subs	r3, #1
 8002afa:	b29a      	uxth	r2, r3
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d1cb      	bne.n	8002aa2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	9300      	str	r3, [sp, #0]
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	2200      	movs	r2, #0
 8002b12:	2140      	movs	r1, #64	; 0x40
 8002b14:	68f8      	ldr	r0, [r7, #12]
 8002b16:	f000 f8ab 	bl	8002c70 <UART_WaitOnFlagUntilTimeout>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d005      	beq.n	8002b2c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2220      	movs	r2, #32
 8002b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e006      	b.n	8002b3a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2220      	movs	r2, #32
 8002b30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002b34:	2300      	movs	r3, #0
 8002b36:	e000      	b.n	8002b3a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002b38:	2302      	movs	r3, #2
  }
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3720      	adds	r7, #32
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}

08002b42 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b42:	b580      	push	{r7, lr}
 8002b44:	b08a      	sub	sp, #40	; 0x28
 8002b46:	af02      	add	r7, sp, #8
 8002b48:	60f8      	str	r0, [r7, #12]
 8002b4a:	60b9      	str	r1, [r7, #8]
 8002b4c:	603b      	str	r3, [r7, #0]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b52:	2300      	movs	r3, #0
 8002b54:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	2b20      	cmp	r3, #32
 8002b60:	f040 8081 	bne.w	8002c66 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d002      	beq.n	8002b70 <HAL_UART_Receive+0x2e>
 8002b6a:	88fb      	ldrh	r3, [r7, #6]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d101      	bne.n	8002b74 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e079      	b.n	8002c68 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2200      	movs	r2, #0
 8002b78:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2222      	movs	r2, #34	; 0x22
 8002b7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2200      	movs	r2, #0
 8002b86:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b88:	f7fe f974 	bl	8000e74 <HAL_GetTick>
 8002b8c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	88fa      	ldrh	r2, [r7, #6]
 8002b92:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	88fa      	ldrh	r2, [r7, #6]
 8002b98:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ba2:	d108      	bne.n	8002bb6 <HAL_UART_Receive+0x74>
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d104      	bne.n	8002bb6 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002bac:	2300      	movs	r3, #0
 8002bae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	61bb      	str	r3, [r7, #24]
 8002bb4:	e003      	b.n	8002bbe <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002bbe:	e047      	b.n	8002c50 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	2120      	movs	r1, #32
 8002bca:	68f8      	ldr	r0, [r7, #12]
 8002bcc:	f000 f850 	bl	8002c70 <UART_WaitOnFlagUntilTimeout>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d005      	beq.n	8002be2 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2220      	movs	r2, #32
 8002bda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e042      	b.n	8002c68 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d10c      	bne.n	8002c02 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	69bb      	ldr	r3, [r7, #24]
 8002bf8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002bfa:	69bb      	ldr	r3, [r7, #24]
 8002bfc:	3302      	adds	r3, #2
 8002bfe:	61bb      	str	r3, [r7, #24]
 8002c00:	e01f      	b.n	8002c42 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c0a:	d007      	beq.n	8002c1c <HAL_UART_Receive+0xda>
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d10a      	bne.n	8002c2a <HAL_UART_Receive+0xe8>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	691b      	ldr	r3, [r3, #16]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d106      	bne.n	8002c2a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	b2da      	uxtb	r2, r3
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	701a      	strb	r2, [r3, #0]
 8002c28:	e008      	b.n	8002c3c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c36:	b2da      	uxtb	r2, r3
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	3301      	adds	r3, #1
 8002c40:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	3b01      	subs	r3, #1
 8002c4a:	b29a      	uxth	r2, r3
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d1b2      	bne.n	8002bc0 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2220      	movs	r2, #32
 8002c5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8002c62:	2300      	movs	r3, #0
 8002c64:	e000      	b.n	8002c68 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002c66:	2302      	movs	r3, #2
  }
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3720      	adds	r7, #32
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	603b      	str	r3, [r7, #0]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c80:	e03b      	b.n	8002cfa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c82:	6a3b      	ldr	r3, [r7, #32]
 8002c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c88:	d037      	beq.n	8002cfa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c8a:	f7fe f8f3 	bl	8000e74 <HAL_GetTick>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	6a3a      	ldr	r2, [r7, #32]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d302      	bcc.n	8002ca0 <UART_WaitOnFlagUntilTimeout+0x30>
 8002c9a:	6a3b      	ldr	r3, [r7, #32]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d101      	bne.n	8002ca4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e03a      	b.n	8002d1a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	f003 0304 	and.w	r3, r3, #4
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d023      	beq.n	8002cfa <UART_WaitOnFlagUntilTimeout+0x8a>
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	2b80      	cmp	r3, #128	; 0x80
 8002cb6:	d020      	beq.n	8002cfa <UART_WaitOnFlagUntilTimeout+0x8a>
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	2b40      	cmp	r3, #64	; 0x40
 8002cbc:	d01d      	beq.n	8002cfa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0308 	and.w	r3, r3, #8
 8002cc8:	2b08      	cmp	r3, #8
 8002cca:	d116      	bne.n	8002cfa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002ccc:	2300      	movs	r3, #0
 8002cce:	617b      	str	r3, [r7, #20]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	617b      	str	r3, [r7, #20]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	617b      	str	r3, [r7, #20]
 8002ce0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ce2:	68f8      	ldr	r0, [r7, #12]
 8002ce4:	f000 f81d 	bl	8002d22 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2208      	movs	r2, #8
 8002cec:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e00f      	b.n	8002d1a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	4013      	ands	r3, r2
 8002d04:	68ba      	ldr	r2, [r7, #8]
 8002d06:	429a      	cmp	r2, r3
 8002d08:	bf0c      	ite	eq
 8002d0a:	2301      	moveq	r3, #1
 8002d0c:	2300      	movne	r3, #0
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	461a      	mov	r2, r3
 8002d12:	79fb      	ldrb	r3, [r7, #7]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d0b4      	beq.n	8002c82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d18:	2300      	movs	r3, #0
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3718      	adds	r7, #24
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d22:	b480      	push	{r7}
 8002d24:	b095      	sub	sp, #84	; 0x54
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	330c      	adds	r3, #12
 8002d30:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d34:	e853 3f00 	ldrex	r3, [r3]
 8002d38:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d3c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002d40:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	330c      	adds	r3, #12
 8002d48:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d4a:	643a      	str	r2, [r7, #64]	; 0x40
 8002d4c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d4e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002d50:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002d52:	e841 2300 	strex	r3, r2, [r1]
 8002d56:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d1e5      	bne.n	8002d2a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	3314      	adds	r3, #20
 8002d64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d66:	6a3b      	ldr	r3, [r7, #32]
 8002d68:	e853 3f00 	ldrex	r3, [r3]
 8002d6c:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	f023 0301 	bic.w	r3, r3, #1
 8002d74:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	3314      	adds	r3, #20
 8002d7c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d7e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002d80:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d82:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d86:	e841 2300 	strex	r3, r2, [r1]
 8002d8a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1e5      	bne.n	8002d5e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d119      	bne.n	8002dce <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	330c      	adds	r3, #12
 8002da0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	e853 3f00 	ldrex	r3, [r3]
 8002da8:	60bb      	str	r3, [r7, #8]
   return(result);
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	f023 0310 	bic.w	r3, r3, #16
 8002db0:	647b      	str	r3, [r7, #68]	; 0x44
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	330c      	adds	r3, #12
 8002db8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002dba:	61ba      	str	r2, [r7, #24]
 8002dbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dbe:	6979      	ldr	r1, [r7, #20]
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	e841 2300 	strex	r3, r2, [r1]
 8002dc6:	613b      	str	r3, [r7, #16]
   return(result);
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d1e5      	bne.n	8002d9a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2220      	movs	r2, #32
 8002dd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002ddc:	bf00      	nop
 8002dde:	3754      	adds	r7, #84	; 0x54
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002de8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dec:	b0c0      	sub	sp, #256	; 0x100
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	691b      	ldr	r3, [r3, #16]
 8002dfc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e04:	68d9      	ldr	r1, [r3, #12]
 8002e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	ea40 0301 	orr.w	r3, r0, r1
 8002e10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e16:	689a      	ldr	r2, [r3, #8]
 8002e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	431a      	orrs	r2, r3
 8002e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e24:	695b      	ldr	r3, [r3, #20]
 8002e26:	431a      	orrs	r2, r3
 8002e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e2c:	69db      	ldr	r3, [r3, #28]
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002e40:	f021 010c 	bic.w	r1, r1, #12
 8002e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002e4e:	430b      	orrs	r3, r1
 8002e50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	695b      	ldr	r3, [r3, #20]
 8002e5a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e62:	6999      	ldr	r1, [r3, #24]
 8002e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	ea40 0301 	orr.w	r3, r0, r1
 8002e6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	4b8f      	ldr	r3, [pc, #572]	; (80030b4 <UART_SetConfig+0x2cc>)
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d005      	beq.n	8002e88 <UART_SetConfig+0xa0>
 8002e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	4b8d      	ldr	r3, [pc, #564]	; (80030b8 <UART_SetConfig+0x2d0>)
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d104      	bne.n	8002e92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002e88:	f7fe ff44 	bl	8001d14 <HAL_RCC_GetPCLK2Freq>
 8002e8c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002e90:	e003      	b.n	8002e9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e92:	f7fe ff2b 	bl	8001cec <HAL_RCC_GetPCLK1Freq>
 8002e96:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e9e:	69db      	ldr	r3, [r3, #28]
 8002ea0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ea4:	f040 810c 	bne.w	80030c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ea8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002eac:	2200      	movs	r2, #0
 8002eae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002eb2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002eb6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002eba:	4622      	mov	r2, r4
 8002ebc:	462b      	mov	r3, r5
 8002ebe:	1891      	adds	r1, r2, r2
 8002ec0:	65b9      	str	r1, [r7, #88]	; 0x58
 8002ec2:	415b      	adcs	r3, r3
 8002ec4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002ec6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002eca:	4621      	mov	r1, r4
 8002ecc:	eb12 0801 	adds.w	r8, r2, r1
 8002ed0:	4629      	mov	r1, r5
 8002ed2:	eb43 0901 	adc.w	r9, r3, r1
 8002ed6:	f04f 0200 	mov.w	r2, #0
 8002eda:	f04f 0300 	mov.w	r3, #0
 8002ede:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ee2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ee6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002eea:	4690      	mov	r8, r2
 8002eec:	4699      	mov	r9, r3
 8002eee:	4623      	mov	r3, r4
 8002ef0:	eb18 0303 	adds.w	r3, r8, r3
 8002ef4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002ef8:	462b      	mov	r3, r5
 8002efa:	eb49 0303 	adc.w	r3, r9, r3
 8002efe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002f02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002f0e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002f12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002f16:	460b      	mov	r3, r1
 8002f18:	18db      	adds	r3, r3, r3
 8002f1a:	653b      	str	r3, [r7, #80]	; 0x50
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	eb42 0303 	adc.w	r3, r2, r3
 8002f22:	657b      	str	r3, [r7, #84]	; 0x54
 8002f24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002f28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002f2c:	f7fd f9a8 	bl	8000280 <__aeabi_uldivmod>
 8002f30:	4602      	mov	r2, r0
 8002f32:	460b      	mov	r3, r1
 8002f34:	4b61      	ldr	r3, [pc, #388]	; (80030bc <UART_SetConfig+0x2d4>)
 8002f36:	fba3 2302 	umull	r2, r3, r3, r2
 8002f3a:	095b      	lsrs	r3, r3, #5
 8002f3c:	011c      	lsls	r4, r3, #4
 8002f3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f42:	2200      	movs	r2, #0
 8002f44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002f48:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002f4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002f50:	4642      	mov	r2, r8
 8002f52:	464b      	mov	r3, r9
 8002f54:	1891      	adds	r1, r2, r2
 8002f56:	64b9      	str	r1, [r7, #72]	; 0x48
 8002f58:	415b      	adcs	r3, r3
 8002f5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002f60:	4641      	mov	r1, r8
 8002f62:	eb12 0a01 	adds.w	sl, r2, r1
 8002f66:	4649      	mov	r1, r9
 8002f68:	eb43 0b01 	adc.w	fp, r3, r1
 8002f6c:	f04f 0200 	mov.w	r2, #0
 8002f70:	f04f 0300 	mov.w	r3, #0
 8002f74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002f78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002f7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f80:	4692      	mov	sl, r2
 8002f82:	469b      	mov	fp, r3
 8002f84:	4643      	mov	r3, r8
 8002f86:	eb1a 0303 	adds.w	r3, sl, r3
 8002f8a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002f8e:	464b      	mov	r3, r9
 8002f90:	eb4b 0303 	adc.w	r3, fp, r3
 8002f94:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002fa4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002fa8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002fac:	460b      	mov	r3, r1
 8002fae:	18db      	adds	r3, r3, r3
 8002fb0:	643b      	str	r3, [r7, #64]	; 0x40
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	eb42 0303 	adc.w	r3, r2, r3
 8002fb8:	647b      	str	r3, [r7, #68]	; 0x44
 8002fba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002fbe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002fc2:	f7fd f95d 	bl	8000280 <__aeabi_uldivmod>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	460b      	mov	r3, r1
 8002fca:	4611      	mov	r1, r2
 8002fcc:	4b3b      	ldr	r3, [pc, #236]	; (80030bc <UART_SetConfig+0x2d4>)
 8002fce:	fba3 2301 	umull	r2, r3, r3, r1
 8002fd2:	095b      	lsrs	r3, r3, #5
 8002fd4:	2264      	movs	r2, #100	; 0x64
 8002fd6:	fb02 f303 	mul.w	r3, r2, r3
 8002fda:	1acb      	subs	r3, r1, r3
 8002fdc:	00db      	lsls	r3, r3, #3
 8002fde:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002fe2:	4b36      	ldr	r3, [pc, #216]	; (80030bc <UART_SetConfig+0x2d4>)
 8002fe4:	fba3 2302 	umull	r2, r3, r3, r2
 8002fe8:	095b      	lsrs	r3, r3, #5
 8002fea:	005b      	lsls	r3, r3, #1
 8002fec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002ff0:	441c      	add	r4, r3
 8002ff2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002ffc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003000:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003004:	4642      	mov	r2, r8
 8003006:	464b      	mov	r3, r9
 8003008:	1891      	adds	r1, r2, r2
 800300a:	63b9      	str	r1, [r7, #56]	; 0x38
 800300c:	415b      	adcs	r3, r3
 800300e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003010:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003014:	4641      	mov	r1, r8
 8003016:	1851      	adds	r1, r2, r1
 8003018:	6339      	str	r1, [r7, #48]	; 0x30
 800301a:	4649      	mov	r1, r9
 800301c:	414b      	adcs	r3, r1
 800301e:	637b      	str	r3, [r7, #52]	; 0x34
 8003020:	f04f 0200 	mov.w	r2, #0
 8003024:	f04f 0300 	mov.w	r3, #0
 8003028:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800302c:	4659      	mov	r1, fp
 800302e:	00cb      	lsls	r3, r1, #3
 8003030:	4651      	mov	r1, sl
 8003032:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003036:	4651      	mov	r1, sl
 8003038:	00ca      	lsls	r2, r1, #3
 800303a:	4610      	mov	r0, r2
 800303c:	4619      	mov	r1, r3
 800303e:	4603      	mov	r3, r0
 8003040:	4642      	mov	r2, r8
 8003042:	189b      	adds	r3, r3, r2
 8003044:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003048:	464b      	mov	r3, r9
 800304a:	460a      	mov	r2, r1
 800304c:	eb42 0303 	adc.w	r3, r2, r3
 8003050:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003060:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003064:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003068:	460b      	mov	r3, r1
 800306a:	18db      	adds	r3, r3, r3
 800306c:	62bb      	str	r3, [r7, #40]	; 0x28
 800306e:	4613      	mov	r3, r2
 8003070:	eb42 0303 	adc.w	r3, r2, r3
 8003074:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003076:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800307a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800307e:	f7fd f8ff 	bl	8000280 <__aeabi_uldivmod>
 8003082:	4602      	mov	r2, r0
 8003084:	460b      	mov	r3, r1
 8003086:	4b0d      	ldr	r3, [pc, #52]	; (80030bc <UART_SetConfig+0x2d4>)
 8003088:	fba3 1302 	umull	r1, r3, r3, r2
 800308c:	095b      	lsrs	r3, r3, #5
 800308e:	2164      	movs	r1, #100	; 0x64
 8003090:	fb01 f303 	mul.w	r3, r1, r3
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	3332      	adds	r3, #50	; 0x32
 800309a:	4a08      	ldr	r2, [pc, #32]	; (80030bc <UART_SetConfig+0x2d4>)
 800309c:	fba2 2303 	umull	r2, r3, r2, r3
 80030a0:	095b      	lsrs	r3, r3, #5
 80030a2:	f003 0207 	and.w	r2, r3, #7
 80030a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4422      	add	r2, r4
 80030ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80030b0:	e106      	b.n	80032c0 <UART_SetConfig+0x4d8>
 80030b2:	bf00      	nop
 80030b4:	40011000 	.word	0x40011000
 80030b8:	40011400 	.word	0x40011400
 80030bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80030c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80030c4:	2200      	movs	r2, #0
 80030c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80030ca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80030ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80030d2:	4642      	mov	r2, r8
 80030d4:	464b      	mov	r3, r9
 80030d6:	1891      	adds	r1, r2, r2
 80030d8:	6239      	str	r1, [r7, #32]
 80030da:	415b      	adcs	r3, r3
 80030dc:	627b      	str	r3, [r7, #36]	; 0x24
 80030de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80030e2:	4641      	mov	r1, r8
 80030e4:	1854      	adds	r4, r2, r1
 80030e6:	4649      	mov	r1, r9
 80030e8:	eb43 0501 	adc.w	r5, r3, r1
 80030ec:	f04f 0200 	mov.w	r2, #0
 80030f0:	f04f 0300 	mov.w	r3, #0
 80030f4:	00eb      	lsls	r3, r5, #3
 80030f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030fa:	00e2      	lsls	r2, r4, #3
 80030fc:	4614      	mov	r4, r2
 80030fe:	461d      	mov	r5, r3
 8003100:	4643      	mov	r3, r8
 8003102:	18e3      	adds	r3, r4, r3
 8003104:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003108:	464b      	mov	r3, r9
 800310a:	eb45 0303 	adc.w	r3, r5, r3
 800310e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800311e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003122:	f04f 0200 	mov.w	r2, #0
 8003126:	f04f 0300 	mov.w	r3, #0
 800312a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800312e:	4629      	mov	r1, r5
 8003130:	008b      	lsls	r3, r1, #2
 8003132:	4621      	mov	r1, r4
 8003134:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003138:	4621      	mov	r1, r4
 800313a:	008a      	lsls	r2, r1, #2
 800313c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003140:	f7fd f89e 	bl	8000280 <__aeabi_uldivmod>
 8003144:	4602      	mov	r2, r0
 8003146:	460b      	mov	r3, r1
 8003148:	4b60      	ldr	r3, [pc, #384]	; (80032cc <UART_SetConfig+0x4e4>)
 800314a:	fba3 2302 	umull	r2, r3, r3, r2
 800314e:	095b      	lsrs	r3, r3, #5
 8003150:	011c      	lsls	r4, r3, #4
 8003152:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003156:	2200      	movs	r2, #0
 8003158:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800315c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003160:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003164:	4642      	mov	r2, r8
 8003166:	464b      	mov	r3, r9
 8003168:	1891      	adds	r1, r2, r2
 800316a:	61b9      	str	r1, [r7, #24]
 800316c:	415b      	adcs	r3, r3
 800316e:	61fb      	str	r3, [r7, #28]
 8003170:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003174:	4641      	mov	r1, r8
 8003176:	1851      	adds	r1, r2, r1
 8003178:	6139      	str	r1, [r7, #16]
 800317a:	4649      	mov	r1, r9
 800317c:	414b      	adcs	r3, r1
 800317e:	617b      	str	r3, [r7, #20]
 8003180:	f04f 0200 	mov.w	r2, #0
 8003184:	f04f 0300 	mov.w	r3, #0
 8003188:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800318c:	4659      	mov	r1, fp
 800318e:	00cb      	lsls	r3, r1, #3
 8003190:	4651      	mov	r1, sl
 8003192:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003196:	4651      	mov	r1, sl
 8003198:	00ca      	lsls	r2, r1, #3
 800319a:	4610      	mov	r0, r2
 800319c:	4619      	mov	r1, r3
 800319e:	4603      	mov	r3, r0
 80031a0:	4642      	mov	r2, r8
 80031a2:	189b      	adds	r3, r3, r2
 80031a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80031a8:	464b      	mov	r3, r9
 80031aa:	460a      	mov	r2, r1
 80031ac:	eb42 0303 	adc.w	r3, r2, r3
 80031b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80031b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	67bb      	str	r3, [r7, #120]	; 0x78
 80031be:	67fa      	str	r2, [r7, #124]	; 0x7c
 80031c0:	f04f 0200 	mov.w	r2, #0
 80031c4:	f04f 0300 	mov.w	r3, #0
 80031c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80031cc:	4649      	mov	r1, r9
 80031ce:	008b      	lsls	r3, r1, #2
 80031d0:	4641      	mov	r1, r8
 80031d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031d6:	4641      	mov	r1, r8
 80031d8:	008a      	lsls	r2, r1, #2
 80031da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80031de:	f7fd f84f 	bl	8000280 <__aeabi_uldivmod>
 80031e2:	4602      	mov	r2, r0
 80031e4:	460b      	mov	r3, r1
 80031e6:	4611      	mov	r1, r2
 80031e8:	4b38      	ldr	r3, [pc, #224]	; (80032cc <UART_SetConfig+0x4e4>)
 80031ea:	fba3 2301 	umull	r2, r3, r3, r1
 80031ee:	095b      	lsrs	r3, r3, #5
 80031f0:	2264      	movs	r2, #100	; 0x64
 80031f2:	fb02 f303 	mul.w	r3, r2, r3
 80031f6:	1acb      	subs	r3, r1, r3
 80031f8:	011b      	lsls	r3, r3, #4
 80031fa:	3332      	adds	r3, #50	; 0x32
 80031fc:	4a33      	ldr	r2, [pc, #204]	; (80032cc <UART_SetConfig+0x4e4>)
 80031fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003202:	095b      	lsrs	r3, r3, #5
 8003204:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003208:	441c      	add	r4, r3
 800320a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800320e:	2200      	movs	r2, #0
 8003210:	673b      	str	r3, [r7, #112]	; 0x70
 8003212:	677a      	str	r2, [r7, #116]	; 0x74
 8003214:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003218:	4642      	mov	r2, r8
 800321a:	464b      	mov	r3, r9
 800321c:	1891      	adds	r1, r2, r2
 800321e:	60b9      	str	r1, [r7, #8]
 8003220:	415b      	adcs	r3, r3
 8003222:	60fb      	str	r3, [r7, #12]
 8003224:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003228:	4641      	mov	r1, r8
 800322a:	1851      	adds	r1, r2, r1
 800322c:	6039      	str	r1, [r7, #0]
 800322e:	4649      	mov	r1, r9
 8003230:	414b      	adcs	r3, r1
 8003232:	607b      	str	r3, [r7, #4]
 8003234:	f04f 0200 	mov.w	r2, #0
 8003238:	f04f 0300 	mov.w	r3, #0
 800323c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003240:	4659      	mov	r1, fp
 8003242:	00cb      	lsls	r3, r1, #3
 8003244:	4651      	mov	r1, sl
 8003246:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800324a:	4651      	mov	r1, sl
 800324c:	00ca      	lsls	r2, r1, #3
 800324e:	4610      	mov	r0, r2
 8003250:	4619      	mov	r1, r3
 8003252:	4603      	mov	r3, r0
 8003254:	4642      	mov	r2, r8
 8003256:	189b      	adds	r3, r3, r2
 8003258:	66bb      	str	r3, [r7, #104]	; 0x68
 800325a:	464b      	mov	r3, r9
 800325c:	460a      	mov	r2, r1
 800325e:	eb42 0303 	adc.w	r3, r2, r3
 8003262:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	663b      	str	r3, [r7, #96]	; 0x60
 800326e:	667a      	str	r2, [r7, #100]	; 0x64
 8003270:	f04f 0200 	mov.w	r2, #0
 8003274:	f04f 0300 	mov.w	r3, #0
 8003278:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800327c:	4649      	mov	r1, r9
 800327e:	008b      	lsls	r3, r1, #2
 8003280:	4641      	mov	r1, r8
 8003282:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003286:	4641      	mov	r1, r8
 8003288:	008a      	lsls	r2, r1, #2
 800328a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800328e:	f7fc fff7 	bl	8000280 <__aeabi_uldivmod>
 8003292:	4602      	mov	r2, r0
 8003294:	460b      	mov	r3, r1
 8003296:	4b0d      	ldr	r3, [pc, #52]	; (80032cc <UART_SetConfig+0x4e4>)
 8003298:	fba3 1302 	umull	r1, r3, r3, r2
 800329c:	095b      	lsrs	r3, r3, #5
 800329e:	2164      	movs	r1, #100	; 0x64
 80032a0:	fb01 f303 	mul.w	r3, r1, r3
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	011b      	lsls	r3, r3, #4
 80032a8:	3332      	adds	r3, #50	; 0x32
 80032aa:	4a08      	ldr	r2, [pc, #32]	; (80032cc <UART_SetConfig+0x4e4>)
 80032ac:	fba2 2303 	umull	r2, r3, r2, r3
 80032b0:	095b      	lsrs	r3, r3, #5
 80032b2:	f003 020f 	and.w	r2, r3, #15
 80032b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4422      	add	r2, r4
 80032be:	609a      	str	r2, [r3, #8]
}
 80032c0:	bf00      	nop
 80032c2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80032c6:	46bd      	mov	sp, r7
 80032c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032cc:	51eb851f 	.word	0x51eb851f

080032d0 <std>:
 80032d0:	2300      	movs	r3, #0
 80032d2:	b510      	push	{r4, lr}
 80032d4:	4604      	mov	r4, r0
 80032d6:	e9c0 3300 	strd	r3, r3, [r0]
 80032da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80032de:	6083      	str	r3, [r0, #8]
 80032e0:	8181      	strh	r1, [r0, #12]
 80032e2:	6643      	str	r3, [r0, #100]	; 0x64
 80032e4:	81c2      	strh	r2, [r0, #14]
 80032e6:	6183      	str	r3, [r0, #24]
 80032e8:	4619      	mov	r1, r3
 80032ea:	2208      	movs	r2, #8
 80032ec:	305c      	adds	r0, #92	; 0x5c
 80032ee:	f000 fad7 	bl	80038a0 <memset>
 80032f2:	4b0d      	ldr	r3, [pc, #52]	; (8003328 <std+0x58>)
 80032f4:	6263      	str	r3, [r4, #36]	; 0x24
 80032f6:	4b0d      	ldr	r3, [pc, #52]	; (800332c <std+0x5c>)
 80032f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80032fa:	4b0d      	ldr	r3, [pc, #52]	; (8003330 <std+0x60>)
 80032fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80032fe:	4b0d      	ldr	r3, [pc, #52]	; (8003334 <std+0x64>)
 8003300:	6323      	str	r3, [r4, #48]	; 0x30
 8003302:	4b0d      	ldr	r3, [pc, #52]	; (8003338 <std+0x68>)
 8003304:	6224      	str	r4, [r4, #32]
 8003306:	429c      	cmp	r4, r3
 8003308:	d006      	beq.n	8003318 <std+0x48>
 800330a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800330e:	4294      	cmp	r4, r2
 8003310:	d002      	beq.n	8003318 <std+0x48>
 8003312:	33d0      	adds	r3, #208	; 0xd0
 8003314:	429c      	cmp	r4, r3
 8003316:	d105      	bne.n	8003324 <std+0x54>
 8003318:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800331c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003320:	f000 bb36 	b.w	8003990 <__retarget_lock_init_recursive>
 8003324:	bd10      	pop	{r4, pc}
 8003326:	bf00      	nop
 8003328:	080036f1 	.word	0x080036f1
 800332c:	08003713 	.word	0x08003713
 8003330:	0800374b 	.word	0x0800374b
 8003334:	0800376f 	.word	0x0800376f
 8003338:	2000011c 	.word	0x2000011c

0800333c <stdio_exit_handler>:
 800333c:	4a02      	ldr	r2, [pc, #8]	; (8003348 <stdio_exit_handler+0xc>)
 800333e:	4903      	ldr	r1, [pc, #12]	; (800334c <stdio_exit_handler+0x10>)
 8003340:	4803      	ldr	r0, [pc, #12]	; (8003350 <stdio_exit_handler+0x14>)
 8003342:	f000 b869 	b.w	8003418 <_fwalk_sglue>
 8003346:	bf00      	nop
 8003348:	2000000c 	.word	0x2000000c
 800334c:	08004b05 	.word	0x08004b05
 8003350:	20000018 	.word	0x20000018

08003354 <cleanup_stdio>:
 8003354:	6841      	ldr	r1, [r0, #4]
 8003356:	4b0c      	ldr	r3, [pc, #48]	; (8003388 <cleanup_stdio+0x34>)
 8003358:	4299      	cmp	r1, r3
 800335a:	b510      	push	{r4, lr}
 800335c:	4604      	mov	r4, r0
 800335e:	d001      	beq.n	8003364 <cleanup_stdio+0x10>
 8003360:	f001 fbd0 	bl	8004b04 <_fflush_r>
 8003364:	68a1      	ldr	r1, [r4, #8]
 8003366:	4b09      	ldr	r3, [pc, #36]	; (800338c <cleanup_stdio+0x38>)
 8003368:	4299      	cmp	r1, r3
 800336a:	d002      	beq.n	8003372 <cleanup_stdio+0x1e>
 800336c:	4620      	mov	r0, r4
 800336e:	f001 fbc9 	bl	8004b04 <_fflush_r>
 8003372:	68e1      	ldr	r1, [r4, #12]
 8003374:	4b06      	ldr	r3, [pc, #24]	; (8003390 <cleanup_stdio+0x3c>)
 8003376:	4299      	cmp	r1, r3
 8003378:	d004      	beq.n	8003384 <cleanup_stdio+0x30>
 800337a:	4620      	mov	r0, r4
 800337c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003380:	f001 bbc0 	b.w	8004b04 <_fflush_r>
 8003384:	bd10      	pop	{r4, pc}
 8003386:	bf00      	nop
 8003388:	2000011c 	.word	0x2000011c
 800338c:	20000184 	.word	0x20000184
 8003390:	200001ec 	.word	0x200001ec

08003394 <global_stdio_init.part.0>:
 8003394:	b510      	push	{r4, lr}
 8003396:	4b0b      	ldr	r3, [pc, #44]	; (80033c4 <global_stdio_init.part.0+0x30>)
 8003398:	4c0b      	ldr	r4, [pc, #44]	; (80033c8 <global_stdio_init.part.0+0x34>)
 800339a:	4a0c      	ldr	r2, [pc, #48]	; (80033cc <global_stdio_init.part.0+0x38>)
 800339c:	601a      	str	r2, [r3, #0]
 800339e:	4620      	mov	r0, r4
 80033a0:	2200      	movs	r2, #0
 80033a2:	2104      	movs	r1, #4
 80033a4:	f7ff ff94 	bl	80032d0 <std>
 80033a8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80033ac:	2201      	movs	r2, #1
 80033ae:	2109      	movs	r1, #9
 80033b0:	f7ff ff8e 	bl	80032d0 <std>
 80033b4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80033b8:	2202      	movs	r2, #2
 80033ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033be:	2112      	movs	r1, #18
 80033c0:	f7ff bf86 	b.w	80032d0 <std>
 80033c4:	20000254 	.word	0x20000254
 80033c8:	2000011c 	.word	0x2000011c
 80033cc:	0800333d 	.word	0x0800333d

080033d0 <__sfp_lock_acquire>:
 80033d0:	4801      	ldr	r0, [pc, #4]	; (80033d8 <__sfp_lock_acquire+0x8>)
 80033d2:	f000 bade 	b.w	8003992 <__retarget_lock_acquire_recursive>
 80033d6:	bf00      	nop
 80033d8:	2000025d 	.word	0x2000025d

080033dc <__sfp_lock_release>:
 80033dc:	4801      	ldr	r0, [pc, #4]	; (80033e4 <__sfp_lock_release+0x8>)
 80033de:	f000 bad9 	b.w	8003994 <__retarget_lock_release_recursive>
 80033e2:	bf00      	nop
 80033e4:	2000025d 	.word	0x2000025d

080033e8 <__sinit>:
 80033e8:	b510      	push	{r4, lr}
 80033ea:	4604      	mov	r4, r0
 80033ec:	f7ff fff0 	bl	80033d0 <__sfp_lock_acquire>
 80033f0:	6a23      	ldr	r3, [r4, #32]
 80033f2:	b11b      	cbz	r3, 80033fc <__sinit+0x14>
 80033f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033f8:	f7ff bff0 	b.w	80033dc <__sfp_lock_release>
 80033fc:	4b04      	ldr	r3, [pc, #16]	; (8003410 <__sinit+0x28>)
 80033fe:	6223      	str	r3, [r4, #32]
 8003400:	4b04      	ldr	r3, [pc, #16]	; (8003414 <__sinit+0x2c>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d1f5      	bne.n	80033f4 <__sinit+0xc>
 8003408:	f7ff ffc4 	bl	8003394 <global_stdio_init.part.0>
 800340c:	e7f2      	b.n	80033f4 <__sinit+0xc>
 800340e:	bf00      	nop
 8003410:	08003355 	.word	0x08003355
 8003414:	20000254 	.word	0x20000254

08003418 <_fwalk_sglue>:
 8003418:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800341c:	4607      	mov	r7, r0
 800341e:	4688      	mov	r8, r1
 8003420:	4614      	mov	r4, r2
 8003422:	2600      	movs	r6, #0
 8003424:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003428:	f1b9 0901 	subs.w	r9, r9, #1
 800342c:	d505      	bpl.n	800343a <_fwalk_sglue+0x22>
 800342e:	6824      	ldr	r4, [r4, #0]
 8003430:	2c00      	cmp	r4, #0
 8003432:	d1f7      	bne.n	8003424 <_fwalk_sglue+0xc>
 8003434:	4630      	mov	r0, r6
 8003436:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800343a:	89ab      	ldrh	r3, [r5, #12]
 800343c:	2b01      	cmp	r3, #1
 800343e:	d907      	bls.n	8003450 <_fwalk_sglue+0x38>
 8003440:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003444:	3301      	adds	r3, #1
 8003446:	d003      	beq.n	8003450 <_fwalk_sglue+0x38>
 8003448:	4629      	mov	r1, r5
 800344a:	4638      	mov	r0, r7
 800344c:	47c0      	blx	r8
 800344e:	4306      	orrs	r6, r0
 8003450:	3568      	adds	r5, #104	; 0x68
 8003452:	e7e9      	b.n	8003428 <_fwalk_sglue+0x10>

08003454 <iprintf>:
 8003454:	b40f      	push	{r0, r1, r2, r3}
 8003456:	b507      	push	{r0, r1, r2, lr}
 8003458:	4906      	ldr	r1, [pc, #24]	; (8003474 <iprintf+0x20>)
 800345a:	ab04      	add	r3, sp, #16
 800345c:	6808      	ldr	r0, [r1, #0]
 800345e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003462:	6881      	ldr	r1, [r0, #8]
 8003464:	9301      	str	r3, [sp, #4]
 8003466:	f000 fd19 	bl	8003e9c <_vfiprintf_r>
 800346a:	b003      	add	sp, #12
 800346c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003470:	b004      	add	sp, #16
 8003472:	4770      	bx	lr
 8003474:	20000064 	.word	0x20000064

08003478 <_puts_r>:
 8003478:	6a03      	ldr	r3, [r0, #32]
 800347a:	b570      	push	{r4, r5, r6, lr}
 800347c:	6884      	ldr	r4, [r0, #8]
 800347e:	4605      	mov	r5, r0
 8003480:	460e      	mov	r6, r1
 8003482:	b90b      	cbnz	r3, 8003488 <_puts_r+0x10>
 8003484:	f7ff ffb0 	bl	80033e8 <__sinit>
 8003488:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800348a:	07db      	lsls	r3, r3, #31
 800348c:	d405      	bmi.n	800349a <_puts_r+0x22>
 800348e:	89a3      	ldrh	r3, [r4, #12]
 8003490:	0598      	lsls	r0, r3, #22
 8003492:	d402      	bmi.n	800349a <_puts_r+0x22>
 8003494:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003496:	f000 fa7c 	bl	8003992 <__retarget_lock_acquire_recursive>
 800349a:	89a3      	ldrh	r3, [r4, #12]
 800349c:	0719      	lsls	r1, r3, #28
 800349e:	d513      	bpl.n	80034c8 <_puts_r+0x50>
 80034a0:	6923      	ldr	r3, [r4, #16]
 80034a2:	b18b      	cbz	r3, 80034c8 <_puts_r+0x50>
 80034a4:	3e01      	subs	r6, #1
 80034a6:	68a3      	ldr	r3, [r4, #8]
 80034a8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80034ac:	3b01      	subs	r3, #1
 80034ae:	60a3      	str	r3, [r4, #8]
 80034b0:	b9e9      	cbnz	r1, 80034ee <_puts_r+0x76>
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	da2e      	bge.n	8003514 <_puts_r+0x9c>
 80034b6:	4622      	mov	r2, r4
 80034b8:	210a      	movs	r1, #10
 80034ba:	4628      	mov	r0, r5
 80034bc:	f000 f95b 	bl	8003776 <__swbuf_r>
 80034c0:	3001      	adds	r0, #1
 80034c2:	d007      	beq.n	80034d4 <_puts_r+0x5c>
 80034c4:	250a      	movs	r5, #10
 80034c6:	e007      	b.n	80034d8 <_puts_r+0x60>
 80034c8:	4621      	mov	r1, r4
 80034ca:	4628      	mov	r0, r5
 80034cc:	f000 f990 	bl	80037f0 <__swsetup_r>
 80034d0:	2800      	cmp	r0, #0
 80034d2:	d0e7      	beq.n	80034a4 <_puts_r+0x2c>
 80034d4:	f04f 35ff 	mov.w	r5, #4294967295
 80034d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80034da:	07da      	lsls	r2, r3, #31
 80034dc:	d405      	bmi.n	80034ea <_puts_r+0x72>
 80034de:	89a3      	ldrh	r3, [r4, #12]
 80034e0:	059b      	lsls	r3, r3, #22
 80034e2:	d402      	bmi.n	80034ea <_puts_r+0x72>
 80034e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80034e6:	f000 fa55 	bl	8003994 <__retarget_lock_release_recursive>
 80034ea:	4628      	mov	r0, r5
 80034ec:	bd70      	pop	{r4, r5, r6, pc}
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	da04      	bge.n	80034fc <_puts_r+0x84>
 80034f2:	69a2      	ldr	r2, [r4, #24]
 80034f4:	429a      	cmp	r2, r3
 80034f6:	dc06      	bgt.n	8003506 <_puts_r+0x8e>
 80034f8:	290a      	cmp	r1, #10
 80034fa:	d004      	beq.n	8003506 <_puts_r+0x8e>
 80034fc:	6823      	ldr	r3, [r4, #0]
 80034fe:	1c5a      	adds	r2, r3, #1
 8003500:	6022      	str	r2, [r4, #0]
 8003502:	7019      	strb	r1, [r3, #0]
 8003504:	e7cf      	b.n	80034a6 <_puts_r+0x2e>
 8003506:	4622      	mov	r2, r4
 8003508:	4628      	mov	r0, r5
 800350a:	f000 f934 	bl	8003776 <__swbuf_r>
 800350e:	3001      	adds	r0, #1
 8003510:	d1c9      	bne.n	80034a6 <_puts_r+0x2e>
 8003512:	e7df      	b.n	80034d4 <_puts_r+0x5c>
 8003514:	6823      	ldr	r3, [r4, #0]
 8003516:	250a      	movs	r5, #10
 8003518:	1c5a      	adds	r2, r3, #1
 800351a:	6022      	str	r2, [r4, #0]
 800351c:	701d      	strb	r5, [r3, #0]
 800351e:	e7db      	b.n	80034d8 <_puts_r+0x60>

08003520 <puts>:
 8003520:	4b02      	ldr	r3, [pc, #8]	; (800352c <puts+0xc>)
 8003522:	4601      	mov	r1, r0
 8003524:	6818      	ldr	r0, [r3, #0]
 8003526:	f7ff bfa7 	b.w	8003478 <_puts_r>
 800352a:	bf00      	nop
 800352c:	20000064 	.word	0x20000064

08003530 <iscanf>:
 8003530:	b40f      	push	{r0, r1, r2, r3}
 8003532:	b507      	push	{r0, r1, r2, lr}
 8003534:	4906      	ldr	r1, [pc, #24]	; (8003550 <iscanf+0x20>)
 8003536:	ab04      	add	r3, sp, #16
 8003538:	6808      	ldr	r0, [r1, #0]
 800353a:	f853 2b04 	ldr.w	r2, [r3], #4
 800353e:	6841      	ldr	r1, [r0, #4]
 8003540:	9301      	str	r3, [sp, #4]
 8003542:	f001 f8f7 	bl	8004734 <_vfiscanf_r>
 8003546:	b003      	add	sp, #12
 8003548:	f85d eb04 	ldr.w	lr, [sp], #4
 800354c:	b004      	add	sp, #16
 800354e:	4770      	bx	lr
 8003550:	20000064 	.word	0x20000064

08003554 <setvbuf>:
 8003554:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003558:	461d      	mov	r5, r3
 800355a:	4b54      	ldr	r3, [pc, #336]	; (80036ac <setvbuf+0x158>)
 800355c:	681f      	ldr	r7, [r3, #0]
 800355e:	4604      	mov	r4, r0
 8003560:	460e      	mov	r6, r1
 8003562:	4690      	mov	r8, r2
 8003564:	b127      	cbz	r7, 8003570 <setvbuf+0x1c>
 8003566:	6a3b      	ldr	r3, [r7, #32]
 8003568:	b913      	cbnz	r3, 8003570 <setvbuf+0x1c>
 800356a:	4638      	mov	r0, r7
 800356c:	f7ff ff3c 	bl	80033e8 <__sinit>
 8003570:	f1b8 0f02 	cmp.w	r8, #2
 8003574:	d006      	beq.n	8003584 <setvbuf+0x30>
 8003576:	f1b8 0f01 	cmp.w	r8, #1
 800357a:	f200 8094 	bhi.w	80036a6 <setvbuf+0x152>
 800357e:	2d00      	cmp	r5, #0
 8003580:	f2c0 8091 	blt.w	80036a6 <setvbuf+0x152>
 8003584:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003586:	07da      	lsls	r2, r3, #31
 8003588:	d405      	bmi.n	8003596 <setvbuf+0x42>
 800358a:	89a3      	ldrh	r3, [r4, #12]
 800358c:	059b      	lsls	r3, r3, #22
 800358e:	d402      	bmi.n	8003596 <setvbuf+0x42>
 8003590:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003592:	f000 f9fe 	bl	8003992 <__retarget_lock_acquire_recursive>
 8003596:	4621      	mov	r1, r4
 8003598:	4638      	mov	r0, r7
 800359a:	f001 fab3 	bl	8004b04 <_fflush_r>
 800359e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80035a0:	b141      	cbz	r1, 80035b4 <setvbuf+0x60>
 80035a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80035a6:	4299      	cmp	r1, r3
 80035a8:	d002      	beq.n	80035b0 <setvbuf+0x5c>
 80035aa:	4638      	mov	r0, r7
 80035ac:	f000 f9f4 	bl	8003998 <_free_r>
 80035b0:	2300      	movs	r3, #0
 80035b2:	6363      	str	r3, [r4, #52]	; 0x34
 80035b4:	2300      	movs	r3, #0
 80035b6:	61a3      	str	r3, [r4, #24]
 80035b8:	6063      	str	r3, [r4, #4]
 80035ba:	89a3      	ldrh	r3, [r4, #12]
 80035bc:	0618      	lsls	r0, r3, #24
 80035be:	d503      	bpl.n	80035c8 <setvbuf+0x74>
 80035c0:	6921      	ldr	r1, [r4, #16]
 80035c2:	4638      	mov	r0, r7
 80035c4:	f000 f9e8 	bl	8003998 <_free_r>
 80035c8:	89a3      	ldrh	r3, [r4, #12]
 80035ca:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80035ce:	f023 0303 	bic.w	r3, r3, #3
 80035d2:	f1b8 0f02 	cmp.w	r8, #2
 80035d6:	81a3      	strh	r3, [r4, #12]
 80035d8:	d05f      	beq.n	800369a <setvbuf+0x146>
 80035da:	ab01      	add	r3, sp, #4
 80035dc:	466a      	mov	r2, sp
 80035de:	4621      	mov	r1, r4
 80035e0:	4638      	mov	r0, r7
 80035e2:	f001 fab7 	bl	8004b54 <__swhatbuf_r>
 80035e6:	89a3      	ldrh	r3, [r4, #12]
 80035e8:	4318      	orrs	r0, r3
 80035ea:	81a0      	strh	r0, [r4, #12]
 80035ec:	bb2d      	cbnz	r5, 800363a <setvbuf+0xe6>
 80035ee:	9d00      	ldr	r5, [sp, #0]
 80035f0:	4628      	mov	r0, r5
 80035f2:	f000 fa1d 	bl	8003a30 <malloc>
 80035f6:	4606      	mov	r6, r0
 80035f8:	2800      	cmp	r0, #0
 80035fa:	d150      	bne.n	800369e <setvbuf+0x14a>
 80035fc:	f8dd 9000 	ldr.w	r9, [sp]
 8003600:	45a9      	cmp	r9, r5
 8003602:	d13e      	bne.n	8003682 <setvbuf+0x12e>
 8003604:	f04f 35ff 	mov.w	r5, #4294967295
 8003608:	2200      	movs	r2, #0
 800360a:	60a2      	str	r2, [r4, #8]
 800360c:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8003610:	6022      	str	r2, [r4, #0]
 8003612:	6122      	str	r2, [r4, #16]
 8003614:	2201      	movs	r2, #1
 8003616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800361a:	6162      	str	r2, [r4, #20]
 800361c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800361e:	f043 0302 	orr.w	r3, r3, #2
 8003622:	07d1      	lsls	r1, r2, #31
 8003624:	81a3      	strh	r3, [r4, #12]
 8003626:	d404      	bmi.n	8003632 <setvbuf+0xde>
 8003628:	059b      	lsls	r3, r3, #22
 800362a:	d402      	bmi.n	8003632 <setvbuf+0xde>
 800362c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800362e:	f000 f9b1 	bl	8003994 <__retarget_lock_release_recursive>
 8003632:	4628      	mov	r0, r5
 8003634:	b003      	add	sp, #12
 8003636:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800363a:	2e00      	cmp	r6, #0
 800363c:	d0d8      	beq.n	80035f0 <setvbuf+0x9c>
 800363e:	6a3b      	ldr	r3, [r7, #32]
 8003640:	b913      	cbnz	r3, 8003648 <setvbuf+0xf4>
 8003642:	4638      	mov	r0, r7
 8003644:	f7ff fed0 	bl	80033e8 <__sinit>
 8003648:	f1b8 0f01 	cmp.w	r8, #1
 800364c:	bf08      	it	eq
 800364e:	89a3      	ldrheq	r3, [r4, #12]
 8003650:	6026      	str	r6, [r4, #0]
 8003652:	bf04      	itt	eq
 8003654:	f043 0301 	orreq.w	r3, r3, #1
 8003658:	81a3      	strheq	r3, [r4, #12]
 800365a:	89a3      	ldrh	r3, [r4, #12]
 800365c:	f013 0208 	ands.w	r2, r3, #8
 8003660:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003664:	d01d      	beq.n	80036a2 <setvbuf+0x14e>
 8003666:	07da      	lsls	r2, r3, #31
 8003668:	bf41      	itttt	mi
 800366a:	2200      	movmi	r2, #0
 800366c:	426d      	negmi	r5, r5
 800366e:	60a2      	strmi	r2, [r4, #8]
 8003670:	61a5      	strmi	r5, [r4, #24]
 8003672:	bf58      	it	pl
 8003674:	60a5      	strpl	r5, [r4, #8]
 8003676:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8003678:	f015 0501 	ands.w	r5, r5, #1
 800367c:	d0d4      	beq.n	8003628 <setvbuf+0xd4>
 800367e:	2500      	movs	r5, #0
 8003680:	e7d7      	b.n	8003632 <setvbuf+0xde>
 8003682:	4648      	mov	r0, r9
 8003684:	f000 f9d4 	bl	8003a30 <malloc>
 8003688:	4606      	mov	r6, r0
 800368a:	2800      	cmp	r0, #0
 800368c:	d0ba      	beq.n	8003604 <setvbuf+0xb0>
 800368e:	89a3      	ldrh	r3, [r4, #12]
 8003690:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003694:	81a3      	strh	r3, [r4, #12]
 8003696:	464d      	mov	r5, r9
 8003698:	e7d1      	b.n	800363e <setvbuf+0xea>
 800369a:	2500      	movs	r5, #0
 800369c:	e7b4      	b.n	8003608 <setvbuf+0xb4>
 800369e:	46a9      	mov	r9, r5
 80036a0:	e7f5      	b.n	800368e <setvbuf+0x13a>
 80036a2:	60a2      	str	r2, [r4, #8]
 80036a4:	e7e7      	b.n	8003676 <setvbuf+0x122>
 80036a6:	f04f 35ff 	mov.w	r5, #4294967295
 80036aa:	e7c2      	b.n	8003632 <setvbuf+0xde>
 80036ac:	20000064 	.word	0x20000064

080036b0 <siprintf>:
 80036b0:	b40e      	push	{r1, r2, r3}
 80036b2:	b500      	push	{lr}
 80036b4:	b09c      	sub	sp, #112	; 0x70
 80036b6:	ab1d      	add	r3, sp, #116	; 0x74
 80036b8:	9002      	str	r0, [sp, #8]
 80036ba:	9006      	str	r0, [sp, #24]
 80036bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80036c0:	4809      	ldr	r0, [pc, #36]	; (80036e8 <siprintf+0x38>)
 80036c2:	9107      	str	r1, [sp, #28]
 80036c4:	9104      	str	r1, [sp, #16]
 80036c6:	4909      	ldr	r1, [pc, #36]	; (80036ec <siprintf+0x3c>)
 80036c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80036cc:	9105      	str	r1, [sp, #20]
 80036ce:	6800      	ldr	r0, [r0, #0]
 80036d0:	9301      	str	r3, [sp, #4]
 80036d2:	a902      	add	r1, sp, #8
 80036d4:	f000 faba 	bl	8003c4c <_svfiprintf_r>
 80036d8:	9b02      	ldr	r3, [sp, #8]
 80036da:	2200      	movs	r2, #0
 80036dc:	701a      	strb	r2, [r3, #0]
 80036de:	b01c      	add	sp, #112	; 0x70
 80036e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80036e4:	b003      	add	sp, #12
 80036e6:	4770      	bx	lr
 80036e8:	20000064 	.word	0x20000064
 80036ec:	ffff0208 	.word	0xffff0208

080036f0 <__sread>:
 80036f0:	b510      	push	{r4, lr}
 80036f2:	460c      	mov	r4, r1
 80036f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036f8:	f000 f8fc 	bl	80038f4 <_read_r>
 80036fc:	2800      	cmp	r0, #0
 80036fe:	bfab      	itete	ge
 8003700:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003702:	89a3      	ldrhlt	r3, [r4, #12]
 8003704:	181b      	addge	r3, r3, r0
 8003706:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800370a:	bfac      	ite	ge
 800370c:	6563      	strge	r3, [r4, #84]	; 0x54
 800370e:	81a3      	strhlt	r3, [r4, #12]
 8003710:	bd10      	pop	{r4, pc}

08003712 <__swrite>:
 8003712:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003716:	461f      	mov	r7, r3
 8003718:	898b      	ldrh	r3, [r1, #12]
 800371a:	05db      	lsls	r3, r3, #23
 800371c:	4605      	mov	r5, r0
 800371e:	460c      	mov	r4, r1
 8003720:	4616      	mov	r6, r2
 8003722:	d505      	bpl.n	8003730 <__swrite+0x1e>
 8003724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003728:	2302      	movs	r3, #2
 800372a:	2200      	movs	r2, #0
 800372c:	f000 f8d0 	bl	80038d0 <_lseek_r>
 8003730:	89a3      	ldrh	r3, [r4, #12]
 8003732:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003736:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800373a:	81a3      	strh	r3, [r4, #12]
 800373c:	4632      	mov	r2, r6
 800373e:	463b      	mov	r3, r7
 8003740:	4628      	mov	r0, r5
 8003742:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003746:	f000 b8e7 	b.w	8003918 <_write_r>

0800374a <__sseek>:
 800374a:	b510      	push	{r4, lr}
 800374c:	460c      	mov	r4, r1
 800374e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003752:	f000 f8bd 	bl	80038d0 <_lseek_r>
 8003756:	1c43      	adds	r3, r0, #1
 8003758:	89a3      	ldrh	r3, [r4, #12]
 800375a:	bf15      	itete	ne
 800375c:	6560      	strne	r0, [r4, #84]	; 0x54
 800375e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003762:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003766:	81a3      	strheq	r3, [r4, #12]
 8003768:	bf18      	it	ne
 800376a:	81a3      	strhne	r3, [r4, #12]
 800376c:	bd10      	pop	{r4, pc}

0800376e <__sclose>:
 800376e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003772:	f000 b89d 	b.w	80038b0 <_close_r>

08003776 <__swbuf_r>:
 8003776:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003778:	460e      	mov	r6, r1
 800377a:	4614      	mov	r4, r2
 800377c:	4605      	mov	r5, r0
 800377e:	b118      	cbz	r0, 8003788 <__swbuf_r+0x12>
 8003780:	6a03      	ldr	r3, [r0, #32]
 8003782:	b90b      	cbnz	r3, 8003788 <__swbuf_r+0x12>
 8003784:	f7ff fe30 	bl	80033e8 <__sinit>
 8003788:	69a3      	ldr	r3, [r4, #24]
 800378a:	60a3      	str	r3, [r4, #8]
 800378c:	89a3      	ldrh	r3, [r4, #12]
 800378e:	071a      	lsls	r2, r3, #28
 8003790:	d525      	bpl.n	80037de <__swbuf_r+0x68>
 8003792:	6923      	ldr	r3, [r4, #16]
 8003794:	b31b      	cbz	r3, 80037de <__swbuf_r+0x68>
 8003796:	6823      	ldr	r3, [r4, #0]
 8003798:	6922      	ldr	r2, [r4, #16]
 800379a:	1a98      	subs	r0, r3, r2
 800379c:	6963      	ldr	r3, [r4, #20]
 800379e:	b2f6      	uxtb	r6, r6
 80037a0:	4283      	cmp	r3, r0
 80037a2:	4637      	mov	r7, r6
 80037a4:	dc04      	bgt.n	80037b0 <__swbuf_r+0x3a>
 80037a6:	4621      	mov	r1, r4
 80037a8:	4628      	mov	r0, r5
 80037aa:	f001 f9ab 	bl	8004b04 <_fflush_r>
 80037ae:	b9e0      	cbnz	r0, 80037ea <__swbuf_r+0x74>
 80037b0:	68a3      	ldr	r3, [r4, #8]
 80037b2:	3b01      	subs	r3, #1
 80037b4:	60a3      	str	r3, [r4, #8]
 80037b6:	6823      	ldr	r3, [r4, #0]
 80037b8:	1c5a      	adds	r2, r3, #1
 80037ba:	6022      	str	r2, [r4, #0]
 80037bc:	701e      	strb	r6, [r3, #0]
 80037be:	6962      	ldr	r2, [r4, #20]
 80037c0:	1c43      	adds	r3, r0, #1
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d004      	beq.n	80037d0 <__swbuf_r+0x5a>
 80037c6:	89a3      	ldrh	r3, [r4, #12]
 80037c8:	07db      	lsls	r3, r3, #31
 80037ca:	d506      	bpl.n	80037da <__swbuf_r+0x64>
 80037cc:	2e0a      	cmp	r6, #10
 80037ce:	d104      	bne.n	80037da <__swbuf_r+0x64>
 80037d0:	4621      	mov	r1, r4
 80037d2:	4628      	mov	r0, r5
 80037d4:	f001 f996 	bl	8004b04 <_fflush_r>
 80037d8:	b938      	cbnz	r0, 80037ea <__swbuf_r+0x74>
 80037da:	4638      	mov	r0, r7
 80037dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037de:	4621      	mov	r1, r4
 80037e0:	4628      	mov	r0, r5
 80037e2:	f000 f805 	bl	80037f0 <__swsetup_r>
 80037e6:	2800      	cmp	r0, #0
 80037e8:	d0d5      	beq.n	8003796 <__swbuf_r+0x20>
 80037ea:	f04f 37ff 	mov.w	r7, #4294967295
 80037ee:	e7f4      	b.n	80037da <__swbuf_r+0x64>

080037f0 <__swsetup_r>:
 80037f0:	b538      	push	{r3, r4, r5, lr}
 80037f2:	4b2a      	ldr	r3, [pc, #168]	; (800389c <__swsetup_r+0xac>)
 80037f4:	4605      	mov	r5, r0
 80037f6:	6818      	ldr	r0, [r3, #0]
 80037f8:	460c      	mov	r4, r1
 80037fa:	b118      	cbz	r0, 8003804 <__swsetup_r+0x14>
 80037fc:	6a03      	ldr	r3, [r0, #32]
 80037fe:	b90b      	cbnz	r3, 8003804 <__swsetup_r+0x14>
 8003800:	f7ff fdf2 	bl	80033e8 <__sinit>
 8003804:	89a3      	ldrh	r3, [r4, #12]
 8003806:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800380a:	0718      	lsls	r0, r3, #28
 800380c:	d422      	bmi.n	8003854 <__swsetup_r+0x64>
 800380e:	06d9      	lsls	r1, r3, #27
 8003810:	d407      	bmi.n	8003822 <__swsetup_r+0x32>
 8003812:	2309      	movs	r3, #9
 8003814:	602b      	str	r3, [r5, #0]
 8003816:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800381a:	81a3      	strh	r3, [r4, #12]
 800381c:	f04f 30ff 	mov.w	r0, #4294967295
 8003820:	e034      	b.n	800388c <__swsetup_r+0x9c>
 8003822:	0758      	lsls	r0, r3, #29
 8003824:	d512      	bpl.n	800384c <__swsetup_r+0x5c>
 8003826:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003828:	b141      	cbz	r1, 800383c <__swsetup_r+0x4c>
 800382a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800382e:	4299      	cmp	r1, r3
 8003830:	d002      	beq.n	8003838 <__swsetup_r+0x48>
 8003832:	4628      	mov	r0, r5
 8003834:	f000 f8b0 	bl	8003998 <_free_r>
 8003838:	2300      	movs	r3, #0
 800383a:	6363      	str	r3, [r4, #52]	; 0x34
 800383c:	89a3      	ldrh	r3, [r4, #12]
 800383e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003842:	81a3      	strh	r3, [r4, #12]
 8003844:	2300      	movs	r3, #0
 8003846:	6063      	str	r3, [r4, #4]
 8003848:	6923      	ldr	r3, [r4, #16]
 800384a:	6023      	str	r3, [r4, #0]
 800384c:	89a3      	ldrh	r3, [r4, #12]
 800384e:	f043 0308 	orr.w	r3, r3, #8
 8003852:	81a3      	strh	r3, [r4, #12]
 8003854:	6923      	ldr	r3, [r4, #16]
 8003856:	b94b      	cbnz	r3, 800386c <__swsetup_r+0x7c>
 8003858:	89a3      	ldrh	r3, [r4, #12]
 800385a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800385e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003862:	d003      	beq.n	800386c <__swsetup_r+0x7c>
 8003864:	4621      	mov	r1, r4
 8003866:	4628      	mov	r0, r5
 8003868:	f001 f99a 	bl	8004ba0 <__smakebuf_r>
 800386c:	89a0      	ldrh	r0, [r4, #12]
 800386e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003872:	f010 0301 	ands.w	r3, r0, #1
 8003876:	d00a      	beq.n	800388e <__swsetup_r+0x9e>
 8003878:	2300      	movs	r3, #0
 800387a:	60a3      	str	r3, [r4, #8]
 800387c:	6963      	ldr	r3, [r4, #20]
 800387e:	425b      	negs	r3, r3
 8003880:	61a3      	str	r3, [r4, #24]
 8003882:	6923      	ldr	r3, [r4, #16]
 8003884:	b943      	cbnz	r3, 8003898 <__swsetup_r+0xa8>
 8003886:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800388a:	d1c4      	bne.n	8003816 <__swsetup_r+0x26>
 800388c:	bd38      	pop	{r3, r4, r5, pc}
 800388e:	0781      	lsls	r1, r0, #30
 8003890:	bf58      	it	pl
 8003892:	6963      	ldrpl	r3, [r4, #20]
 8003894:	60a3      	str	r3, [r4, #8]
 8003896:	e7f4      	b.n	8003882 <__swsetup_r+0x92>
 8003898:	2000      	movs	r0, #0
 800389a:	e7f7      	b.n	800388c <__swsetup_r+0x9c>
 800389c:	20000064 	.word	0x20000064

080038a0 <memset>:
 80038a0:	4402      	add	r2, r0
 80038a2:	4603      	mov	r3, r0
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d100      	bne.n	80038aa <memset+0xa>
 80038a8:	4770      	bx	lr
 80038aa:	f803 1b01 	strb.w	r1, [r3], #1
 80038ae:	e7f9      	b.n	80038a4 <memset+0x4>

080038b0 <_close_r>:
 80038b0:	b538      	push	{r3, r4, r5, lr}
 80038b2:	4d06      	ldr	r5, [pc, #24]	; (80038cc <_close_r+0x1c>)
 80038b4:	2300      	movs	r3, #0
 80038b6:	4604      	mov	r4, r0
 80038b8:	4608      	mov	r0, r1
 80038ba:	602b      	str	r3, [r5, #0]
 80038bc:	f7fd f9cd 	bl	8000c5a <_close>
 80038c0:	1c43      	adds	r3, r0, #1
 80038c2:	d102      	bne.n	80038ca <_close_r+0x1a>
 80038c4:	682b      	ldr	r3, [r5, #0]
 80038c6:	b103      	cbz	r3, 80038ca <_close_r+0x1a>
 80038c8:	6023      	str	r3, [r4, #0]
 80038ca:	bd38      	pop	{r3, r4, r5, pc}
 80038cc:	20000258 	.word	0x20000258

080038d0 <_lseek_r>:
 80038d0:	b538      	push	{r3, r4, r5, lr}
 80038d2:	4d07      	ldr	r5, [pc, #28]	; (80038f0 <_lseek_r+0x20>)
 80038d4:	4604      	mov	r4, r0
 80038d6:	4608      	mov	r0, r1
 80038d8:	4611      	mov	r1, r2
 80038da:	2200      	movs	r2, #0
 80038dc:	602a      	str	r2, [r5, #0]
 80038de:	461a      	mov	r2, r3
 80038e0:	f7fd f9e2 	bl	8000ca8 <_lseek>
 80038e4:	1c43      	adds	r3, r0, #1
 80038e6:	d102      	bne.n	80038ee <_lseek_r+0x1e>
 80038e8:	682b      	ldr	r3, [r5, #0]
 80038ea:	b103      	cbz	r3, 80038ee <_lseek_r+0x1e>
 80038ec:	6023      	str	r3, [r4, #0]
 80038ee:	bd38      	pop	{r3, r4, r5, pc}
 80038f0:	20000258 	.word	0x20000258

080038f4 <_read_r>:
 80038f4:	b538      	push	{r3, r4, r5, lr}
 80038f6:	4d07      	ldr	r5, [pc, #28]	; (8003914 <_read_r+0x20>)
 80038f8:	4604      	mov	r4, r0
 80038fa:	4608      	mov	r0, r1
 80038fc:	4611      	mov	r1, r2
 80038fe:	2200      	movs	r2, #0
 8003900:	602a      	str	r2, [r5, #0]
 8003902:	461a      	mov	r2, r3
 8003904:	f7fd f970 	bl	8000be8 <_read>
 8003908:	1c43      	adds	r3, r0, #1
 800390a:	d102      	bne.n	8003912 <_read_r+0x1e>
 800390c:	682b      	ldr	r3, [r5, #0]
 800390e:	b103      	cbz	r3, 8003912 <_read_r+0x1e>
 8003910:	6023      	str	r3, [r4, #0]
 8003912:	bd38      	pop	{r3, r4, r5, pc}
 8003914:	20000258 	.word	0x20000258

08003918 <_write_r>:
 8003918:	b538      	push	{r3, r4, r5, lr}
 800391a:	4d07      	ldr	r5, [pc, #28]	; (8003938 <_write_r+0x20>)
 800391c:	4604      	mov	r4, r0
 800391e:	4608      	mov	r0, r1
 8003920:	4611      	mov	r1, r2
 8003922:	2200      	movs	r2, #0
 8003924:	602a      	str	r2, [r5, #0]
 8003926:	461a      	mov	r2, r3
 8003928:	f7fd f97b 	bl	8000c22 <_write>
 800392c:	1c43      	adds	r3, r0, #1
 800392e:	d102      	bne.n	8003936 <_write_r+0x1e>
 8003930:	682b      	ldr	r3, [r5, #0]
 8003932:	b103      	cbz	r3, 8003936 <_write_r+0x1e>
 8003934:	6023      	str	r3, [r4, #0]
 8003936:	bd38      	pop	{r3, r4, r5, pc}
 8003938:	20000258 	.word	0x20000258

0800393c <__errno>:
 800393c:	4b01      	ldr	r3, [pc, #4]	; (8003944 <__errno+0x8>)
 800393e:	6818      	ldr	r0, [r3, #0]
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	20000064 	.word	0x20000064

08003948 <__libc_init_array>:
 8003948:	b570      	push	{r4, r5, r6, lr}
 800394a:	4d0d      	ldr	r5, [pc, #52]	; (8003980 <__libc_init_array+0x38>)
 800394c:	4c0d      	ldr	r4, [pc, #52]	; (8003984 <__libc_init_array+0x3c>)
 800394e:	1b64      	subs	r4, r4, r5
 8003950:	10a4      	asrs	r4, r4, #2
 8003952:	2600      	movs	r6, #0
 8003954:	42a6      	cmp	r6, r4
 8003956:	d109      	bne.n	800396c <__libc_init_array+0x24>
 8003958:	4d0b      	ldr	r5, [pc, #44]	; (8003988 <__libc_init_array+0x40>)
 800395a:	4c0c      	ldr	r4, [pc, #48]	; (800398c <__libc_init_array+0x44>)
 800395c:	f001 fc64 	bl	8005228 <_init>
 8003960:	1b64      	subs	r4, r4, r5
 8003962:	10a4      	asrs	r4, r4, #2
 8003964:	2600      	movs	r6, #0
 8003966:	42a6      	cmp	r6, r4
 8003968:	d105      	bne.n	8003976 <__libc_init_array+0x2e>
 800396a:	bd70      	pop	{r4, r5, r6, pc}
 800396c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003970:	4798      	blx	r3
 8003972:	3601      	adds	r6, #1
 8003974:	e7ee      	b.n	8003954 <__libc_init_array+0xc>
 8003976:	f855 3b04 	ldr.w	r3, [r5], #4
 800397a:	4798      	blx	r3
 800397c:	3601      	adds	r6, #1
 800397e:	e7f2      	b.n	8003966 <__libc_init_array+0x1e>
 8003980:	08005438 	.word	0x08005438
 8003984:	08005438 	.word	0x08005438
 8003988:	08005438 	.word	0x08005438
 800398c:	0800543c 	.word	0x0800543c

08003990 <__retarget_lock_init_recursive>:
 8003990:	4770      	bx	lr

08003992 <__retarget_lock_acquire_recursive>:
 8003992:	4770      	bx	lr

08003994 <__retarget_lock_release_recursive>:
 8003994:	4770      	bx	lr
	...

08003998 <_free_r>:
 8003998:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800399a:	2900      	cmp	r1, #0
 800399c:	d044      	beq.n	8003a28 <_free_r+0x90>
 800399e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039a2:	9001      	str	r0, [sp, #4]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	f1a1 0404 	sub.w	r4, r1, #4
 80039aa:	bfb8      	it	lt
 80039ac:	18e4      	addlt	r4, r4, r3
 80039ae:	f000 f8e7 	bl	8003b80 <__malloc_lock>
 80039b2:	4a1e      	ldr	r2, [pc, #120]	; (8003a2c <_free_r+0x94>)
 80039b4:	9801      	ldr	r0, [sp, #4]
 80039b6:	6813      	ldr	r3, [r2, #0]
 80039b8:	b933      	cbnz	r3, 80039c8 <_free_r+0x30>
 80039ba:	6063      	str	r3, [r4, #4]
 80039bc:	6014      	str	r4, [r2, #0]
 80039be:	b003      	add	sp, #12
 80039c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80039c4:	f000 b8e2 	b.w	8003b8c <__malloc_unlock>
 80039c8:	42a3      	cmp	r3, r4
 80039ca:	d908      	bls.n	80039de <_free_r+0x46>
 80039cc:	6825      	ldr	r5, [r4, #0]
 80039ce:	1961      	adds	r1, r4, r5
 80039d0:	428b      	cmp	r3, r1
 80039d2:	bf01      	itttt	eq
 80039d4:	6819      	ldreq	r1, [r3, #0]
 80039d6:	685b      	ldreq	r3, [r3, #4]
 80039d8:	1949      	addeq	r1, r1, r5
 80039da:	6021      	streq	r1, [r4, #0]
 80039dc:	e7ed      	b.n	80039ba <_free_r+0x22>
 80039de:	461a      	mov	r2, r3
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	b10b      	cbz	r3, 80039e8 <_free_r+0x50>
 80039e4:	42a3      	cmp	r3, r4
 80039e6:	d9fa      	bls.n	80039de <_free_r+0x46>
 80039e8:	6811      	ldr	r1, [r2, #0]
 80039ea:	1855      	adds	r5, r2, r1
 80039ec:	42a5      	cmp	r5, r4
 80039ee:	d10b      	bne.n	8003a08 <_free_r+0x70>
 80039f0:	6824      	ldr	r4, [r4, #0]
 80039f2:	4421      	add	r1, r4
 80039f4:	1854      	adds	r4, r2, r1
 80039f6:	42a3      	cmp	r3, r4
 80039f8:	6011      	str	r1, [r2, #0]
 80039fa:	d1e0      	bne.n	80039be <_free_r+0x26>
 80039fc:	681c      	ldr	r4, [r3, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	6053      	str	r3, [r2, #4]
 8003a02:	440c      	add	r4, r1
 8003a04:	6014      	str	r4, [r2, #0]
 8003a06:	e7da      	b.n	80039be <_free_r+0x26>
 8003a08:	d902      	bls.n	8003a10 <_free_r+0x78>
 8003a0a:	230c      	movs	r3, #12
 8003a0c:	6003      	str	r3, [r0, #0]
 8003a0e:	e7d6      	b.n	80039be <_free_r+0x26>
 8003a10:	6825      	ldr	r5, [r4, #0]
 8003a12:	1961      	adds	r1, r4, r5
 8003a14:	428b      	cmp	r3, r1
 8003a16:	bf04      	itt	eq
 8003a18:	6819      	ldreq	r1, [r3, #0]
 8003a1a:	685b      	ldreq	r3, [r3, #4]
 8003a1c:	6063      	str	r3, [r4, #4]
 8003a1e:	bf04      	itt	eq
 8003a20:	1949      	addeq	r1, r1, r5
 8003a22:	6021      	streq	r1, [r4, #0]
 8003a24:	6054      	str	r4, [r2, #4]
 8003a26:	e7ca      	b.n	80039be <_free_r+0x26>
 8003a28:	b003      	add	sp, #12
 8003a2a:	bd30      	pop	{r4, r5, pc}
 8003a2c:	20000260 	.word	0x20000260

08003a30 <malloc>:
 8003a30:	4b02      	ldr	r3, [pc, #8]	; (8003a3c <malloc+0xc>)
 8003a32:	4601      	mov	r1, r0
 8003a34:	6818      	ldr	r0, [r3, #0]
 8003a36:	f000 b823 	b.w	8003a80 <_malloc_r>
 8003a3a:	bf00      	nop
 8003a3c:	20000064 	.word	0x20000064

08003a40 <sbrk_aligned>:
 8003a40:	b570      	push	{r4, r5, r6, lr}
 8003a42:	4e0e      	ldr	r6, [pc, #56]	; (8003a7c <sbrk_aligned+0x3c>)
 8003a44:	460c      	mov	r4, r1
 8003a46:	6831      	ldr	r1, [r6, #0]
 8003a48:	4605      	mov	r5, r0
 8003a4a:	b911      	cbnz	r1, 8003a52 <sbrk_aligned+0x12>
 8003a4c:	f001 fa9e 	bl	8004f8c <_sbrk_r>
 8003a50:	6030      	str	r0, [r6, #0]
 8003a52:	4621      	mov	r1, r4
 8003a54:	4628      	mov	r0, r5
 8003a56:	f001 fa99 	bl	8004f8c <_sbrk_r>
 8003a5a:	1c43      	adds	r3, r0, #1
 8003a5c:	d00a      	beq.n	8003a74 <sbrk_aligned+0x34>
 8003a5e:	1cc4      	adds	r4, r0, #3
 8003a60:	f024 0403 	bic.w	r4, r4, #3
 8003a64:	42a0      	cmp	r0, r4
 8003a66:	d007      	beq.n	8003a78 <sbrk_aligned+0x38>
 8003a68:	1a21      	subs	r1, r4, r0
 8003a6a:	4628      	mov	r0, r5
 8003a6c:	f001 fa8e 	bl	8004f8c <_sbrk_r>
 8003a70:	3001      	adds	r0, #1
 8003a72:	d101      	bne.n	8003a78 <sbrk_aligned+0x38>
 8003a74:	f04f 34ff 	mov.w	r4, #4294967295
 8003a78:	4620      	mov	r0, r4
 8003a7a:	bd70      	pop	{r4, r5, r6, pc}
 8003a7c:	20000264 	.word	0x20000264

08003a80 <_malloc_r>:
 8003a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a84:	1ccd      	adds	r5, r1, #3
 8003a86:	f025 0503 	bic.w	r5, r5, #3
 8003a8a:	3508      	adds	r5, #8
 8003a8c:	2d0c      	cmp	r5, #12
 8003a8e:	bf38      	it	cc
 8003a90:	250c      	movcc	r5, #12
 8003a92:	2d00      	cmp	r5, #0
 8003a94:	4607      	mov	r7, r0
 8003a96:	db01      	blt.n	8003a9c <_malloc_r+0x1c>
 8003a98:	42a9      	cmp	r1, r5
 8003a9a:	d905      	bls.n	8003aa8 <_malloc_r+0x28>
 8003a9c:	230c      	movs	r3, #12
 8003a9e:	603b      	str	r3, [r7, #0]
 8003aa0:	2600      	movs	r6, #0
 8003aa2:	4630      	mov	r0, r6
 8003aa4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003aa8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003b7c <_malloc_r+0xfc>
 8003aac:	f000 f868 	bl	8003b80 <__malloc_lock>
 8003ab0:	f8d8 3000 	ldr.w	r3, [r8]
 8003ab4:	461c      	mov	r4, r3
 8003ab6:	bb5c      	cbnz	r4, 8003b10 <_malloc_r+0x90>
 8003ab8:	4629      	mov	r1, r5
 8003aba:	4638      	mov	r0, r7
 8003abc:	f7ff ffc0 	bl	8003a40 <sbrk_aligned>
 8003ac0:	1c43      	adds	r3, r0, #1
 8003ac2:	4604      	mov	r4, r0
 8003ac4:	d155      	bne.n	8003b72 <_malloc_r+0xf2>
 8003ac6:	f8d8 4000 	ldr.w	r4, [r8]
 8003aca:	4626      	mov	r6, r4
 8003acc:	2e00      	cmp	r6, #0
 8003ace:	d145      	bne.n	8003b5c <_malloc_r+0xdc>
 8003ad0:	2c00      	cmp	r4, #0
 8003ad2:	d048      	beq.n	8003b66 <_malloc_r+0xe6>
 8003ad4:	6823      	ldr	r3, [r4, #0]
 8003ad6:	4631      	mov	r1, r6
 8003ad8:	4638      	mov	r0, r7
 8003ada:	eb04 0903 	add.w	r9, r4, r3
 8003ade:	f001 fa55 	bl	8004f8c <_sbrk_r>
 8003ae2:	4581      	cmp	r9, r0
 8003ae4:	d13f      	bne.n	8003b66 <_malloc_r+0xe6>
 8003ae6:	6821      	ldr	r1, [r4, #0]
 8003ae8:	1a6d      	subs	r5, r5, r1
 8003aea:	4629      	mov	r1, r5
 8003aec:	4638      	mov	r0, r7
 8003aee:	f7ff ffa7 	bl	8003a40 <sbrk_aligned>
 8003af2:	3001      	adds	r0, #1
 8003af4:	d037      	beq.n	8003b66 <_malloc_r+0xe6>
 8003af6:	6823      	ldr	r3, [r4, #0]
 8003af8:	442b      	add	r3, r5
 8003afa:	6023      	str	r3, [r4, #0]
 8003afc:	f8d8 3000 	ldr.w	r3, [r8]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d038      	beq.n	8003b76 <_malloc_r+0xf6>
 8003b04:	685a      	ldr	r2, [r3, #4]
 8003b06:	42a2      	cmp	r2, r4
 8003b08:	d12b      	bne.n	8003b62 <_malloc_r+0xe2>
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	605a      	str	r2, [r3, #4]
 8003b0e:	e00f      	b.n	8003b30 <_malloc_r+0xb0>
 8003b10:	6822      	ldr	r2, [r4, #0]
 8003b12:	1b52      	subs	r2, r2, r5
 8003b14:	d41f      	bmi.n	8003b56 <_malloc_r+0xd6>
 8003b16:	2a0b      	cmp	r2, #11
 8003b18:	d917      	bls.n	8003b4a <_malloc_r+0xca>
 8003b1a:	1961      	adds	r1, r4, r5
 8003b1c:	42a3      	cmp	r3, r4
 8003b1e:	6025      	str	r5, [r4, #0]
 8003b20:	bf18      	it	ne
 8003b22:	6059      	strne	r1, [r3, #4]
 8003b24:	6863      	ldr	r3, [r4, #4]
 8003b26:	bf08      	it	eq
 8003b28:	f8c8 1000 	streq.w	r1, [r8]
 8003b2c:	5162      	str	r2, [r4, r5]
 8003b2e:	604b      	str	r3, [r1, #4]
 8003b30:	4638      	mov	r0, r7
 8003b32:	f104 060b 	add.w	r6, r4, #11
 8003b36:	f000 f829 	bl	8003b8c <__malloc_unlock>
 8003b3a:	f026 0607 	bic.w	r6, r6, #7
 8003b3e:	1d23      	adds	r3, r4, #4
 8003b40:	1af2      	subs	r2, r6, r3
 8003b42:	d0ae      	beq.n	8003aa2 <_malloc_r+0x22>
 8003b44:	1b9b      	subs	r3, r3, r6
 8003b46:	50a3      	str	r3, [r4, r2]
 8003b48:	e7ab      	b.n	8003aa2 <_malloc_r+0x22>
 8003b4a:	42a3      	cmp	r3, r4
 8003b4c:	6862      	ldr	r2, [r4, #4]
 8003b4e:	d1dd      	bne.n	8003b0c <_malloc_r+0x8c>
 8003b50:	f8c8 2000 	str.w	r2, [r8]
 8003b54:	e7ec      	b.n	8003b30 <_malloc_r+0xb0>
 8003b56:	4623      	mov	r3, r4
 8003b58:	6864      	ldr	r4, [r4, #4]
 8003b5a:	e7ac      	b.n	8003ab6 <_malloc_r+0x36>
 8003b5c:	4634      	mov	r4, r6
 8003b5e:	6876      	ldr	r6, [r6, #4]
 8003b60:	e7b4      	b.n	8003acc <_malloc_r+0x4c>
 8003b62:	4613      	mov	r3, r2
 8003b64:	e7cc      	b.n	8003b00 <_malloc_r+0x80>
 8003b66:	230c      	movs	r3, #12
 8003b68:	603b      	str	r3, [r7, #0]
 8003b6a:	4638      	mov	r0, r7
 8003b6c:	f000 f80e 	bl	8003b8c <__malloc_unlock>
 8003b70:	e797      	b.n	8003aa2 <_malloc_r+0x22>
 8003b72:	6025      	str	r5, [r4, #0]
 8003b74:	e7dc      	b.n	8003b30 <_malloc_r+0xb0>
 8003b76:	605b      	str	r3, [r3, #4]
 8003b78:	deff      	udf	#255	; 0xff
 8003b7a:	bf00      	nop
 8003b7c:	20000260 	.word	0x20000260

08003b80 <__malloc_lock>:
 8003b80:	4801      	ldr	r0, [pc, #4]	; (8003b88 <__malloc_lock+0x8>)
 8003b82:	f7ff bf06 	b.w	8003992 <__retarget_lock_acquire_recursive>
 8003b86:	bf00      	nop
 8003b88:	2000025c 	.word	0x2000025c

08003b8c <__malloc_unlock>:
 8003b8c:	4801      	ldr	r0, [pc, #4]	; (8003b94 <__malloc_unlock+0x8>)
 8003b8e:	f7ff bf01 	b.w	8003994 <__retarget_lock_release_recursive>
 8003b92:	bf00      	nop
 8003b94:	2000025c 	.word	0x2000025c

08003b98 <__ssputs_r>:
 8003b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b9c:	688e      	ldr	r6, [r1, #8]
 8003b9e:	461f      	mov	r7, r3
 8003ba0:	42be      	cmp	r6, r7
 8003ba2:	680b      	ldr	r3, [r1, #0]
 8003ba4:	4682      	mov	sl, r0
 8003ba6:	460c      	mov	r4, r1
 8003ba8:	4690      	mov	r8, r2
 8003baa:	d82c      	bhi.n	8003c06 <__ssputs_r+0x6e>
 8003bac:	898a      	ldrh	r2, [r1, #12]
 8003bae:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003bb2:	d026      	beq.n	8003c02 <__ssputs_r+0x6a>
 8003bb4:	6965      	ldr	r5, [r4, #20]
 8003bb6:	6909      	ldr	r1, [r1, #16]
 8003bb8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003bbc:	eba3 0901 	sub.w	r9, r3, r1
 8003bc0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003bc4:	1c7b      	adds	r3, r7, #1
 8003bc6:	444b      	add	r3, r9
 8003bc8:	106d      	asrs	r5, r5, #1
 8003bca:	429d      	cmp	r5, r3
 8003bcc:	bf38      	it	cc
 8003bce:	461d      	movcc	r5, r3
 8003bd0:	0553      	lsls	r3, r2, #21
 8003bd2:	d527      	bpl.n	8003c24 <__ssputs_r+0x8c>
 8003bd4:	4629      	mov	r1, r5
 8003bd6:	f7ff ff53 	bl	8003a80 <_malloc_r>
 8003bda:	4606      	mov	r6, r0
 8003bdc:	b360      	cbz	r0, 8003c38 <__ssputs_r+0xa0>
 8003bde:	6921      	ldr	r1, [r4, #16]
 8003be0:	464a      	mov	r2, r9
 8003be2:	f001 f9e3 	bl	8004fac <memcpy>
 8003be6:	89a3      	ldrh	r3, [r4, #12]
 8003be8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003bec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bf0:	81a3      	strh	r3, [r4, #12]
 8003bf2:	6126      	str	r6, [r4, #16]
 8003bf4:	6165      	str	r5, [r4, #20]
 8003bf6:	444e      	add	r6, r9
 8003bf8:	eba5 0509 	sub.w	r5, r5, r9
 8003bfc:	6026      	str	r6, [r4, #0]
 8003bfe:	60a5      	str	r5, [r4, #8]
 8003c00:	463e      	mov	r6, r7
 8003c02:	42be      	cmp	r6, r7
 8003c04:	d900      	bls.n	8003c08 <__ssputs_r+0x70>
 8003c06:	463e      	mov	r6, r7
 8003c08:	6820      	ldr	r0, [r4, #0]
 8003c0a:	4632      	mov	r2, r6
 8003c0c:	4641      	mov	r1, r8
 8003c0e:	f001 f980 	bl	8004f12 <memmove>
 8003c12:	68a3      	ldr	r3, [r4, #8]
 8003c14:	1b9b      	subs	r3, r3, r6
 8003c16:	60a3      	str	r3, [r4, #8]
 8003c18:	6823      	ldr	r3, [r4, #0]
 8003c1a:	4433      	add	r3, r6
 8003c1c:	6023      	str	r3, [r4, #0]
 8003c1e:	2000      	movs	r0, #0
 8003c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c24:	462a      	mov	r2, r5
 8003c26:	f001 f9cf 	bl	8004fc8 <_realloc_r>
 8003c2a:	4606      	mov	r6, r0
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	d1e0      	bne.n	8003bf2 <__ssputs_r+0x5a>
 8003c30:	6921      	ldr	r1, [r4, #16]
 8003c32:	4650      	mov	r0, sl
 8003c34:	f7ff feb0 	bl	8003998 <_free_r>
 8003c38:	230c      	movs	r3, #12
 8003c3a:	f8ca 3000 	str.w	r3, [sl]
 8003c3e:	89a3      	ldrh	r3, [r4, #12]
 8003c40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c44:	81a3      	strh	r3, [r4, #12]
 8003c46:	f04f 30ff 	mov.w	r0, #4294967295
 8003c4a:	e7e9      	b.n	8003c20 <__ssputs_r+0x88>

08003c4c <_svfiprintf_r>:
 8003c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c50:	4698      	mov	r8, r3
 8003c52:	898b      	ldrh	r3, [r1, #12]
 8003c54:	061b      	lsls	r3, r3, #24
 8003c56:	b09d      	sub	sp, #116	; 0x74
 8003c58:	4607      	mov	r7, r0
 8003c5a:	460d      	mov	r5, r1
 8003c5c:	4614      	mov	r4, r2
 8003c5e:	d50e      	bpl.n	8003c7e <_svfiprintf_r+0x32>
 8003c60:	690b      	ldr	r3, [r1, #16]
 8003c62:	b963      	cbnz	r3, 8003c7e <_svfiprintf_r+0x32>
 8003c64:	2140      	movs	r1, #64	; 0x40
 8003c66:	f7ff ff0b 	bl	8003a80 <_malloc_r>
 8003c6a:	6028      	str	r0, [r5, #0]
 8003c6c:	6128      	str	r0, [r5, #16]
 8003c6e:	b920      	cbnz	r0, 8003c7a <_svfiprintf_r+0x2e>
 8003c70:	230c      	movs	r3, #12
 8003c72:	603b      	str	r3, [r7, #0]
 8003c74:	f04f 30ff 	mov.w	r0, #4294967295
 8003c78:	e0d0      	b.n	8003e1c <_svfiprintf_r+0x1d0>
 8003c7a:	2340      	movs	r3, #64	; 0x40
 8003c7c:	616b      	str	r3, [r5, #20]
 8003c7e:	2300      	movs	r3, #0
 8003c80:	9309      	str	r3, [sp, #36]	; 0x24
 8003c82:	2320      	movs	r3, #32
 8003c84:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003c88:	f8cd 800c 	str.w	r8, [sp, #12]
 8003c8c:	2330      	movs	r3, #48	; 0x30
 8003c8e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003e34 <_svfiprintf_r+0x1e8>
 8003c92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003c96:	f04f 0901 	mov.w	r9, #1
 8003c9a:	4623      	mov	r3, r4
 8003c9c:	469a      	mov	sl, r3
 8003c9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ca2:	b10a      	cbz	r2, 8003ca8 <_svfiprintf_r+0x5c>
 8003ca4:	2a25      	cmp	r2, #37	; 0x25
 8003ca6:	d1f9      	bne.n	8003c9c <_svfiprintf_r+0x50>
 8003ca8:	ebba 0b04 	subs.w	fp, sl, r4
 8003cac:	d00b      	beq.n	8003cc6 <_svfiprintf_r+0x7a>
 8003cae:	465b      	mov	r3, fp
 8003cb0:	4622      	mov	r2, r4
 8003cb2:	4629      	mov	r1, r5
 8003cb4:	4638      	mov	r0, r7
 8003cb6:	f7ff ff6f 	bl	8003b98 <__ssputs_r>
 8003cba:	3001      	adds	r0, #1
 8003cbc:	f000 80a9 	beq.w	8003e12 <_svfiprintf_r+0x1c6>
 8003cc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003cc2:	445a      	add	r2, fp
 8003cc4:	9209      	str	r2, [sp, #36]	; 0x24
 8003cc6:	f89a 3000 	ldrb.w	r3, [sl]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	f000 80a1 	beq.w	8003e12 <_svfiprintf_r+0x1c6>
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8003cd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003cda:	f10a 0a01 	add.w	sl, sl, #1
 8003cde:	9304      	str	r3, [sp, #16]
 8003ce0:	9307      	str	r3, [sp, #28]
 8003ce2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003ce6:	931a      	str	r3, [sp, #104]	; 0x68
 8003ce8:	4654      	mov	r4, sl
 8003cea:	2205      	movs	r2, #5
 8003cec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cf0:	4850      	ldr	r0, [pc, #320]	; (8003e34 <_svfiprintf_r+0x1e8>)
 8003cf2:	f7fc fa75 	bl	80001e0 <memchr>
 8003cf6:	9a04      	ldr	r2, [sp, #16]
 8003cf8:	b9d8      	cbnz	r0, 8003d32 <_svfiprintf_r+0xe6>
 8003cfa:	06d0      	lsls	r0, r2, #27
 8003cfc:	bf44      	itt	mi
 8003cfe:	2320      	movmi	r3, #32
 8003d00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d04:	0711      	lsls	r1, r2, #28
 8003d06:	bf44      	itt	mi
 8003d08:	232b      	movmi	r3, #43	; 0x2b
 8003d0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d0e:	f89a 3000 	ldrb.w	r3, [sl]
 8003d12:	2b2a      	cmp	r3, #42	; 0x2a
 8003d14:	d015      	beq.n	8003d42 <_svfiprintf_r+0xf6>
 8003d16:	9a07      	ldr	r2, [sp, #28]
 8003d18:	4654      	mov	r4, sl
 8003d1a:	2000      	movs	r0, #0
 8003d1c:	f04f 0c0a 	mov.w	ip, #10
 8003d20:	4621      	mov	r1, r4
 8003d22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d26:	3b30      	subs	r3, #48	; 0x30
 8003d28:	2b09      	cmp	r3, #9
 8003d2a:	d94d      	bls.n	8003dc8 <_svfiprintf_r+0x17c>
 8003d2c:	b1b0      	cbz	r0, 8003d5c <_svfiprintf_r+0x110>
 8003d2e:	9207      	str	r2, [sp, #28]
 8003d30:	e014      	b.n	8003d5c <_svfiprintf_r+0x110>
 8003d32:	eba0 0308 	sub.w	r3, r0, r8
 8003d36:	fa09 f303 	lsl.w	r3, r9, r3
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	9304      	str	r3, [sp, #16]
 8003d3e:	46a2      	mov	sl, r4
 8003d40:	e7d2      	b.n	8003ce8 <_svfiprintf_r+0x9c>
 8003d42:	9b03      	ldr	r3, [sp, #12]
 8003d44:	1d19      	adds	r1, r3, #4
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	9103      	str	r1, [sp, #12]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	bfbb      	ittet	lt
 8003d4e:	425b      	neglt	r3, r3
 8003d50:	f042 0202 	orrlt.w	r2, r2, #2
 8003d54:	9307      	strge	r3, [sp, #28]
 8003d56:	9307      	strlt	r3, [sp, #28]
 8003d58:	bfb8      	it	lt
 8003d5a:	9204      	strlt	r2, [sp, #16]
 8003d5c:	7823      	ldrb	r3, [r4, #0]
 8003d5e:	2b2e      	cmp	r3, #46	; 0x2e
 8003d60:	d10c      	bne.n	8003d7c <_svfiprintf_r+0x130>
 8003d62:	7863      	ldrb	r3, [r4, #1]
 8003d64:	2b2a      	cmp	r3, #42	; 0x2a
 8003d66:	d134      	bne.n	8003dd2 <_svfiprintf_r+0x186>
 8003d68:	9b03      	ldr	r3, [sp, #12]
 8003d6a:	1d1a      	adds	r2, r3, #4
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	9203      	str	r2, [sp, #12]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	bfb8      	it	lt
 8003d74:	f04f 33ff 	movlt.w	r3, #4294967295
 8003d78:	3402      	adds	r4, #2
 8003d7a:	9305      	str	r3, [sp, #20]
 8003d7c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003e44 <_svfiprintf_r+0x1f8>
 8003d80:	7821      	ldrb	r1, [r4, #0]
 8003d82:	2203      	movs	r2, #3
 8003d84:	4650      	mov	r0, sl
 8003d86:	f7fc fa2b 	bl	80001e0 <memchr>
 8003d8a:	b138      	cbz	r0, 8003d9c <_svfiprintf_r+0x150>
 8003d8c:	9b04      	ldr	r3, [sp, #16]
 8003d8e:	eba0 000a 	sub.w	r0, r0, sl
 8003d92:	2240      	movs	r2, #64	; 0x40
 8003d94:	4082      	lsls	r2, r0
 8003d96:	4313      	orrs	r3, r2
 8003d98:	3401      	adds	r4, #1
 8003d9a:	9304      	str	r3, [sp, #16]
 8003d9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003da0:	4825      	ldr	r0, [pc, #148]	; (8003e38 <_svfiprintf_r+0x1ec>)
 8003da2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003da6:	2206      	movs	r2, #6
 8003da8:	f7fc fa1a 	bl	80001e0 <memchr>
 8003dac:	2800      	cmp	r0, #0
 8003dae:	d038      	beq.n	8003e22 <_svfiprintf_r+0x1d6>
 8003db0:	4b22      	ldr	r3, [pc, #136]	; (8003e3c <_svfiprintf_r+0x1f0>)
 8003db2:	bb1b      	cbnz	r3, 8003dfc <_svfiprintf_r+0x1b0>
 8003db4:	9b03      	ldr	r3, [sp, #12]
 8003db6:	3307      	adds	r3, #7
 8003db8:	f023 0307 	bic.w	r3, r3, #7
 8003dbc:	3308      	adds	r3, #8
 8003dbe:	9303      	str	r3, [sp, #12]
 8003dc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003dc2:	4433      	add	r3, r6
 8003dc4:	9309      	str	r3, [sp, #36]	; 0x24
 8003dc6:	e768      	b.n	8003c9a <_svfiprintf_r+0x4e>
 8003dc8:	fb0c 3202 	mla	r2, ip, r2, r3
 8003dcc:	460c      	mov	r4, r1
 8003dce:	2001      	movs	r0, #1
 8003dd0:	e7a6      	b.n	8003d20 <_svfiprintf_r+0xd4>
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	3401      	adds	r4, #1
 8003dd6:	9305      	str	r3, [sp, #20]
 8003dd8:	4619      	mov	r1, r3
 8003dda:	f04f 0c0a 	mov.w	ip, #10
 8003dde:	4620      	mov	r0, r4
 8003de0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003de4:	3a30      	subs	r2, #48	; 0x30
 8003de6:	2a09      	cmp	r2, #9
 8003de8:	d903      	bls.n	8003df2 <_svfiprintf_r+0x1a6>
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d0c6      	beq.n	8003d7c <_svfiprintf_r+0x130>
 8003dee:	9105      	str	r1, [sp, #20]
 8003df0:	e7c4      	b.n	8003d7c <_svfiprintf_r+0x130>
 8003df2:	fb0c 2101 	mla	r1, ip, r1, r2
 8003df6:	4604      	mov	r4, r0
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e7f0      	b.n	8003dde <_svfiprintf_r+0x192>
 8003dfc:	ab03      	add	r3, sp, #12
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	462a      	mov	r2, r5
 8003e02:	4b0f      	ldr	r3, [pc, #60]	; (8003e40 <_svfiprintf_r+0x1f4>)
 8003e04:	a904      	add	r1, sp, #16
 8003e06:	4638      	mov	r0, r7
 8003e08:	f3af 8000 	nop.w
 8003e0c:	1c42      	adds	r2, r0, #1
 8003e0e:	4606      	mov	r6, r0
 8003e10:	d1d6      	bne.n	8003dc0 <_svfiprintf_r+0x174>
 8003e12:	89ab      	ldrh	r3, [r5, #12]
 8003e14:	065b      	lsls	r3, r3, #25
 8003e16:	f53f af2d 	bmi.w	8003c74 <_svfiprintf_r+0x28>
 8003e1a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003e1c:	b01d      	add	sp, #116	; 0x74
 8003e1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e22:	ab03      	add	r3, sp, #12
 8003e24:	9300      	str	r3, [sp, #0]
 8003e26:	462a      	mov	r2, r5
 8003e28:	4b05      	ldr	r3, [pc, #20]	; (8003e40 <_svfiprintf_r+0x1f4>)
 8003e2a:	a904      	add	r1, sp, #16
 8003e2c:	4638      	mov	r0, r7
 8003e2e:	f000 f9bd 	bl	80041ac <_printf_i>
 8003e32:	e7eb      	b.n	8003e0c <_svfiprintf_r+0x1c0>
 8003e34:	080052e0 	.word	0x080052e0
 8003e38:	080052ea 	.word	0x080052ea
 8003e3c:	00000000 	.word	0x00000000
 8003e40:	08003b99 	.word	0x08003b99
 8003e44:	080052e6 	.word	0x080052e6

08003e48 <__sfputc_r>:
 8003e48:	6893      	ldr	r3, [r2, #8]
 8003e4a:	3b01      	subs	r3, #1
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	b410      	push	{r4}
 8003e50:	6093      	str	r3, [r2, #8]
 8003e52:	da08      	bge.n	8003e66 <__sfputc_r+0x1e>
 8003e54:	6994      	ldr	r4, [r2, #24]
 8003e56:	42a3      	cmp	r3, r4
 8003e58:	db01      	blt.n	8003e5e <__sfputc_r+0x16>
 8003e5a:	290a      	cmp	r1, #10
 8003e5c:	d103      	bne.n	8003e66 <__sfputc_r+0x1e>
 8003e5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e62:	f7ff bc88 	b.w	8003776 <__swbuf_r>
 8003e66:	6813      	ldr	r3, [r2, #0]
 8003e68:	1c58      	adds	r0, r3, #1
 8003e6a:	6010      	str	r0, [r2, #0]
 8003e6c:	7019      	strb	r1, [r3, #0]
 8003e6e:	4608      	mov	r0, r1
 8003e70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e74:	4770      	bx	lr

08003e76 <__sfputs_r>:
 8003e76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e78:	4606      	mov	r6, r0
 8003e7a:	460f      	mov	r7, r1
 8003e7c:	4614      	mov	r4, r2
 8003e7e:	18d5      	adds	r5, r2, r3
 8003e80:	42ac      	cmp	r4, r5
 8003e82:	d101      	bne.n	8003e88 <__sfputs_r+0x12>
 8003e84:	2000      	movs	r0, #0
 8003e86:	e007      	b.n	8003e98 <__sfputs_r+0x22>
 8003e88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e8c:	463a      	mov	r2, r7
 8003e8e:	4630      	mov	r0, r6
 8003e90:	f7ff ffda 	bl	8003e48 <__sfputc_r>
 8003e94:	1c43      	adds	r3, r0, #1
 8003e96:	d1f3      	bne.n	8003e80 <__sfputs_r+0xa>
 8003e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003e9c <_vfiprintf_r>:
 8003e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ea0:	460d      	mov	r5, r1
 8003ea2:	b09d      	sub	sp, #116	; 0x74
 8003ea4:	4614      	mov	r4, r2
 8003ea6:	4698      	mov	r8, r3
 8003ea8:	4606      	mov	r6, r0
 8003eaa:	b118      	cbz	r0, 8003eb4 <_vfiprintf_r+0x18>
 8003eac:	6a03      	ldr	r3, [r0, #32]
 8003eae:	b90b      	cbnz	r3, 8003eb4 <_vfiprintf_r+0x18>
 8003eb0:	f7ff fa9a 	bl	80033e8 <__sinit>
 8003eb4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003eb6:	07d9      	lsls	r1, r3, #31
 8003eb8:	d405      	bmi.n	8003ec6 <_vfiprintf_r+0x2a>
 8003eba:	89ab      	ldrh	r3, [r5, #12]
 8003ebc:	059a      	lsls	r2, r3, #22
 8003ebe:	d402      	bmi.n	8003ec6 <_vfiprintf_r+0x2a>
 8003ec0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003ec2:	f7ff fd66 	bl	8003992 <__retarget_lock_acquire_recursive>
 8003ec6:	89ab      	ldrh	r3, [r5, #12]
 8003ec8:	071b      	lsls	r3, r3, #28
 8003eca:	d501      	bpl.n	8003ed0 <_vfiprintf_r+0x34>
 8003ecc:	692b      	ldr	r3, [r5, #16]
 8003ece:	b99b      	cbnz	r3, 8003ef8 <_vfiprintf_r+0x5c>
 8003ed0:	4629      	mov	r1, r5
 8003ed2:	4630      	mov	r0, r6
 8003ed4:	f7ff fc8c 	bl	80037f0 <__swsetup_r>
 8003ed8:	b170      	cbz	r0, 8003ef8 <_vfiprintf_r+0x5c>
 8003eda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003edc:	07dc      	lsls	r4, r3, #31
 8003ede:	d504      	bpl.n	8003eea <_vfiprintf_r+0x4e>
 8003ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ee4:	b01d      	add	sp, #116	; 0x74
 8003ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eea:	89ab      	ldrh	r3, [r5, #12]
 8003eec:	0598      	lsls	r0, r3, #22
 8003eee:	d4f7      	bmi.n	8003ee0 <_vfiprintf_r+0x44>
 8003ef0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003ef2:	f7ff fd4f 	bl	8003994 <__retarget_lock_release_recursive>
 8003ef6:	e7f3      	b.n	8003ee0 <_vfiprintf_r+0x44>
 8003ef8:	2300      	movs	r3, #0
 8003efa:	9309      	str	r3, [sp, #36]	; 0x24
 8003efc:	2320      	movs	r3, #32
 8003efe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003f02:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f06:	2330      	movs	r3, #48	; 0x30
 8003f08:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80040bc <_vfiprintf_r+0x220>
 8003f0c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003f10:	f04f 0901 	mov.w	r9, #1
 8003f14:	4623      	mov	r3, r4
 8003f16:	469a      	mov	sl, r3
 8003f18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f1c:	b10a      	cbz	r2, 8003f22 <_vfiprintf_r+0x86>
 8003f1e:	2a25      	cmp	r2, #37	; 0x25
 8003f20:	d1f9      	bne.n	8003f16 <_vfiprintf_r+0x7a>
 8003f22:	ebba 0b04 	subs.w	fp, sl, r4
 8003f26:	d00b      	beq.n	8003f40 <_vfiprintf_r+0xa4>
 8003f28:	465b      	mov	r3, fp
 8003f2a:	4622      	mov	r2, r4
 8003f2c:	4629      	mov	r1, r5
 8003f2e:	4630      	mov	r0, r6
 8003f30:	f7ff ffa1 	bl	8003e76 <__sfputs_r>
 8003f34:	3001      	adds	r0, #1
 8003f36:	f000 80a9 	beq.w	800408c <_vfiprintf_r+0x1f0>
 8003f3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003f3c:	445a      	add	r2, fp
 8003f3e:	9209      	str	r2, [sp, #36]	; 0x24
 8003f40:	f89a 3000 	ldrb.w	r3, [sl]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f000 80a1 	beq.w	800408c <_vfiprintf_r+0x1f0>
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f54:	f10a 0a01 	add.w	sl, sl, #1
 8003f58:	9304      	str	r3, [sp, #16]
 8003f5a:	9307      	str	r3, [sp, #28]
 8003f5c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003f60:	931a      	str	r3, [sp, #104]	; 0x68
 8003f62:	4654      	mov	r4, sl
 8003f64:	2205      	movs	r2, #5
 8003f66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f6a:	4854      	ldr	r0, [pc, #336]	; (80040bc <_vfiprintf_r+0x220>)
 8003f6c:	f7fc f938 	bl	80001e0 <memchr>
 8003f70:	9a04      	ldr	r2, [sp, #16]
 8003f72:	b9d8      	cbnz	r0, 8003fac <_vfiprintf_r+0x110>
 8003f74:	06d1      	lsls	r1, r2, #27
 8003f76:	bf44      	itt	mi
 8003f78:	2320      	movmi	r3, #32
 8003f7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f7e:	0713      	lsls	r3, r2, #28
 8003f80:	bf44      	itt	mi
 8003f82:	232b      	movmi	r3, #43	; 0x2b
 8003f84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f88:	f89a 3000 	ldrb.w	r3, [sl]
 8003f8c:	2b2a      	cmp	r3, #42	; 0x2a
 8003f8e:	d015      	beq.n	8003fbc <_vfiprintf_r+0x120>
 8003f90:	9a07      	ldr	r2, [sp, #28]
 8003f92:	4654      	mov	r4, sl
 8003f94:	2000      	movs	r0, #0
 8003f96:	f04f 0c0a 	mov.w	ip, #10
 8003f9a:	4621      	mov	r1, r4
 8003f9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003fa0:	3b30      	subs	r3, #48	; 0x30
 8003fa2:	2b09      	cmp	r3, #9
 8003fa4:	d94d      	bls.n	8004042 <_vfiprintf_r+0x1a6>
 8003fa6:	b1b0      	cbz	r0, 8003fd6 <_vfiprintf_r+0x13a>
 8003fa8:	9207      	str	r2, [sp, #28]
 8003faa:	e014      	b.n	8003fd6 <_vfiprintf_r+0x13a>
 8003fac:	eba0 0308 	sub.w	r3, r0, r8
 8003fb0:	fa09 f303 	lsl.w	r3, r9, r3
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	9304      	str	r3, [sp, #16]
 8003fb8:	46a2      	mov	sl, r4
 8003fba:	e7d2      	b.n	8003f62 <_vfiprintf_r+0xc6>
 8003fbc:	9b03      	ldr	r3, [sp, #12]
 8003fbe:	1d19      	adds	r1, r3, #4
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	9103      	str	r1, [sp, #12]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	bfbb      	ittet	lt
 8003fc8:	425b      	neglt	r3, r3
 8003fca:	f042 0202 	orrlt.w	r2, r2, #2
 8003fce:	9307      	strge	r3, [sp, #28]
 8003fd0:	9307      	strlt	r3, [sp, #28]
 8003fd2:	bfb8      	it	lt
 8003fd4:	9204      	strlt	r2, [sp, #16]
 8003fd6:	7823      	ldrb	r3, [r4, #0]
 8003fd8:	2b2e      	cmp	r3, #46	; 0x2e
 8003fda:	d10c      	bne.n	8003ff6 <_vfiprintf_r+0x15a>
 8003fdc:	7863      	ldrb	r3, [r4, #1]
 8003fde:	2b2a      	cmp	r3, #42	; 0x2a
 8003fe0:	d134      	bne.n	800404c <_vfiprintf_r+0x1b0>
 8003fe2:	9b03      	ldr	r3, [sp, #12]
 8003fe4:	1d1a      	adds	r2, r3, #4
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	9203      	str	r2, [sp, #12]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	bfb8      	it	lt
 8003fee:	f04f 33ff 	movlt.w	r3, #4294967295
 8003ff2:	3402      	adds	r4, #2
 8003ff4:	9305      	str	r3, [sp, #20]
 8003ff6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80040cc <_vfiprintf_r+0x230>
 8003ffa:	7821      	ldrb	r1, [r4, #0]
 8003ffc:	2203      	movs	r2, #3
 8003ffe:	4650      	mov	r0, sl
 8004000:	f7fc f8ee 	bl	80001e0 <memchr>
 8004004:	b138      	cbz	r0, 8004016 <_vfiprintf_r+0x17a>
 8004006:	9b04      	ldr	r3, [sp, #16]
 8004008:	eba0 000a 	sub.w	r0, r0, sl
 800400c:	2240      	movs	r2, #64	; 0x40
 800400e:	4082      	lsls	r2, r0
 8004010:	4313      	orrs	r3, r2
 8004012:	3401      	adds	r4, #1
 8004014:	9304      	str	r3, [sp, #16]
 8004016:	f814 1b01 	ldrb.w	r1, [r4], #1
 800401a:	4829      	ldr	r0, [pc, #164]	; (80040c0 <_vfiprintf_r+0x224>)
 800401c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004020:	2206      	movs	r2, #6
 8004022:	f7fc f8dd 	bl	80001e0 <memchr>
 8004026:	2800      	cmp	r0, #0
 8004028:	d03f      	beq.n	80040aa <_vfiprintf_r+0x20e>
 800402a:	4b26      	ldr	r3, [pc, #152]	; (80040c4 <_vfiprintf_r+0x228>)
 800402c:	bb1b      	cbnz	r3, 8004076 <_vfiprintf_r+0x1da>
 800402e:	9b03      	ldr	r3, [sp, #12]
 8004030:	3307      	adds	r3, #7
 8004032:	f023 0307 	bic.w	r3, r3, #7
 8004036:	3308      	adds	r3, #8
 8004038:	9303      	str	r3, [sp, #12]
 800403a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800403c:	443b      	add	r3, r7
 800403e:	9309      	str	r3, [sp, #36]	; 0x24
 8004040:	e768      	b.n	8003f14 <_vfiprintf_r+0x78>
 8004042:	fb0c 3202 	mla	r2, ip, r2, r3
 8004046:	460c      	mov	r4, r1
 8004048:	2001      	movs	r0, #1
 800404a:	e7a6      	b.n	8003f9a <_vfiprintf_r+0xfe>
 800404c:	2300      	movs	r3, #0
 800404e:	3401      	adds	r4, #1
 8004050:	9305      	str	r3, [sp, #20]
 8004052:	4619      	mov	r1, r3
 8004054:	f04f 0c0a 	mov.w	ip, #10
 8004058:	4620      	mov	r0, r4
 800405a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800405e:	3a30      	subs	r2, #48	; 0x30
 8004060:	2a09      	cmp	r2, #9
 8004062:	d903      	bls.n	800406c <_vfiprintf_r+0x1d0>
 8004064:	2b00      	cmp	r3, #0
 8004066:	d0c6      	beq.n	8003ff6 <_vfiprintf_r+0x15a>
 8004068:	9105      	str	r1, [sp, #20]
 800406a:	e7c4      	b.n	8003ff6 <_vfiprintf_r+0x15a>
 800406c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004070:	4604      	mov	r4, r0
 8004072:	2301      	movs	r3, #1
 8004074:	e7f0      	b.n	8004058 <_vfiprintf_r+0x1bc>
 8004076:	ab03      	add	r3, sp, #12
 8004078:	9300      	str	r3, [sp, #0]
 800407a:	462a      	mov	r2, r5
 800407c:	4b12      	ldr	r3, [pc, #72]	; (80040c8 <_vfiprintf_r+0x22c>)
 800407e:	a904      	add	r1, sp, #16
 8004080:	4630      	mov	r0, r6
 8004082:	f3af 8000 	nop.w
 8004086:	4607      	mov	r7, r0
 8004088:	1c78      	adds	r0, r7, #1
 800408a:	d1d6      	bne.n	800403a <_vfiprintf_r+0x19e>
 800408c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800408e:	07d9      	lsls	r1, r3, #31
 8004090:	d405      	bmi.n	800409e <_vfiprintf_r+0x202>
 8004092:	89ab      	ldrh	r3, [r5, #12]
 8004094:	059a      	lsls	r2, r3, #22
 8004096:	d402      	bmi.n	800409e <_vfiprintf_r+0x202>
 8004098:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800409a:	f7ff fc7b 	bl	8003994 <__retarget_lock_release_recursive>
 800409e:	89ab      	ldrh	r3, [r5, #12]
 80040a0:	065b      	lsls	r3, r3, #25
 80040a2:	f53f af1d 	bmi.w	8003ee0 <_vfiprintf_r+0x44>
 80040a6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80040a8:	e71c      	b.n	8003ee4 <_vfiprintf_r+0x48>
 80040aa:	ab03      	add	r3, sp, #12
 80040ac:	9300      	str	r3, [sp, #0]
 80040ae:	462a      	mov	r2, r5
 80040b0:	4b05      	ldr	r3, [pc, #20]	; (80040c8 <_vfiprintf_r+0x22c>)
 80040b2:	a904      	add	r1, sp, #16
 80040b4:	4630      	mov	r0, r6
 80040b6:	f000 f879 	bl	80041ac <_printf_i>
 80040ba:	e7e4      	b.n	8004086 <_vfiprintf_r+0x1ea>
 80040bc:	080052e0 	.word	0x080052e0
 80040c0:	080052ea 	.word	0x080052ea
 80040c4:	00000000 	.word	0x00000000
 80040c8:	08003e77 	.word	0x08003e77
 80040cc:	080052e6 	.word	0x080052e6

080040d0 <_printf_common>:
 80040d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040d4:	4616      	mov	r6, r2
 80040d6:	4699      	mov	r9, r3
 80040d8:	688a      	ldr	r2, [r1, #8]
 80040da:	690b      	ldr	r3, [r1, #16]
 80040dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80040e0:	4293      	cmp	r3, r2
 80040e2:	bfb8      	it	lt
 80040e4:	4613      	movlt	r3, r2
 80040e6:	6033      	str	r3, [r6, #0]
 80040e8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80040ec:	4607      	mov	r7, r0
 80040ee:	460c      	mov	r4, r1
 80040f0:	b10a      	cbz	r2, 80040f6 <_printf_common+0x26>
 80040f2:	3301      	adds	r3, #1
 80040f4:	6033      	str	r3, [r6, #0]
 80040f6:	6823      	ldr	r3, [r4, #0]
 80040f8:	0699      	lsls	r1, r3, #26
 80040fa:	bf42      	ittt	mi
 80040fc:	6833      	ldrmi	r3, [r6, #0]
 80040fe:	3302      	addmi	r3, #2
 8004100:	6033      	strmi	r3, [r6, #0]
 8004102:	6825      	ldr	r5, [r4, #0]
 8004104:	f015 0506 	ands.w	r5, r5, #6
 8004108:	d106      	bne.n	8004118 <_printf_common+0x48>
 800410a:	f104 0a19 	add.w	sl, r4, #25
 800410e:	68e3      	ldr	r3, [r4, #12]
 8004110:	6832      	ldr	r2, [r6, #0]
 8004112:	1a9b      	subs	r3, r3, r2
 8004114:	42ab      	cmp	r3, r5
 8004116:	dc26      	bgt.n	8004166 <_printf_common+0x96>
 8004118:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800411c:	1e13      	subs	r3, r2, #0
 800411e:	6822      	ldr	r2, [r4, #0]
 8004120:	bf18      	it	ne
 8004122:	2301      	movne	r3, #1
 8004124:	0692      	lsls	r2, r2, #26
 8004126:	d42b      	bmi.n	8004180 <_printf_common+0xb0>
 8004128:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800412c:	4649      	mov	r1, r9
 800412e:	4638      	mov	r0, r7
 8004130:	47c0      	blx	r8
 8004132:	3001      	adds	r0, #1
 8004134:	d01e      	beq.n	8004174 <_printf_common+0xa4>
 8004136:	6823      	ldr	r3, [r4, #0]
 8004138:	6922      	ldr	r2, [r4, #16]
 800413a:	f003 0306 	and.w	r3, r3, #6
 800413e:	2b04      	cmp	r3, #4
 8004140:	bf02      	ittt	eq
 8004142:	68e5      	ldreq	r5, [r4, #12]
 8004144:	6833      	ldreq	r3, [r6, #0]
 8004146:	1aed      	subeq	r5, r5, r3
 8004148:	68a3      	ldr	r3, [r4, #8]
 800414a:	bf0c      	ite	eq
 800414c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004150:	2500      	movne	r5, #0
 8004152:	4293      	cmp	r3, r2
 8004154:	bfc4      	itt	gt
 8004156:	1a9b      	subgt	r3, r3, r2
 8004158:	18ed      	addgt	r5, r5, r3
 800415a:	2600      	movs	r6, #0
 800415c:	341a      	adds	r4, #26
 800415e:	42b5      	cmp	r5, r6
 8004160:	d11a      	bne.n	8004198 <_printf_common+0xc8>
 8004162:	2000      	movs	r0, #0
 8004164:	e008      	b.n	8004178 <_printf_common+0xa8>
 8004166:	2301      	movs	r3, #1
 8004168:	4652      	mov	r2, sl
 800416a:	4649      	mov	r1, r9
 800416c:	4638      	mov	r0, r7
 800416e:	47c0      	blx	r8
 8004170:	3001      	adds	r0, #1
 8004172:	d103      	bne.n	800417c <_printf_common+0xac>
 8004174:	f04f 30ff 	mov.w	r0, #4294967295
 8004178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800417c:	3501      	adds	r5, #1
 800417e:	e7c6      	b.n	800410e <_printf_common+0x3e>
 8004180:	18e1      	adds	r1, r4, r3
 8004182:	1c5a      	adds	r2, r3, #1
 8004184:	2030      	movs	r0, #48	; 0x30
 8004186:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800418a:	4422      	add	r2, r4
 800418c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004190:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004194:	3302      	adds	r3, #2
 8004196:	e7c7      	b.n	8004128 <_printf_common+0x58>
 8004198:	2301      	movs	r3, #1
 800419a:	4622      	mov	r2, r4
 800419c:	4649      	mov	r1, r9
 800419e:	4638      	mov	r0, r7
 80041a0:	47c0      	blx	r8
 80041a2:	3001      	adds	r0, #1
 80041a4:	d0e6      	beq.n	8004174 <_printf_common+0xa4>
 80041a6:	3601      	adds	r6, #1
 80041a8:	e7d9      	b.n	800415e <_printf_common+0x8e>
	...

080041ac <_printf_i>:
 80041ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041b0:	7e0f      	ldrb	r7, [r1, #24]
 80041b2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80041b4:	2f78      	cmp	r7, #120	; 0x78
 80041b6:	4691      	mov	r9, r2
 80041b8:	4680      	mov	r8, r0
 80041ba:	460c      	mov	r4, r1
 80041bc:	469a      	mov	sl, r3
 80041be:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80041c2:	d807      	bhi.n	80041d4 <_printf_i+0x28>
 80041c4:	2f62      	cmp	r7, #98	; 0x62
 80041c6:	d80a      	bhi.n	80041de <_printf_i+0x32>
 80041c8:	2f00      	cmp	r7, #0
 80041ca:	f000 80d4 	beq.w	8004376 <_printf_i+0x1ca>
 80041ce:	2f58      	cmp	r7, #88	; 0x58
 80041d0:	f000 80c0 	beq.w	8004354 <_printf_i+0x1a8>
 80041d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80041d8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80041dc:	e03a      	b.n	8004254 <_printf_i+0xa8>
 80041de:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80041e2:	2b15      	cmp	r3, #21
 80041e4:	d8f6      	bhi.n	80041d4 <_printf_i+0x28>
 80041e6:	a101      	add	r1, pc, #4	; (adr r1, 80041ec <_printf_i+0x40>)
 80041e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80041ec:	08004245 	.word	0x08004245
 80041f0:	08004259 	.word	0x08004259
 80041f4:	080041d5 	.word	0x080041d5
 80041f8:	080041d5 	.word	0x080041d5
 80041fc:	080041d5 	.word	0x080041d5
 8004200:	080041d5 	.word	0x080041d5
 8004204:	08004259 	.word	0x08004259
 8004208:	080041d5 	.word	0x080041d5
 800420c:	080041d5 	.word	0x080041d5
 8004210:	080041d5 	.word	0x080041d5
 8004214:	080041d5 	.word	0x080041d5
 8004218:	0800435d 	.word	0x0800435d
 800421c:	08004285 	.word	0x08004285
 8004220:	08004317 	.word	0x08004317
 8004224:	080041d5 	.word	0x080041d5
 8004228:	080041d5 	.word	0x080041d5
 800422c:	0800437f 	.word	0x0800437f
 8004230:	080041d5 	.word	0x080041d5
 8004234:	08004285 	.word	0x08004285
 8004238:	080041d5 	.word	0x080041d5
 800423c:	080041d5 	.word	0x080041d5
 8004240:	0800431f 	.word	0x0800431f
 8004244:	682b      	ldr	r3, [r5, #0]
 8004246:	1d1a      	adds	r2, r3, #4
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	602a      	str	r2, [r5, #0]
 800424c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004250:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004254:	2301      	movs	r3, #1
 8004256:	e09f      	b.n	8004398 <_printf_i+0x1ec>
 8004258:	6820      	ldr	r0, [r4, #0]
 800425a:	682b      	ldr	r3, [r5, #0]
 800425c:	0607      	lsls	r7, r0, #24
 800425e:	f103 0104 	add.w	r1, r3, #4
 8004262:	6029      	str	r1, [r5, #0]
 8004264:	d501      	bpl.n	800426a <_printf_i+0xbe>
 8004266:	681e      	ldr	r6, [r3, #0]
 8004268:	e003      	b.n	8004272 <_printf_i+0xc6>
 800426a:	0646      	lsls	r6, r0, #25
 800426c:	d5fb      	bpl.n	8004266 <_printf_i+0xba>
 800426e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004272:	2e00      	cmp	r6, #0
 8004274:	da03      	bge.n	800427e <_printf_i+0xd2>
 8004276:	232d      	movs	r3, #45	; 0x2d
 8004278:	4276      	negs	r6, r6
 800427a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800427e:	485a      	ldr	r0, [pc, #360]	; (80043e8 <_printf_i+0x23c>)
 8004280:	230a      	movs	r3, #10
 8004282:	e012      	b.n	80042aa <_printf_i+0xfe>
 8004284:	682b      	ldr	r3, [r5, #0]
 8004286:	6820      	ldr	r0, [r4, #0]
 8004288:	1d19      	adds	r1, r3, #4
 800428a:	6029      	str	r1, [r5, #0]
 800428c:	0605      	lsls	r5, r0, #24
 800428e:	d501      	bpl.n	8004294 <_printf_i+0xe8>
 8004290:	681e      	ldr	r6, [r3, #0]
 8004292:	e002      	b.n	800429a <_printf_i+0xee>
 8004294:	0641      	lsls	r1, r0, #25
 8004296:	d5fb      	bpl.n	8004290 <_printf_i+0xe4>
 8004298:	881e      	ldrh	r6, [r3, #0]
 800429a:	4853      	ldr	r0, [pc, #332]	; (80043e8 <_printf_i+0x23c>)
 800429c:	2f6f      	cmp	r7, #111	; 0x6f
 800429e:	bf0c      	ite	eq
 80042a0:	2308      	moveq	r3, #8
 80042a2:	230a      	movne	r3, #10
 80042a4:	2100      	movs	r1, #0
 80042a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80042aa:	6865      	ldr	r5, [r4, #4]
 80042ac:	60a5      	str	r5, [r4, #8]
 80042ae:	2d00      	cmp	r5, #0
 80042b0:	bfa2      	ittt	ge
 80042b2:	6821      	ldrge	r1, [r4, #0]
 80042b4:	f021 0104 	bicge.w	r1, r1, #4
 80042b8:	6021      	strge	r1, [r4, #0]
 80042ba:	b90e      	cbnz	r6, 80042c0 <_printf_i+0x114>
 80042bc:	2d00      	cmp	r5, #0
 80042be:	d04b      	beq.n	8004358 <_printf_i+0x1ac>
 80042c0:	4615      	mov	r5, r2
 80042c2:	fbb6 f1f3 	udiv	r1, r6, r3
 80042c6:	fb03 6711 	mls	r7, r3, r1, r6
 80042ca:	5dc7      	ldrb	r7, [r0, r7]
 80042cc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80042d0:	4637      	mov	r7, r6
 80042d2:	42bb      	cmp	r3, r7
 80042d4:	460e      	mov	r6, r1
 80042d6:	d9f4      	bls.n	80042c2 <_printf_i+0x116>
 80042d8:	2b08      	cmp	r3, #8
 80042da:	d10b      	bne.n	80042f4 <_printf_i+0x148>
 80042dc:	6823      	ldr	r3, [r4, #0]
 80042de:	07de      	lsls	r6, r3, #31
 80042e0:	d508      	bpl.n	80042f4 <_printf_i+0x148>
 80042e2:	6923      	ldr	r3, [r4, #16]
 80042e4:	6861      	ldr	r1, [r4, #4]
 80042e6:	4299      	cmp	r1, r3
 80042e8:	bfde      	ittt	le
 80042ea:	2330      	movle	r3, #48	; 0x30
 80042ec:	f805 3c01 	strble.w	r3, [r5, #-1]
 80042f0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80042f4:	1b52      	subs	r2, r2, r5
 80042f6:	6122      	str	r2, [r4, #16]
 80042f8:	f8cd a000 	str.w	sl, [sp]
 80042fc:	464b      	mov	r3, r9
 80042fe:	aa03      	add	r2, sp, #12
 8004300:	4621      	mov	r1, r4
 8004302:	4640      	mov	r0, r8
 8004304:	f7ff fee4 	bl	80040d0 <_printf_common>
 8004308:	3001      	adds	r0, #1
 800430a:	d14a      	bne.n	80043a2 <_printf_i+0x1f6>
 800430c:	f04f 30ff 	mov.w	r0, #4294967295
 8004310:	b004      	add	sp, #16
 8004312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004316:	6823      	ldr	r3, [r4, #0]
 8004318:	f043 0320 	orr.w	r3, r3, #32
 800431c:	6023      	str	r3, [r4, #0]
 800431e:	4833      	ldr	r0, [pc, #204]	; (80043ec <_printf_i+0x240>)
 8004320:	2778      	movs	r7, #120	; 0x78
 8004322:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004326:	6823      	ldr	r3, [r4, #0]
 8004328:	6829      	ldr	r1, [r5, #0]
 800432a:	061f      	lsls	r7, r3, #24
 800432c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004330:	d402      	bmi.n	8004338 <_printf_i+0x18c>
 8004332:	065f      	lsls	r7, r3, #25
 8004334:	bf48      	it	mi
 8004336:	b2b6      	uxthmi	r6, r6
 8004338:	07df      	lsls	r7, r3, #31
 800433a:	bf48      	it	mi
 800433c:	f043 0320 	orrmi.w	r3, r3, #32
 8004340:	6029      	str	r1, [r5, #0]
 8004342:	bf48      	it	mi
 8004344:	6023      	strmi	r3, [r4, #0]
 8004346:	b91e      	cbnz	r6, 8004350 <_printf_i+0x1a4>
 8004348:	6823      	ldr	r3, [r4, #0]
 800434a:	f023 0320 	bic.w	r3, r3, #32
 800434e:	6023      	str	r3, [r4, #0]
 8004350:	2310      	movs	r3, #16
 8004352:	e7a7      	b.n	80042a4 <_printf_i+0xf8>
 8004354:	4824      	ldr	r0, [pc, #144]	; (80043e8 <_printf_i+0x23c>)
 8004356:	e7e4      	b.n	8004322 <_printf_i+0x176>
 8004358:	4615      	mov	r5, r2
 800435a:	e7bd      	b.n	80042d8 <_printf_i+0x12c>
 800435c:	682b      	ldr	r3, [r5, #0]
 800435e:	6826      	ldr	r6, [r4, #0]
 8004360:	6961      	ldr	r1, [r4, #20]
 8004362:	1d18      	adds	r0, r3, #4
 8004364:	6028      	str	r0, [r5, #0]
 8004366:	0635      	lsls	r5, r6, #24
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	d501      	bpl.n	8004370 <_printf_i+0x1c4>
 800436c:	6019      	str	r1, [r3, #0]
 800436e:	e002      	b.n	8004376 <_printf_i+0x1ca>
 8004370:	0670      	lsls	r0, r6, #25
 8004372:	d5fb      	bpl.n	800436c <_printf_i+0x1c0>
 8004374:	8019      	strh	r1, [r3, #0]
 8004376:	2300      	movs	r3, #0
 8004378:	6123      	str	r3, [r4, #16]
 800437a:	4615      	mov	r5, r2
 800437c:	e7bc      	b.n	80042f8 <_printf_i+0x14c>
 800437e:	682b      	ldr	r3, [r5, #0]
 8004380:	1d1a      	adds	r2, r3, #4
 8004382:	602a      	str	r2, [r5, #0]
 8004384:	681d      	ldr	r5, [r3, #0]
 8004386:	6862      	ldr	r2, [r4, #4]
 8004388:	2100      	movs	r1, #0
 800438a:	4628      	mov	r0, r5
 800438c:	f7fb ff28 	bl	80001e0 <memchr>
 8004390:	b108      	cbz	r0, 8004396 <_printf_i+0x1ea>
 8004392:	1b40      	subs	r0, r0, r5
 8004394:	6060      	str	r0, [r4, #4]
 8004396:	6863      	ldr	r3, [r4, #4]
 8004398:	6123      	str	r3, [r4, #16]
 800439a:	2300      	movs	r3, #0
 800439c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043a0:	e7aa      	b.n	80042f8 <_printf_i+0x14c>
 80043a2:	6923      	ldr	r3, [r4, #16]
 80043a4:	462a      	mov	r2, r5
 80043a6:	4649      	mov	r1, r9
 80043a8:	4640      	mov	r0, r8
 80043aa:	47d0      	blx	sl
 80043ac:	3001      	adds	r0, #1
 80043ae:	d0ad      	beq.n	800430c <_printf_i+0x160>
 80043b0:	6823      	ldr	r3, [r4, #0]
 80043b2:	079b      	lsls	r3, r3, #30
 80043b4:	d413      	bmi.n	80043de <_printf_i+0x232>
 80043b6:	68e0      	ldr	r0, [r4, #12]
 80043b8:	9b03      	ldr	r3, [sp, #12]
 80043ba:	4298      	cmp	r0, r3
 80043bc:	bfb8      	it	lt
 80043be:	4618      	movlt	r0, r3
 80043c0:	e7a6      	b.n	8004310 <_printf_i+0x164>
 80043c2:	2301      	movs	r3, #1
 80043c4:	4632      	mov	r2, r6
 80043c6:	4649      	mov	r1, r9
 80043c8:	4640      	mov	r0, r8
 80043ca:	47d0      	blx	sl
 80043cc:	3001      	adds	r0, #1
 80043ce:	d09d      	beq.n	800430c <_printf_i+0x160>
 80043d0:	3501      	adds	r5, #1
 80043d2:	68e3      	ldr	r3, [r4, #12]
 80043d4:	9903      	ldr	r1, [sp, #12]
 80043d6:	1a5b      	subs	r3, r3, r1
 80043d8:	42ab      	cmp	r3, r5
 80043da:	dcf2      	bgt.n	80043c2 <_printf_i+0x216>
 80043dc:	e7eb      	b.n	80043b6 <_printf_i+0x20a>
 80043de:	2500      	movs	r5, #0
 80043e0:	f104 0619 	add.w	r6, r4, #25
 80043e4:	e7f5      	b.n	80043d2 <_printf_i+0x226>
 80043e6:	bf00      	nop
 80043e8:	080052f1 	.word	0x080052f1
 80043ec:	08005302 	.word	0x08005302

080043f0 <__svfiscanf_r>:
 80043f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043f4:	461d      	mov	r5, r3
 80043f6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80043f8:	07df      	lsls	r7, r3, #31
 80043fa:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80043fe:	4606      	mov	r6, r0
 8004400:	460c      	mov	r4, r1
 8004402:	4692      	mov	sl, r2
 8004404:	d405      	bmi.n	8004412 <__svfiscanf_r+0x22>
 8004406:	898b      	ldrh	r3, [r1, #12]
 8004408:	0598      	lsls	r0, r3, #22
 800440a:	d402      	bmi.n	8004412 <__svfiscanf_r+0x22>
 800440c:	6d88      	ldr	r0, [r1, #88]	; 0x58
 800440e:	f7ff fac0 	bl	8003992 <__retarget_lock_acquire_recursive>
 8004412:	2300      	movs	r3, #0
 8004414:	e9cd 3344 	strd	r3, r3, [sp, #272]	; 0x110
 8004418:	4baa      	ldr	r3, [pc, #680]	; (80046c4 <__svfiscanf_r+0x2d4>)
 800441a:	93a0      	str	r3, [sp, #640]	; 0x280
 800441c:	f10d 0804 	add.w	r8, sp, #4
 8004420:	4ba9      	ldr	r3, [pc, #676]	; (80046c8 <__svfiscanf_r+0x2d8>)
 8004422:	4faa      	ldr	r7, [pc, #680]	; (80046cc <__svfiscanf_r+0x2dc>)
 8004424:	f8df 92a8 	ldr.w	r9, [pc, #680]	; 80046d0 <__svfiscanf_r+0x2e0>
 8004428:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800442c:	93a1      	str	r3, [sp, #644]	; 0x284
 800442e:	9500      	str	r5, [sp, #0]
 8004430:	f89a 3000 	ldrb.w	r3, [sl]
 8004434:	2b00      	cmp	r3, #0
 8004436:	f000 8170 	beq.w	800471a <__svfiscanf_r+0x32a>
 800443a:	5cf9      	ldrb	r1, [r7, r3]
 800443c:	f011 0108 	ands.w	r1, r1, #8
 8004440:	f10a 0501 	add.w	r5, sl, #1
 8004444:	d019      	beq.n	800447a <__svfiscanf_r+0x8a>
 8004446:	6863      	ldr	r3, [r4, #4]
 8004448:	2b00      	cmp	r3, #0
 800444a:	dd0f      	ble.n	800446c <__svfiscanf_r+0x7c>
 800444c:	6823      	ldr	r3, [r4, #0]
 800444e:	781a      	ldrb	r2, [r3, #0]
 8004450:	5cba      	ldrb	r2, [r7, r2]
 8004452:	0711      	lsls	r1, r2, #28
 8004454:	d401      	bmi.n	800445a <__svfiscanf_r+0x6a>
 8004456:	46aa      	mov	sl, r5
 8004458:	e7ea      	b.n	8004430 <__svfiscanf_r+0x40>
 800445a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800445c:	3201      	adds	r2, #1
 800445e:	9245      	str	r2, [sp, #276]	; 0x114
 8004460:	6862      	ldr	r2, [r4, #4]
 8004462:	3301      	adds	r3, #1
 8004464:	3a01      	subs	r2, #1
 8004466:	6062      	str	r2, [r4, #4]
 8004468:	6023      	str	r3, [r4, #0]
 800446a:	e7ec      	b.n	8004446 <__svfiscanf_r+0x56>
 800446c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800446e:	4621      	mov	r1, r4
 8004470:	4630      	mov	r0, r6
 8004472:	4798      	blx	r3
 8004474:	2800      	cmp	r0, #0
 8004476:	d0e9      	beq.n	800444c <__svfiscanf_r+0x5c>
 8004478:	e7ed      	b.n	8004456 <__svfiscanf_r+0x66>
 800447a:	2b25      	cmp	r3, #37	; 0x25
 800447c:	d012      	beq.n	80044a4 <__svfiscanf_r+0xb4>
 800447e:	469a      	mov	sl, r3
 8004480:	6863      	ldr	r3, [r4, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	f340 8093 	ble.w	80045ae <__svfiscanf_r+0x1be>
 8004488:	6822      	ldr	r2, [r4, #0]
 800448a:	7813      	ldrb	r3, [r2, #0]
 800448c:	4553      	cmp	r3, sl
 800448e:	f040 8144 	bne.w	800471a <__svfiscanf_r+0x32a>
 8004492:	6863      	ldr	r3, [r4, #4]
 8004494:	3b01      	subs	r3, #1
 8004496:	6063      	str	r3, [r4, #4]
 8004498:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800449a:	3201      	adds	r2, #1
 800449c:	3301      	adds	r3, #1
 800449e:	6022      	str	r2, [r4, #0]
 80044a0:	9345      	str	r3, [sp, #276]	; 0x114
 80044a2:	e7d8      	b.n	8004456 <__svfiscanf_r+0x66>
 80044a4:	9141      	str	r1, [sp, #260]	; 0x104
 80044a6:	9143      	str	r1, [sp, #268]	; 0x10c
 80044a8:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80044ac:	2b2a      	cmp	r3, #42	; 0x2a
 80044ae:	bf02      	ittt	eq
 80044b0:	2310      	moveq	r3, #16
 80044b2:	9341      	streq	r3, [sp, #260]	; 0x104
 80044b4:	f10a 0502 	addeq.w	r5, sl, #2
 80044b8:	220a      	movs	r2, #10
 80044ba:	46aa      	mov	sl, r5
 80044bc:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80044c0:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80044c4:	2b09      	cmp	r3, #9
 80044c6:	d91d      	bls.n	8004504 <__svfiscanf_r+0x114>
 80044c8:	4881      	ldr	r0, [pc, #516]	; (80046d0 <__svfiscanf_r+0x2e0>)
 80044ca:	2203      	movs	r2, #3
 80044cc:	f7fb fe88 	bl	80001e0 <memchr>
 80044d0:	b138      	cbz	r0, 80044e2 <__svfiscanf_r+0xf2>
 80044d2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80044d4:	eba0 0009 	sub.w	r0, r0, r9
 80044d8:	2301      	movs	r3, #1
 80044da:	4083      	lsls	r3, r0
 80044dc:	4313      	orrs	r3, r2
 80044de:	9341      	str	r3, [sp, #260]	; 0x104
 80044e0:	4655      	mov	r5, sl
 80044e2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80044e6:	2b78      	cmp	r3, #120	; 0x78
 80044e8:	d807      	bhi.n	80044fa <__svfiscanf_r+0x10a>
 80044ea:	2b57      	cmp	r3, #87	; 0x57
 80044ec:	d811      	bhi.n	8004512 <__svfiscanf_r+0x122>
 80044ee:	2b25      	cmp	r3, #37	; 0x25
 80044f0:	d0c5      	beq.n	800447e <__svfiscanf_r+0x8e>
 80044f2:	d857      	bhi.n	80045a4 <__svfiscanf_r+0x1b4>
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	f000 80c6 	beq.w	8004686 <__svfiscanf_r+0x296>
 80044fa:	2303      	movs	r3, #3
 80044fc:	9347      	str	r3, [sp, #284]	; 0x11c
 80044fe:	230a      	movs	r3, #10
 8004500:	9342      	str	r3, [sp, #264]	; 0x108
 8004502:	e07f      	b.n	8004604 <__svfiscanf_r+0x214>
 8004504:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004506:	fb02 1103 	mla	r1, r2, r3, r1
 800450a:	3930      	subs	r1, #48	; 0x30
 800450c:	9143      	str	r1, [sp, #268]	; 0x10c
 800450e:	4655      	mov	r5, sl
 8004510:	e7d3      	b.n	80044ba <__svfiscanf_r+0xca>
 8004512:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8004516:	2a20      	cmp	r2, #32
 8004518:	d8ef      	bhi.n	80044fa <__svfiscanf_r+0x10a>
 800451a:	a101      	add	r1, pc, #4	; (adr r1, 8004520 <__svfiscanf_r+0x130>)
 800451c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004520:	080045e7 	.word	0x080045e7
 8004524:	080044fb 	.word	0x080044fb
 8004528:	080044fb 	.word	0x080044fb
 800452c:	08004645 	.word	0x08004645
 8004530:	080044fb 	.word	0x080044fb
 8004534:	080044fb 	.word	0x080044fb
 8004538:	080044fb 	.word	0x080044fb
 800453c:	080044fb 	.word	0x080044fb
 8004540:	080044fb 	.word	0x080044fb
 8004544:	080044fb 	.word	0x080044fb
 8004548:	080044fb 	.word	0x080044fb
 800454c:	0800465b 	.word	0x0800465b
 8004550:	08004641 	.word	0x08004641
 8004554:	080045ab 	.word	0x080045ab
 8004558:	080045ab 	.word	0x080045ab
 800455c:	080045ab 	.word	0x080045ab
 8004560:	080044fb 	.word	0x080044fb
 8004564:	080045fd 	.word	0x080045fd
 8004568:	080044fb 	.word	0x080044fb
 800456c:	080044fb 	.word	0x080044fb
 8004570:	080044fb 	.word	0x080044fb
 8004574:	080044fb 	.word	0x080044fb
 8004578:	0800466b 	.word	0x0800466b
 800457c:	08004639 	.word	0x08004639
 8004580:	080045df 	.word	0x080045df
 8004584:	080044fb 	.word	0x080044fb
 8004588:	080044fb 	.word	0x080044fb
 800458c:	08004667 	.word	0x08004667
 8004590:	080044fb 	.word	0x080044fb
 8004594:	08004641 	.word	0x08004641
 8004598:	080044fb 	.word	0x080044fb
 800459c:	080044fb 	.word	0x080044fb
 80045a0:	080045e7 	.word	0x080045e7
 80045a4:	3b45      	subs	r3, #69	; 0x45
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d8a7      	bhi.n	80044fa <__svfiscanf_r+0x10a>
 80045aa:	2305      	movs	r3, #5
 80045ac:	e029      	b.n	8004602 <__svfiscanf_r+0x212>
 80045ae:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80045b0:	4621      	mov	r1, r4
 80045b2:	4630      	mov	r0, r6
 80045b4:	4798      	blx	r3
 80045b6:	2800      	cmp	r0, #0
 80045b8:	f43f af66 	beq.w	8004488 <__svfiscanf_r+0x98>
 80045bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80045be:	07da      	lsls	r2, r3, #31
 80045c0:	f140 80a3 	bpl.w	800470a <__svfiscanf_r+0x31a>
 80045c4:	9844      	ldr	r0, [sp, #272]	; 0x110
 80045c6:	2800      	cmp	r0, #0
 80045c8:	d066      	beq.n	8004698 <__svfiscanf_r+0x2a8>
 80045ca:	89a3      	ldrh	r3, [r4, #12]
 80045cc:	f013 0f40 	tst.w	r3, #64	; 0x40
 80045d0:	bf18      	it	ne
 80045d2:	f04f 30ff 	movne.w	r0, #4294967295
 80045d6:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 80045da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045de:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80045e0:	f042 0220 	orr.w	r2, r2, #32
 80045e4:	9241      	str	r2, [sp, #260]	; 0x104
 80045e6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80045e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045ec:	9241      	str	r2, [sp, #260]	; 0x104
 80045ee:	2210      	movs	r2, #16
 80045f0:	2b6f      	cmp	r3, #111	; 0x6f
 80045f2:	9242      	str	r2, [sp, #264]	; 0x108
 80045f4:	bf34      	ite	cc
 80045f6:	2303      	movcc	r3, #3
 80045f8:	2304      	movcs	r3, #4
 80045fa:	e002      	b.n	8004602 <__svfiscanf_r+0x212>
 80045fc:	2300      	movs	r3, #0
 80045fe:	9342      	str	r3, [sp, #264]	; 0x108
 8004600:	2303      	movs	r3, #3
 8004602:	9347      	str	r3, [sp, #284]	; 0x11c
 8004604:	6863      	ldr	r3, [r4, #4]
 8004606:	2b00      	cmp	r3, #0
 8004608:	dd49      	ble.n	800469e <__svfiscanf_r+0x2ae>
 800460a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800460c:	065b      	lsls	r3, r3, #25
 800460e:	d404      	bmi.n	800461a <__svfiscanf_r+0x22a>
 8004610:	6823      	ldr	r3, [r4, #0]
 8004612:	781a      	ldrb	r2, [r3, #0]
 8004614:	5cba      	ldrb	r2, [r7, r2]
 8004616:	0710      	lsls	r0, r2, #28
 8004618:	d448      	bmi.n	80046ac <__svfiscanf_r+0x2bc>
 800461a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800461c:	2b02      	cmp	r3, #2
 800461e:	dc60      	bgt.n	80046e2 <__svfiscanf_r+0x2f2>
 8004620:	466b      	mov	r3, sp
 8004622:	4622      	mov	r2, r4
 8004624:	a941      	add	r1, sp, #260	; 0x104
 8004626:	4630      	mov	r0, r6
 8004628:	f000 f898 	bl	800475c <_scanf_chars>
 800462c:	2801      	cmp	r0, #1
 800462e:	d074      	beq.n	800471a <__svfiscanf_r+0x32a>
 8004630:	2802      	cmp	r0, #2
 8004632:	f47f af10 	bne.w	8004456 <__svfiscanf_r+0x66>
 8004636:	e7c1      	b.n	80045bc <__svfiscanf_r+0x1cc>
 8004638:	2308      	movs	r3, #8
 800463a:	9342      	str	r3, [sp, #264]	; 0x108
 800463c:	2304      	movs	r3, #4
 800463e:	e7e0      	b.n	8004602 <__svfiscanf_r+0x212>
 8004640:	220a      	movs	r2, #10
 8004642:	e7d5      	b.n	80045f0 <__svfiscanf_r+0x200>
 8004644:	4629      	mov	r1, r5
 8004646:	4640      	mov	r0, r8
 8004648:	f000 fb6c 	bl	8004d24 <__sccl>
 800464c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800464e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004652:	9341      	str	r3, [sp, #260]	; 0x104
 8004654:	4605      	mov	r5, r0
 8004656:	2301      	movs	r3, #1
 8004658:	e7d3      	b.n	8004602 <__svfiscanf_r+0x212>
 800465a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800465c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004660:	9341      	str	r3, [sp, #260]	; 0x104
 8004662:	2300      	movs	r3, #0
 8004664:	e7cd      	b.n	8004602 <__svfiscanf_r+0x212>
 8004666:	2302      	movs	r3, #2
 8004668:	e7cb      	b.n	8004602 <__svfiscanf_r+0x212>
 800466a:	9841      	ldr	r0, [sp, #260]	; 0x104
 800466c:	06c3      	lsls	r3, r0, #27
 800466e:	f53f aef2 	bmi.w	8004456 <__svfiscanf_r+0x66>
 8004672:	9b00      	ldr	r3, [sp, #0]
 8004674:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004676:	1d19      	adds	r1, r3, #4
 8004678:	9100      	str	r1, [sp, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	07c0      	lsls	r0, r0, #31
 800467e:	bf4c      	ite	mi
 8004680:	801a      	strhmi	r2, [r3, #0]
 8004682:	601a      	strpl	r2, [r3, #0]
 8004684:	e6e7      	b.n	8004456 <__svfiscanf_r+0x66>
 8004686:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004688:	07d8      	lsls	r0, r3, #31
 800468a:	d405      	bmi.n	8004698 <__svfiscanf_r+0x2a8>
 800468c:	89a3      	ldrh	r3, [r4, #12]
 800468e:	0599      	lsls	r1, r3, #22
 8004690:	d402      	bmi.n	8004698 <__svfiscanf_r+0x2a8>
 8004692:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004694:	f7ff f97e 	bl	8003994 <__retarget_lock_release_recursive>
 8004698:	f04f 30ff 	mov.w	r0, #4294967295
 800469c:	e79b      	b.n	80045d6 <__svfiscanf_r+0x1e6>
 800469e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80046a0:	4621      	mov	r1, r4
 80046a2:	4630      	mov	r0, r6
 80046a4:	4798      	blx	r3
 80046a6:	2800      	cmp	r0, #0
 80046a8:	d0af      	beq.n	800460a <__svfiscanf_r+0x21a>
 80046aa:	e787      	b.n	80045bc <__svfiscanf_r+0x1cc>
 80046ac:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80046ae:	3201      	adds	r2, #1
 80046b0:	9245      	str	r2, [sp, #276]	; 0x114
 80046b2:	6862      	ldr	r2, [r4, #4]
 80046b4:	3a01      	subs	r2, #1
 80046b6:	2a00      	cmp	r2, #0
 80046b8:	6062      	str	r2, [r4, #4]
 80046ba:	dd0b      	ble.n	80046d4 <__svfiscanf_r+0x2e4>
 80046bc:	3301      	adds	r3, #1
 80046be:	6023      	str	r3, [r4, #0]
 80046c0:	e7a6      	b.n	8004610 <__svfiscanf_r+0x220>
 80046c2:	bf00      	nop
 80046c4:	08004e0b 	.word	0x08004e0b
 80046c8:	08004c35 	.word	0x08004c35
 80046cc:	0800532f 	.word	0x0800532f
 80046d0:	080052e6 	.word	0x080052e6
 80046d4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80046d6:	4621      	mov	r1, r4
 80046d8:	4630      	mov	r0, r6
 80046da:	4798      	blx	r3
 80046dc:	2800      	cmp	r0, #0
 80046de:	d097      	beq.n	8004610 <__svfiscanf_r+0x220>
 80046e0:	e76c      	b.n	80045bc <__svfiscanf_r+0x1cc>
 80046e2:	2b04      	cmp	r3, #4
 80046e4:	dc06      	bgt.n	80046f4 <__svfiscanf_r+0x304>
 80046e6:	466b      	mov	r3, sp
 80046e8:	4622      	mov	r2, r4
 80046ea:	a941      	add	r1, sp, #260	; 0x104
 80046ec:	4630      	mov	r0, r6
 80046ee:	f000 f88f 	bl	8004810 <_scanf_i>
 80046f2:	e79b      	b.n	800462c <__svfiscanf_r+0x23c>
 80046f4:	4b0e      	ldr	r3, [pc, #56]	; (8004730 <__svfiscanf_r+0x340>)
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	f43f aead 	beq.w	8004456 <__svfiscanf_r+0x66>
 80046fc:	466b      	mov	r3, sp
 80046fe:	4622      	mov	r2, r4
 8004700:	a941      	add	r1, sp, #260	; 0x104
 8004702:	4630      	mov	r0, r6
 8004704:	f3af 8000 	nop.w
 8004708:	e790      	b.n	800462c <__svfiscanf_r+0x23c>
 800470a:	89a3      	ldrh	r3, [r4, #12]
 800470c:	0599      	lsls	r1, r3, #22
 800470e:	f53f af59 	bmi.w	80045c4 <__svfiscanf_r+0x1d4>
 8004712:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004714:	f7ff f93e 	bl	8003994 <__retarget_lock_release_recursive>
 8004718:	e754      	b.n	80045c4 <__svfiscanf_r+0x1d4>
 800471a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800471c:	07da      	lsls	r2, r3, #31
 800471e:	d405      	bmi.n	800472c <__svfiscanf_r+0x33c>
 8004720:	89a3      	ldrh	r3, [r4, #12]
 8004722:	059b      	lsls	r3, r3, #22
 8004724:	d402      	bmi.n	800472c <__svfiscanf_r+0x33c>
 8004726:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004728:	f7ff f934 	bl	8003994 <__retarget_lock_release_recursive>
 800472c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800472e:	e752      	b.n	80045d6 <__svfiscanf_r+0x1e6>
 8004730:	00000000 	.word	0x00000000

08004734 <_vfiscanf_r>:
 8004734:	b530      	push	{r4, r5, lr}
 8004736:	4604      	mov	r4, r0
 8004738:	b085      	sub	sp, #20
 800473a:	b148      	cbz	r0, 8004750 <_vfiscanf_r+0x1c>
 800473c:	6a05      	ldr	r5, [r0, #32]
 800473e:	b93d      	cbnz	r5, 8004750 <_vfiscanf_r+0x1c>
 8004740:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004744:	9101      	str	r1, [sp, #4]
 8004746:	f7fe fe4f 	bl	80033e8 <__sinit>
 800474a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800474e:	9901      	ldr	r1, [sp, #4]
 8004750:	4620      	mov	r0, r4
 8004752:	b005      	add	sp, #20
 8004754:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004758:	f7ff be4a 	b.w	80043f0 <__svfiscanf_r>

0800475c <_scanf_chars>:
 800475c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004760:	4615      	mov	r5, r2
 8004762:	688a      	ldr	r2, [r1, #8]
 8004764:	4680      	mov	r8, r0
 8004766:	460c      	mov	r4, r1
 8004768:	b932      	cbnz	r2, 8004778 <_scanf_chars+0x1c>
 800476a:	698a      	ldr	r2, [r1, #24]
 800476c:	2a00      	cmp	r2, #0
 800476e:	bf0c      	ite	eq
 8004770:	2201      	moveq	r2, #1
 8004772:	f04f 32ff 	movne.w	r2, #4294967295
 8004776:	608a      	str	r2, [r1, #8]
 8004778:	6822      	ldr	r2, [r4, #0]
 800477a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800480c <_scanf_chars+0xb0>
 800477e:	06d1      	lsls	r1, r2, #27
 8004780:	bf5f      	itttt	pl
 8004782:	681a      	ldrpl	r2, [r3, #0]
 8004784:	1d11      	addpl	r1, r2, #4
 8004786:	6019      	strpl	r1, [r3, #0]
 8004788:	6816      	ldrpl	r6, [r2, #0]
 800478a:	2700      	movs	r7, #0
 800478c:	69a0      	ldr	r0, [r4, #24]
 800478e:	b188      	cbz	r0, 80047b4 <_scanf_chars+0x58>
 8004790:	2801      	cmp	r0, #1
 8004792:	d107      	bne.n	80047a4 <_scanf_chars+0x48>
 8004794:	682a      	ldr	r2, [r5, #0]
 8004796:	7811      	ldrb	r1, [r2, #0]
 8004798:	6962      	ldr	r2, [r4, #20]
 800479a:	5c52      	ldrb	r2, [r2, r1]
 800479c:	b952      	cbnz	r2, 80047b4 <_scanf_chars+0x58>
 800479e:	2f00      	cmp	r7, #0
 80047a0:	d031      	beq.n	8004806 <_scanf_chars+0xaa>
 80047a2:	e022      	b.n	80047ea <_scanf_chars+0x8e>
 80047a4:	2802      	cmp	r0, #2
 80047a6:	d120      	bne.n	80047ea <_scanf_chars+0x8e>
 80047a8:	682b      	ldr	r3, [r5, #0]
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	f819 3003 	ldrb.w	r3, [r9, r3]
 80047b0:	071b      	lsls	r3, r3, #28
 80047b2:	d41a      	bmi.n	80047ea <_scanf_chars+0x8e>
 80047b4:	6823      	ldr	r3, [r4, #0]
 80047b6:	06da      	lsls	r2, r3, #27
 80047b8:	bf5e      	ittt	pl
 80047ba:	682b      	ldrpl	r3, [r5, #0]
 80047bc:	781b      	ldrbpl	r3, [r3, #0]
 80047be:	f806 3b01 	strbpl.w	r3, [r6], #1
 80047c2:	682a      	ldr	r2, [r5, #0]
 80047c4:	686b      	ldr	r3, [r5, #4]
 80047c6:	3201      	adds	r2, #1
 80047c8:	602a      	str	r2, [r5, #0]
 80047ca:	68a2      	ldr	r2, [r4, #8]
 80047cc:	3b01      	subs	r3, #1
 80047ce:	3a01      	subs	r2, #1
 80047d0:	606b      	str	r3, [r5, #4]
 80047d2:	3701      	adds	r7, #1
 80047d4:	60a2      	str	r2, [r4, #8]
 80047d6:	b142      	cbz	r2, 80047ea <_scanf_chars+0x8e>
 80047d8:	2b00      	cmp	r3, #0
 80047da:	dcd7      	bgt.n	800478c <_scanf_chars+0x30>
 80047dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80047e0:	4629      	mov	r1, r5
 80047e2:	4640      	mov	r0, r8
 80047e4:	4798      	blx	r3
 80047e6:	2800      	cmp	r0, #0
 80047e8:	d0d0      	beq.n	800478c <_scanf_chars+0x30>
 80047ea:	6823      	ldr	r3, [r4, #0]
 80047ec:	f013 0310 	ands.w	r3, r3, #16
 80047f0:	d105      	bne.n	80047fe <_scanf_chars+0xa2>
 80047f2:	68e2      	ldr	r2, [r4, #12]
 80047f4:	3201      	adds	r2, #1
 80047f6:	60e2      	str	r2, [r4, #12]
 80047f8:	69a2      	ldr	r2, [r4, #24]
 80047fa:	b102      	cbz	r2, 80047fe <_scanf_chars+0xa2>
 80047fc:	7033      	strb	r3, [r6, #0]
 80047fe:	6923      	ldr	r3, [r4, #16]
 8004800:	443b      	add	r3, r7
 8004802:	6123      	str	r3, [r4, #16]
 8004804:	2000      	movs	r0, #0
 8004806:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800480a:	bf00      	nop
 800480c:	0800532f 	.word	0x0800532f

08004810 <_scanf_i>:
 8004810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004814:	4698      	mov	r8, r3
 8004816:	4b74      	ldr	r3, [pc, #464]	; (80049e8 <_scanf_i+0x1d8>)
 8004818:	460c      	mov	r4, r1
 800481a:	4682      	mov	sl, r0
 800481c:	4616      	mov	r6, r2
 800481e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004822:	b087      	sub	sp, #28
 8004824:	ab03      	add	r3, sp, #12
 8004826:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800482a:	4b70      	ldr	r3, [pc, #448]	; (80049ec <_scanf_i+0x1dc>)
 800482c:	69a1      	ldr	r1, [r4, #24]
 800482e:	4a70      	ldr	r2, [pc, #448]	; (80049f0 <_scanf_i+0x1e0>)
 8004830:	2903      	cmp	r1, #3
 8004832:	bf18      	it	ne
 8004834:	461a      	movne	r2, r3
 8004836:	68a3      	ldr	r3, [r4, #8]
 8004838:	9201      	str	r2, [sp, #4]
 800483a:	1e5a      	subs	r2, r3, #1
 800483c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004840:	bf88      	it	hi
 8004842:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004846:	4627      	mov	r7, r4
 8004848:	bf82      	ittt	hi
 800484a:	eb03 0905 	addhi.w	r9, r3, r5
 800484e:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004852:	60a3      	strhi	r3, [r4, #8]
 8004854:	f857 3b1c 	ldr.w	r3, [r7], #28
 8004858:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800485c:	bf98      	it	ls
 800485e:	f04f 0900 	movls.w	r9, #0
 8004862:	6023      	str	r3, [r4, #0]
 8004864:	463d      	mov	r5, r7
 8004866:	f04f 0b00 	mov.w	fp, #0
 800486a:	6831      	ldr	r1, [r6, #0]
 800486c:	ab03      	add	r3, sp, #12
 800486e:	7809      	ldrb	r1, [r1, #0]
 8004870:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8004874:	2202      	movs	r2, #2
 8004876:	f7fb fcb3 	bl	80001e0 <memchr>
 800487a:	b328      	cbz	r0, 80048c8 <_scanf_i+0xb8>
 800487c:	f1bb 0f01 	cmp.w	fp, #1
 8004880:	d159      	bne.n	8004936 <_scanf_i+0x126>
 8004882:	6862      	ldr	r2, [r4, #4]
 8004884:	b92a      	cbnz	r2, 8004892 <_scanf_i+0x82>
 8004886:	6822      	ldr	r2, [r4, #0]
 8004888:	2308      	movs	r3, #8
 800488a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800488e:	6063      	str	r3, [r4, #4]
 8004890:	6022      	str	r2, [r4, #0]
 8004892:	6822      	ldr	r2, [r4, #0]
 8004894:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8004898:	6022      	str	r2, [r4, #0]
 800489a:	68a2      	ldr	r2, [r4, #8]
 800489c:	1e51      	subs	r1, r2, #1
 800489e:	60a1      	str	r1, [r4, #8]
 80048a0:	b192      	cbz	r2, 80048c8 <_scanf_i+0xb8>
 80048a2:	6832      	ldr	r2, [r6, #0]
 80048a4:	1c51      	adds	r1, r2, #1
 80048a6:	6031      	str	r1, [r6, #0]
 80048a8:	7812      	ldrb	r2, [r2, #0]
 80048aa:	f805 2b01 	strb.w	r2, [r5], #1
 80048ae:	6872      	ldr	r2, [r6, #4]
 80048b0:	3a01      	subs	r2, #1
 80048b2:	2a00      	cmp	r2, #0
 80048b4:	6072      	str	r2, [r6, #4]
 80048b6:	dc07      	bgt.n	80048c8 <_scanf_i+0xb8>
 80048b8:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80048bc:	4631      	mov	r1, r6
 80048be:	4650      	mov	r0, sl
 80048c0:	4790      	blx	r2
 80048c2:	2800      	cmp	r0, #0
 80048c4:	f040 8085 	bne.w	80049d2 <_scanf_i+0x1c2>
 80048c8:	f10b 0b01 	add.w	fp, fp, #1
 80048cc:	f1bb 0f03 	cmp.w	fp, #3
 80048d0:	d1cb      	bne.n	800486a <_scanf_i+0x5a>
 80048d2:	6863      	ldr	r3, [r4, #4]
 80048d4:	b90b      	cbnz	r3, 80048da <_scanf_i+0xca>
 80048d6:	230a      	movs	r3, #10
 80048d8:	6063      	str	r3, [r4, #4]
 80048da:	6863      	ldr	r3, [r4, #4]
 80048dc:	4945      	ldr	r1, [pc, #276]	; (80049f4 <_scanf_i+0x1e4>)
 80048de:	6960      	ldr	r0, [r4, #20]
 80048e0:	1ac9      	subs	r1, r1, r3
 80048e2:	f000 fa1f 	bl	8004d24 <__sccl>
 80048e6:	f04f 0b00 	mov.w	fp, #0
 80048ea:	68a3      	ldr	r3, [r4, #8]
 80048ec:	6822      	ldr	r2, [r4, #0]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d03d      	beq.n	800496e <_scanf_i+0x15e>
 80048f2:	6831      	ldr	r1, [r6, #0]
 80048f4:	6960      	ldr	r0, [r4, #20]
 80048f6:	f891 c000 	ldrb.w	ip, [r1]
 80048fa:	f810 000c 	ldrb.w	r0, [r0, ip]
 80048fe:	2800      	cmp	r0, #0
 8004900:	d035      	beq.n	800496e <_scanf_i+0x15e>
 8004902:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8004906:	d124      	bne.n	8004952 <_scanf_i+0x142>
 8004908:	0510      	lsls	r0, r2, #20
 800490a:	d522      	bpl.n	8004952 <_scanf_i+0x142>
 800490c:	f10b 0b01 	add.w	fp, fp, #1
 8004910:	f1b9 0f00 	cmp.w	r9, #0
 8004914:	d003      	beq.n	800491e <_scanf_i+0x10e>
 8004916:	3301      	adds	r3, #1
 8004918:	f109 39ff 	add.w	r9, r9, #4294967295
 800491c:	60a3      	str	r3, [r4, #8]
 800491e:	6873      	ldr	r3, [r6, #4]
 8004920:	3b01      	subs	r3, #1
 8004922:	2b00      	cmp	r3, #0
 8004924:	6073      	str	r3, [r6, #4]
 8004926:	dd1b      	ble.n	8004960 <_scanf_i+0x150>
 8004928:	6833      	ldr	r3, [r6, #0]
 800492a:	3301      	adds	r3, #1
 800492c:	6033      	str	r3, [r6, #0]
 800492e:	68a3      	ldr	r3, [r4, #8]
 8004930:	3b01      	subs	r3, #1
 8004932:	60a3      	str	r3, [r4, #8]
 8004934:	e7d9      	b.n	80048ea <_scanf_i+0xda>
 8004936:	f1bb 0f02 	cmp.w	fp, #2
 800493a:	d1ae      	bne.n	800489a <_scanf_i+0x8a>
 800493c:	6822      	ldr	r2, [r4, #0]
 800493e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8004942:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004946:	d1bf      	bne.n	80048c8 <_scanf_i+0xb8>
 8004948:	2310      	movs	r3, #16
 800494a:	6063      	str	r3, [r4, #4]
 800494c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004950:	e7a2      	b.n	8004898 <_scanf_i+0x88>
 8004952:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8004956:	6022      	str	r2, [r4, #0]
 8004958:	780b      	ldrb	r3, [r1, #0]
 800495a:	f805 3b01 	strb.w	r3, [r5], #1
 800495e:	e7de      	b.n	800491e <_scanf_i+0x10e>
 8004960:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004964:	4631      	mov	r1, r6
 8004966:	4650      	mov	r0, sl
 8004968:	4798      	blx	r3
 800496a:	2800      	cmp	r0, #0
 800496c:	d0df      	beq.n	800492e <_scanf_i+0x11e>
 800496e:	6823      	ldr	r3, [r4, #0]
 8004970:	05d9      	lsls	r1, r3, #23
 8004972:	d50d      	bpl.n	8004990 <_scanf_i+0x180>
 8004974:	42bd      	cmp	r5, r7
 8004976:	d909      	bls.n	800498c <_scanf_i+0x17c>
 8004978:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800497c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004980:	4632      	mov	r2, r6
 8004982:	4650      	mov	r0, sl
 8004984:	4798      	blx	r3
 8004986:	f105 39ff 	add.w	r9, r5, #4294967295
 800498a:	464d      	mov	r5, r9
 800498c:	42bd      	cmp	r5, r7
 800498e:	d028      	beq.n	80049e2 <_scanf_i+0x1d2>
 8004990:	6822      	ldr	r2, [r4, #0]
 8004992:	f012 0210 	ands.w	r2, r2, #16
 8004996:	d113      	bne.n	80049c0 <_scanf_i+0x1b0>
 8004998:	702a      	strb	r2, [r5, #0]
 800499a:	6863      	ldr	r3, [r4, #4]
 800499c:	9e01      	ldr	r6, [sp, #4]
 800499e:	4639      	mov	r1, r7
 80049a0:	4650      	mov	r0, sl
 80049a2:	47b0      	blx	r6
 80049a4:	f8d8 3000 	ldr.w	r3, [r8]
 80049a8:	6821      	ldr	r1, [r4, #0]
 80049aa:	1d1a      	adds	r2, r3, #4
 80049ac:	f8c8 2000 	str.w	r2, [r8]
 80049b0:	f011 0f20 	tst.w	r1, #32
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	d00f      	beq.n	80049d8 <_scanf_i+0x1c8>
 80049b8:	6018      	str	r0, [r3, #0]
 80049ba:	68e3      	ldr	r3, [r4, #12]
 80049bc:	3301      	adds	r3, #1
 80049be:	60e3      	str	r3, [r4, #12]
 80049c0:	6923      	ldr	r3, [r4, #16]
 80049c2:	1bed      	subs	r5, r5, r7
 80049c4:	445d      	add	r5, fp
 80049c6:	442b      	add	r3, r5
 80049c8:	6123      	str	r3, [r4, #16]
 80049ca:	2000      	movs	r0, #0
 80049cc:	b007      	add	sp, #28
 80049ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049d2:	f04f 0b00 	mov.w	fp, #0
 80049d6:	e7ca      	b.n	800496e <_scanf_i+0x15e>
 80049d8:	07ca      	lsls	r2, r1, #31
 80049da:	bf4c      	ite	mi
 80049dc:	8018      	strhmi	r0, [r3, #0]
 80049de:	6018      	strpl	r0, [r3, #0]
 80049e0:	e7eb      	b.n	80049ba <_scanf_i+0x1aa>
 80049e2:	2001      	movs	r0, #1
 80049e4:	e7f2      	b.n	80049cc <_scanf_i+0x1bc>
 80049e6:	bf00      	nop
 80049e8:	080052bc 	.word	0x080052bc
 80049ec:	08005215 	.word	0x08005215
 80049f0:	0800512d 	.word	0x0800512d
 80049f4:	08005323 	.word	0x08005323

080049f8 <__sflush_r>:
 80049f8:	898a      	ldrh	r2, [r1, #12]
 80049fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049fe:	4605      	mov	r5, r0
 8004a00:	0710      	lsls	r0, r2, #28
 8004a02:	460c      	mov	r4, r1
 8004a04:	d458      	bmi.n	8004ab8 <__sflush_r+0xc0>
 8004a06:	684b      	ldr	r3, [r1, #4]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	dc05      	bgt.n	8004a18 <__sflush_r+0x20>
 8004a0c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	dc02      	bgt.n	8004a18 <__sflush_r+0x20>
 8004a12:	2000      	movs	r0, #0
 8004a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004a1a:	2e00      	cmp	r6, #0
 8004a1c:	d0f9      	beq.n	8004a12 <__sflush_r+0x1a>
 8004a1e:	2300      	movs	r3, #0
 8004a20:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004a24:	682f      	ldr	r7, [r5, #0]
 8004a26:	6a21      	ldr	r1, [r4, #32]
 8004a28:	602b      	str	r3, [r5, #0]
 8004a2a:	d032      	beq.n	8004a92 <__sflush_r+0x9a>
 8004a2c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004a2e:	89a3      	ldrh	r3, [r4, #12]
 8004a30:	075a      	lsls	r2, r3, #29
 8004a32:	d505      	bpl.n	8004a40 <__sflush_r+0x48>
 8004a34:	6863      	ldr	r3, [r4, #4]
 8004a36:	1ac0      	subs	r0, r0, r3
 8004a38:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004a3a:	b10b      	cbz	r3, 8004a40 <__sflush_r+0x48>
 8004a3c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004a3e:	1ac0      	subs	r0, r0, r3
 8004a40:	2300      	movs	r3, #0
 8004a42:	4602      	mov	r2, r0
 8004a44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004a46:	6a21      	ldr	r1, [r4, #32]
 8004a48:	4628      	mov	r0, r5
 8004a4a:	47b0      	blx	r6
 8004a4c:	1c43      	adds	r3, r0, #1
 8004a4e:	89a3      	ldrh	r3, [r4, #12]
 8004a50:	d106      	bne.n	8004a60 <__sflush_r+0x68>
 8004a52:	6829      	ldr	r1, [r5, #0]
 8004a54:	291d      	cmp	r1, #29
 8004a56:	d82b      	bhi.n	8004ab0 <__sflush_r+0xb8>
 8004a58:	4a29      	ldr	r2, [pc, #164]	; (8004b00 <__sflush_r+0x108>)
 8004a5a:	410a      	asrs	r2, r1
 8004a5c:	07d6      	lsls	r6, r2, #31
 8004a5e:	d427      	bmi.n	8004ab0 <__sflush_r+0xb8>
 8004a60:	2200      	movs	r2, #0
 8004a62:	6062      	str	r2, [r4, #4]
 8004a64:	04d9      	lsls	r1, r3, #19
 8004a66:	6922      	ldr	r2, [r4, #16]
 8004a68:	6022      	str	r2, [r4, #0]
 8004a6a:	d504      	bpl.n	8004a76 <__sflush_r+0x7e>
 8004a6c:	1c42      	adds	r2, r0, #1
 8004a6e:	d101      	bne.n	8004a74 <__sflush_r+0x7c>
 8004a70:	682b      	ldr	r3, [r5, #0]
 8004a72:	b903      	cbnz	r3, 8004a76 <__sflush_r+0x7e>
 8004a74:	6560      	str	r0, [r4, #84]	; 0x54
 8004a76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004a78:	602f      	str	r7, [r5, #0]
 8004a7a:	2900      	cmp	r1, #0
 8004a7c:	d0c9      	beq.n	8004a12 <__sflush_r+0x1a>
 8004a7e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004a82:	4299      	cmp	r1, r3
 8004a84:	d002      	beq.n	8004a8c <__sflush_r+0x94>
 8004a86:	4628      	mov	r0, r5
 8004a88:	f7fe ff86 	bl	8003998 <_free_r>
 8004a8c:	2000      	movs	r0, #0
 8004a8e:	6360      	str	r0, [r4, #52]	; 0x34
 8004a90:	e7c0      	b.n	8004a14 <__sflush_r+0x1c>
 8004a92:	2301      	movs	r3, #1
 8004a94:	4628      	mov	r0, r5
 8004a96:	47b0      	blx	r6
 8004a98:	1c41      	adds	r1, r0, #1
 8004a9a:	d1c8      	bne.n	8004a2e <__sflush_r+0x36>
 8004a9c:	682b      	ldr	r3, [r5, #0]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d0c5      	beq.n	8004a2e <__sflush_r+0x36>
 8004aa2:	2b1d      	cmp	r3, #29
 8004aa4:	d001      	beq.n	8004aaa <__sflush_r+0xb2>
 8004aa6:	2b16      	cmp	r3, #22
 8004aa8:	d101      	bne.n	8004aae <__sflush_r+0xb6>
 8004aaa:	602f      	str	r7, [r5, #0]
 8004aac:	e7b1      	b.n	8004a12 <__sflush_r+0x1a>
 8004aae:	89a3      	ldrh	r3, [r4, #12]
 8004ab0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ab4:	81a3      	strh	r3, [r4, #12]
 8004ab6:	e7ad      	b.n	8004a14 <__sflush_r+0x1c>
 8004ab8:	690f      	ldr	r7, [r1, #16]
 8004aba:	2f00      	cmp	r7, #0
 8004abc:	d0a9      	beq.n	8004a12 <__sflush_r+0x1a>
 8004abe:	0793      	lsls	r3, r2, #30
 8004ac0:	680e      	ldr	r6, [r1, #0]
 8004ac2:	bf08      	it	eq
 8004ac4:	694b      	ldreq	r3, [r1, #20]
 8004ac6:	600f      	str	r7, [r1, #0]
 8004ac8:	bf18      	it	ne
 8004aca:	2300      	movne	r3, #0
 8004acc:	eba6 0807 	sub.w	r8, r6, r7
 8004ad0:	608b      	str	r3, [r1, #8]
 8004ad2:	f1b8 0f00 	cmp.w	r8, #0
 8004ad6:	dd9c      	ble.n	8004a12 <__sflush_r+0x1a>
 8004ad8:	6a21      	ldr	r1, [r4, #32]
 8004ada:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004adc:	4643      	mov	r3, r8
 8004ade:	463a      	mov	r2, r7
 8004ae0:	4628      	mov	r0, r5
 8004ae2:	47b0      	blx	r6
 8004ae4:	2800      	cmp	r0, #0
 8004ae6:	dc06      	bgt.n	8004af6 <__sflush_r+0xfe>
 8004ae8:	89a3      	ldrh	r3, [r4, #12]
 8004aea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004aee:	81a3      	strh	r3, [r4, #12]
 8004af0:	f04f 30ff 	mov.w	r0, #4294967295
 8004af4:	e78e      	b.n	8004a14 <__sflush_r+0x1c>
 8004af6:	4407      	add	r7, r0
 8004af8:	eba8 0800 	sub.w	r8, r8, r0
 8004afc:	e7e9      	b.n	8004ad2 <__sflush_r+0xda>
 8004afe:	bf00      	nop
 8004b00:	dfbffffe 	.word	0xdfbffffe

08004b04 <_fflush_r>:
 8004b04:	b538      	push	{r3, r4, r5, lr}
 8004b06:	690b      	ldr	r3, [r1, #16]
 8004b08:	4605      	mov	r5, r0
 8004b0a:	460c      	mov	r4, r1
 8004b0c:	b913      	cbnz	r3, 8004b14 <_fflush_r+0x10>
 8004b0e:	2500      	movs	r5, #0
 8004b10:	4628      	mov	r0, r5
 8004b12:	bd38      	pop	{r3, r4, r5, pc}
 8004b14:	b118      	cbz	r0, 8004b1e <_fflush_r+0x1a>
 8004b16:	6a03      	ldr	r3, [r0, #32]
 8004b18:	b90b      	cbnz	r3, 8004b1e <_fflush_r+0x1a>
 8004b1a:	f7fe fc65 	bl	80033e8 <__sinit>
 8004b1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d0f3      	beq.n	8004b0e <_fflush_r+0xa>
 8004b26:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004b28:	07d0      	lsls	r0, r2, #31
 8004b2a:	d404      	bmi.n	8004b36 <_fflush_r+0x32>
 8004b2c:	0599      	lsls	r1, r3, #22
 8004b2e:	d402      	bmi.n	8004b36 <_fflush_r+0x32>
 8004b30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b32:	f7fe ff2e 	bl	8003992 <__retarget_lock_acquire_recursive>
 8004b36:	4628      	mov	r0, r5
 8004b38:	4621      	mov	r1, r4
 8004b3a:	f7ff ff5d 	bl	80049f8 <__sflush_r>
 8004b3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004b40:	07da      	lsls	r2, r3, #31
 8004b42:	4605      	mov	r5, r0
 8004b44:	d4e4      	bmi.n	8004b10 <_fflush_r+0xc>
 8004b46:	89a3      	ldrh	r3, [r4, #12]
 8004b48:	059b      	lsls	r3, r3, #22
 8004b4a:	d4e1      	bmi.n	8004b10 <_fflush_r+0xc>
 8004b4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b4e:	f7fe ff21 	bl	8003994 <__retarget_lock_release_recursive>
 8004b52:	e7dd      	b.n	8004b10 <_fflush_r+0xc>

08004b54 <__swhatbuf_r>:
 8004b54:	b570      	push	{r4, r5, r6, lr}
 8004b56:	460c      	mov	r4, r1
 8004b58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b5c:	2900      	cmp	r1, #0
 8004b5e:	b096      	sub	sp, #88	; 0x58
 8004b60:	4615      	mov	r5, r2
 8004b62:	461e      	mov	r6, r3
 8004b64:	da0d      	bge.n	8004b82 <__swhatbuf_r+0x2e>
 8004b66:	89a3      	ldrh	r3, [r4, #12]
 8004b68:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004b6c:	f04f 0100 	mov.w	r1, #0
 8004b70:	bf0c      	ite	eq
 8004b72:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004b76:	2340      	movne	r3, #64	; 0x40
 8004b78:	2000      	movs	r0, #0
 8004b7a:	6031      	str	r1, [r6, #0]
 8004b7c:	602b      	str	r3, [r5, #0]
 8004b7e:	b016      	add	sp, #88	; 0x58
 8004b80:	bd70      	pop	{r4, r5, r6, pc}
 8004b82:	466a      	mov	r2, sp
 8004b84:	f000 f9e0 	bl	8004f48 <_fstat_r>
 8004b88:	2800      	cmp	r0, #0
 8004b8a:	dbec      	blt.n	8004b66 <__swhatbuf_r+0x12>
 8004b8c:	9901      	ldr	r1, [sp, #4]
 8004b8e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004b92:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004b96:	4259      	negs	r1, r3
 8004b98:	4159      	adcs	r1, r3
 8004b9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b9e:	e7eb      	b.n	8004b78 <__swhatbuf_r+0x24>

08004ba0 <__smakebuf_r>:
 8004ba0:	898b      	ldrh	r3, [r1, #12]
 8004ba2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004ba4:	079d      	lsls	r5, r3, #30
 8004ba6:	4606      	mov	r6, r0
 8004ba8:	460c      	mov	r4, r1
 8004baa:	d507      	bpl.n	8004bbc <__smakebuf_r+0x1c>
 8004bac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004bb0:	6023      	str	r3, [r4, #0]
 8004bb2:	6123      	str	r3, [r4, #16]
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	6163      	str	r3, [r4, #20]
 8004bb8:	b002      	add	sp, #8
 8004bba:	bd70      	pop	{r4, r5, r6, pc}
 8004bbc:	ab01      	add	r3, sp, #4
 8004bbe:	466a      	mov	r2, sp
 8004bc0:	f7ff ffc8 	bl	8004b54 <__swhatbuf_r>
 8004bc4:	9900      	ldr	r1, [sp, #0]
 8004bc6:	4605      	mov	r5, r0
 8004bc8:	4630      	mov	r0, r6
 8004bca:	f7fe ff59 	bl	8003a80 <_malloc_r>
 8004bce:	b948      	cbnz	r0, 8004be4 <__smakebuf_r+0x44>
 8004bd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004bd4:	059a      	lsls	r2, r3, #22
 8004bd6:	d4ef      	bmi.n	8004bb8 <__smakebuf_r+0x18>
 8004bd8:	f023 0303 	bic.w	r3, r3, #3
 8004bdc:	f043 0302 	orr.w	r3, r3, #2
 8004be0:	81a3      	strh	r3, [r4, #12]
 8004be2:	e7e3      	b.n	8004bac <__smakebuf_r+0xc>
 8004be4:	89a3      	ldrh	r3, [r4, #12]
 8004be6:	6020      	str	r0, [r4, #0]
 8004be8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bec:	81a3      	strh	r3, [r4, #12]
 8004bee:	9b00      	ldr	r3, [sp, #0]
 8004bf0:	6163      	str	r3, [r4, #20]
 8004bf2:	9b01      	ldr	r3, [sp, #4]
 8004bf4:	6120      	str	r0, [r4, #16]
 8004bf6:	b15b      	cbz	r3, 8004c10 <__smakebuf_r+0x70>
 8004bf8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004bfc:	4630      	mov	r0, r6
 8004bfe:	f000 f9b5 	bl	8004f6c <_isatty_r>
 8004c02:	b128      	cbz	r0, 8004c10 <__smakebuf_r+0x70>
 8004c04:	89a3      	ldrh	r3, [r4, #12]
 8004c06:	f023 0303 	bic.w	r3, r3, #3
 8004c0a:	f043 0301 	orr.w	r3, r3, #1
 8004c0e:	81a3      	strh	r3, [r4, #12]
 8004c10:	89a3      	ldrh	r3, [r4, #12]
 8004c12:	431d      	orrs	r5, r3
 8004c14:	81a5      	strh	r5, [r4, #12]
 8004c16:	e7cf      	b.n	8004bb8 <__smakebuf_r+0x18>

08004c18 <lflush>:
 8004c18:	898b      	ldrh	r3, [r1, #12]
 8004c1a:	f003 0309 	and.w	r3, r3, #9
 8004c1e:	2b09      	cmp	r3, #9
 8004c20:	d103      	bne.n	8004c2a <lflush+0x12>
 8004c22:	4b03      	ldr	r3, [pc, #12]	; (8004c30 <lflush+0x18>)
 8004c24:	6818      	ldr	r0, [r3, #0]
 8004c26:	f7ff bf6d 	b.w	8004b04 <_fflush_r>
 8004c2a:	2000      	movs	r0, #0
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	20000064 	.word	0x20000064

08004c34 <__srefill_r>:
 8004c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c36:	460c      	mov	r4, r1
 8004c38:	4605      	mov	r5, r0
 8004c3a:	b118      	cbz	r0, 8004c44 <__srefill_r+0x10>
 8004c3c:	6a03      	ldr	r3, [r0, #32]
 8004c3e:	b90b      	cbnz	r3, 8004c44 <__srefill_r+0x10>
 8004c40:	f7fe fbd2 	bl	80033e8 <__sinit>
 8004c44:	2300      	movs	r3, #0
 8004c46:	6063      	str	r3, [r4, #4]
 8004c48:	89a3      	ldrh	r3, [r4, #12]
 8004c4a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004c4e:	069e      	lsls	r6, r3, #26
 8004c50:	d502      	bpl.n	8004c58 <__srefill_r+0x24>
 8004c52:	f04f 30ff 	mov.w	r0, #4294967295
 8004c56:	e05c      	b.n	8004d12 <__srefill_r+0xde>
 8004c58:	0758      	lsls	r0, r3, #29
 8004c5a:	d448      	bmi.n	8004cee <__srefill_r+0xba>
 8004c5c:	06d9      	lsls	r1, r3, #27
 8004c5e:	d405      	bmi.n	8004c6c <__srefill_r+0x38>
 8004c60:	2309      	movs	r3, #9
 8004c62:	602b      	str	r3, [r5, #0]
 8004c64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004c68:	81a3      	strh	r3, [r4, #12]
 8004c6a:	e7f2      	b.n	8004c52 <__srefill_r+0x1e>
 8004c6c:	071a      	lsls	r2, r3, #28
 8004c6e:	d50b      	bpl.n	8004c88 <__srefill_r+0x54>
 8004c70:	4621      	mov	r1, r4
 8004c72:	4628      	mov	r0, r5
 8004c74:	f7ff ff46 	bl	8004b04 <_fflush_r>
 8004c78:	2800      	cmp	r0, #0
 8004c7a:	d1ea      	bne.n	8004c52 <__srefill_r+0x1e>
 8004c7c:	89a3      	ldrh	r3, [r4, #12]
 8004c7e:	60a0      	str	r0, [r4, #8]
 8004c80:	f023 0308 	bic.w	r3, r3, #8
 8004c84:	81a3      	strh	r3, [r4, #12]
 8004c86:	61a0      	str	r0, [r4, #24]
 8004c88:	89a3      	ldrh	r3, [r4, #12]
 8004c8a:	f043 0304 	orr.w	r3, r3, #4
 8004c8e:	81a3      	strh	r3, [r4, #12]
 8004c90:	6923      	ldr	r3, [r4, #16]
 8004c92:	b91b      	cbnz	r3, 8004c9c <__srefill_r+0x68>
 8004c94:	4621      	mov	r1, r4
 8004c96:	4628      	mov	r0, r5
 8004c98:	f7ff ff82 	bl	8004ba0 <__smakebuf_r>
 8004c9c:	89a6      	ldrh	r6, [r4, #12]
 8004c9e:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8004ca2:	07b3      	lsls	r3, r6, #30
 8004ca4:	d00f      	beq.n	8004cc6 <__srefill_r+0x92>
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	4a1b      	ldr	r2, [pc, #108]	; (8004d18 <__srefill_r+0xe4>)
 8004caa:	491c      	ldr	r1, [pc, #112]	; (8004d1c <__srefill_r+0xe8>)
 8004cac:	481c      	ldr	r0, [pc, #112]	; (8004d20 <__srefill_r+0xec>)
 8004cae:	81a3      	strh	r3, [r4, #12]
 8004cb0:	f006 0609 	and.w	r6, r6, #9
 8004cb4:	f7fe fbb0 	bl	8003418 <_fwalk_sglue>
 8004cb8:	2e09      	cmp	r6, #9
 8004cba:	81a7      	strh	r7, [r4, #12]
 8004cbc:	d103      	bne.n	8004cc6 <__srefill_r+0x92>
 8004cbe:	4621      	mov	r1, r4
 8004cc0:	4628      	mov	r0, r5
 8004cc2:	f7ff fe99 	bl	80049f8 <__sflush_r>
 8004cc6:	6922      	ldr	r2, [r4, #16]
 8004cc8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004cca:	6963      	ldr	r3, [r4, #20]
 8004ccc:	6a21      	ldr	r1, [r4, #32]
 8004cce:	6022      	str	r2, [r4, #0]
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	47b0      	blx	r6
 8004cd4:	2800      	cmp	r0, #0
 8004cd6:	6060      	str	r0, [r4, #4]
 8004cd8:	dc1c      	bgt.n	8004d14 <__srefill_r+0xe0>
 8004cda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cde:	bf17      	itett	ne
 8004ce0:	2200      	movne	r2, #0
 8004ce2:	f043 0320 	orreq.w	r3, r3, #32
 8004ce6:	6062      	strne	r2, [r4, #4]
 8004ce8:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8004cec:	e7bc      	b.n	8004c68 <__srefill_r+0x34>
 8004cee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004cf0:	2900      	cmp	r1, #0
 8004cf2:	d0cd      	beq.n	8004c90 <__srefill_r+0x5c>
 8004cf4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004cf8:	4299      	cmp	r1, r3
 8004cfa:	d002      	beq.n	8004d02 <__srefill_r+0xce>
 8004cfc:	4628      	mov	r0, r5
 8004cfe:	f7fe fe4b 	bl	8003998 <_free_r>
 8004d02:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004d04:	6063      	str	r3, [r4, #4]
 8004d06:	2000      	movs	r0, #0
 8004d08:	6360      	str	r0, [r4, #52]	; 0x34
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d0c0      	beq.n	8004c90 <__srefill_r+0x5c>
 8004d0e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004d10:	6023      	str	r3, [r4, #0]
 8004d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d14:	2000      	movs	r0, #0
 8004d16:	e7fc      	b.n	8004d12 <__srefill_r+0xde>
 8004d18:	2000000c 	.word	0x2000000c
 8004d1c:	08004c19 	.word	0x08004c19
 8004d20:	20000018 	.word	0x20000018

08004d24 <__sccl>:
 8004d24:	b570      	push	{r4, r5, r6, lr}
 8004d26:	780b      	ldrb	r3, [r1, #0]
 8004d28:	4604      	mov	r4, r0
 8004d2a:	2b5e      	cmp	r3, #94	; 0x5e
 8004d2c:	bf0b      	itete	eq
 8004d2e:	784b      	ldrbeq	r3, [r1, #1]
 8004d30:	1c4a      	addne	r2, r1, #1
 8004d32:	1c8a      	addeq	r2, r1, #2
 8004d34:	2100      	movne	r1, #0
 8004d36:	bf08      	it	eq
 8004d38:	2101      	moveq	r1, #1
 8004d3a:	3801      	subs	r0, #1
 8004d3c:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8004d40:	f800 1f01 	strb.w	r1, [r0, #1]!
 8004d44:	42a8      	cmp	r0, r5
 8004d46:	d1fb      	bne.n	8004d40 <__sccl+0x1c>
 8004d48:	b90b      	cbnz	r3, 8004d4e <__sccl+0x2a>
 8004d4a:	1e50      	subs	r0, r2, #1
 8004d4c:	bd70      	pop	{r4, r5, r6, pc}
 8004d4e:	f081 0101 	eor.w	r1, r1, #1
 8004d52:	54e1      	strb	r1, [r4, r3]
 8004d54:	4610      	mov	r0, r2
 8004d56:	4602      	mov	r2, r0
 8004d58:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004d5c:	2d2d      	cmp	r5, #45	; 0x2d
 8004d5e:	d005      	beq.n	8004d6c <__sccl+0x48>
 8004d60:	2d5d      	cmp	r5, #93	; 0x5d
 8004d62:	d016      	beq.n	8004d92 <__sccl+0x6e>
 8004d64:	2d00      	cmp	r5, #0
 8004d66:	d0f1      	beq.n	8004d4c <__sccl+0x28>
 8004d68:	462b      	mov	r3, r5
 8004d6a:	e7f2      	b.n	8004d52 <__sccl+0x2e>
 8004d6c:	7846      	ldrb	r6, [r0, #1]
 8004d6e:	2e5d      	cmp	r6, #93	; 0x5d
 8004d70:	d0fa      	beq.n	8004d68 <__sccl+0x44>
 8004d72:	42b3      	cmp	r3, r6
 8004d74:	dcf8      	bgt.n	8004d68 <__sccl+0x44>
 8004d76:	3002      	adds	r0, #2
 8004d78:	461a      	mov	r2, r3
 8004d7a:	3201      	adds	r2, #1
 8004d7c:	4296      	cmp	r6, r2
 8004d7e:	54a1      	strb	r1, [r4, r2]
 8004d80:	dcfb      	bgt.n	8004d7a <__sccl+0x56>
 8004d82:	1af2      	subs	r2, r6, r3
 8004d84:	3a01      	subs	r2, #1
 8004d86:	1c5d      	adds	r5, r3, #1
 8004d88:	42b3      	cmp	r3, r6
 8004d8a:	bfa8      	it	ge
 8004d8c:	2200      	movge	r2, #0
 8004d8e:	18ab      	adds	r3, r5, r2
 8004d90:	e7e1      	b.n	8004d56 <__sccl+0x32>
 8004d92:	4610      	mov	r0, r2
 8004d94:	e7da      	b.n	8004d4c <__sccl+0x28>

08004d96 <__submore>:
 8004d96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d9a:	460c      	mov	r4, r1
 8004d9c:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8004d9e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004da2:	4299      	cmp	r1, r3
 8004da4:	d11d      	bne.n	8004de2 <__submore+0x4c>
 8004da6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004daa:	f7fe fe69 	bl	8003a80 <_malloc_r>
 8004dae:	b918      	cbnz	r0, 8004db8 <__submore+0x22>
 8004db0:	f04f 30ff 	mov.w	r0, #4294967295
 8004db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004db8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004dbc:	63a3      	str	r3, [r4, #56]	; 0x38
 8004dbe:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8004dc2:	6360      	str	r0, [r4, #52]	; 0x34
 8004dc4:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8004dc8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004dcc:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8004dd0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004dd4:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8004dd8:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8004ddc:	6020      	str	r0, [r4, #0]
 8004dde:	2000      	movs	r0, #0
 8004de0:	e7e8      	b.n	8004db4 <__submore+0x1e>
 8004de2:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8004de4:	0077      	lsls	r7, r6, #1
 8004de6:	463a      	mov	r2, r7
 8004de8:	f000 f8ee 	bl	8004fc8 <_realloc_r>
 8004dec:	4605      	mov	r5, r0
 8004dee:	2800      	cmp	r0, #0
 8004df0:	d0de      	beq.n	8004db0 <__submore+0x1a>
 8004df2:	eb00 0806 	add.w	r8, r0, r6
 8004df6:	4601      	mov	r1, r0
 8004df8:	4632      	mov	r2, r6
 8004dfa:	4640      	mov	r0, r8
 8004dfc:	f000 f8d6 	bl	8004fac <memcpy>
 8004e00:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8004e04:	f8c4 8000 	str.w	r8, [r4]
 8004e08:	e7e9      	b.n	8004dde <__submore+0x48>

08004e0a <_ungetc_r>:
 8004e0a:	b570      	push	{r4, r5, r6, lr}
 8004e0c:	4614      	mov	r4, r2
 8004e0e:	1c4a      	adds	r2, r1, #1
 8004e10:	4606      	mov	r6, r0
 8004e12:	460d      	mov	r5, r1
 8004e14:	d103      	bne.n	8004e1e <_ungetc_r+0x14>
 8004e16:	f04f 35ff 	mov.w	r5, #4294967295
 8004e1a:	4628      	mov	r0, r5
 8004e1c:	bd70      	pop	{r4, r5, r6, pc}
 8004e1e:	b118      	cbz	r0, 8004e28 <_ungetc_r+0x1e>
 8004e20:	6a03      	ldr	r3, [r0, #32]
 8004e22:	b90b      	cbnz	r3, 8004e28 <_ungetc_r+0x1e>
 8004e24:	f7fe fae0 	bl	80033e8 <__sinit>
 8004e28:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004e2a:	07db      	lsls	r3, r3, #31
 8004e2c:	d405      	bmi.n	8004e3a <_ungetc_r+0x30>
 8004e2e:	89a3      	ldrh	r3, [r4, #12]
 8004e30:	0598      	lsls	r0, r3, #22
 8004e32:	d402      	bmi.n	8004e3a <_ungetc_r+0x30>
 8004e34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004e36:	f7fe fdac 	bl	8003992 <__retarget_lock_acquire_recursive>
 8004e3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e3e:	f023 0320 	bic.w	r3, r3, #32
 8004e42:	0759      	lsls	r1, r3, #29
 8004e44:	81a3      	strh	r3, [r4, #12]
 8004e46:	b29a      	uxth	r2, r3
 8004e48:	d423      	bmi.n	8004e92 <_ungetc_r+0x88>
 8004e4a:	06d3      	lsls	r3, r2, #27
 8004e4c:	d409      	bmi.n	8004e62 <_ungetc_r+0x58>
 8004e4e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004e50:	07dd      	lsls	r5, r3, #31
 8004e52:	d4e0      	bmi.n	8004e16 <_ungetc_r+0xc>
 8004e54:	f412 7f00 	tst.w	r2, #512	; 0x200
 8004e58:	d1dd      	bne.n	8004e16 <_ungetc_r+0xc>
 8004e5a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004e5c:	f7fe fd9a 	bl	8003994 <__retarget_lock_release_recursive>
 8004e60:	e7d9      	b.n	8004e16 <_ungetc_r+0xc>
 8004e62:	0710      	lsls	r0, r2, #28
 8004e64:	d511      	bpl.n	8004e8a <_ungetc_r+0x80>
 8004e66:	4621      	mov	r1, r4
 8004e68:	4630      	mov	r0, r6
 8004e6a:	f7ff fe4b 	bl	8004b04 <_fflush_r>
 8004e6e:	b130      	cbz	r0, 8004e7e <_ungetc_r+0x74>
 8004e70:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004e72:	07d9      	lsls	r1, r3, #31
 8004e74:	d4cf      	bmi.n	8004e16 <_ungetc_r+0xc>
 8004e76:	89a3      	ldrh	r3, [r4, #12]
 8004e78:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004e7c:	e7ec      	b.n	8004e58 <_ungetc_r+0x4e>
 8004e7e:	89a3      	ldrh	r3, [r4, #12]
 8004e80:	60a0      	str	r0, [r4, #8]
 8004e82:	f023 0308 	bic.w	r3, r3, #8
 8004e86:	81a3      	strh	r3, [r4, #12]
 8004e88:	61a0      	str	r0, [r4, #24]
 8004e8a:	89a3      	ldrh	r3, [r4, #12]
 8004e8c:	f043 0304 	orr.w	r3, r3, #4
 8004e90:	81a3      	strh	r3, [r4, #12]
 8004e92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004e94:	6862      	ldr	r2, [r4, #4]
 8004e96:	b2ed      	uxtb	r5, r5
 8004e98:	b1d3      	cbz	r3, 8004ed0 <_ungetc_r+0xc6>
 8004e9a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	dc05      	bgt.n	8004eac <_ungetc_r+0xa2>
 8004ea0:	4621      	mov	r1, r4
 8004ea2:	4630      	mov	r0, r6
 8004ea4:	f7ff ff77 	bl	8004d96 <__submore>
 8004ea8:	2800      	cmp	r0, #0
 8004eaa:	d1e1      	bne.n	8004e70 <_ungetc_r+0x66>
 8004eac:	6823      	ldr	r3, [r4, #0]
 8004eae:	1e5a      	subs	r2, r3, #1
 8004eb0:	6022      	str	r2, [r4, #0]
 8004eb2:	f803 5c01 	strb.w	r5, [r3, #-1]
 8004eb6:	6863      	ldr	r3, [r4, #4]
 8004eb8:	3301      	adds	r3, #1
 8004eba:	6063      	str	r3, [r4, #4]
 8004ebc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004ebe:	07da      	lsls	r2, r3, #31
 8004ec0:	d4ab      	bmi.n	8004e1a <_ungetc_r+0x10>
 8004ec2:	89a3      	ldrh	r3, [r4, #12]
 8004ec4:	059b      	lsls	r3, r3, #22
 8004ec6:	d4a8      	bmi.n	8004e1a <_ungetc_r+0x10>
 8004ec8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004eca:	f7fe fd63 	bl	8003994 <__retarget_lock_release_recursive>
 8004ece:	e7a4      	b.n	8004e1a <_ungetc_r+0x10>
 8004ed0:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8004ed2:	6920      	ldr	r0, [r4, #16]
 8004ed4:	6823      	ldr	r3, [r4, #0]
 8004ed6:	f001 0101 	and.w	r1, r1, #1
 8004eda:	b160      	cbz	r0, 8004ef6 <_ungetc_r+0xec>
 8004edc:	4298      	cmp	r0, r3
 8004ede:	d20a      	bcs.n	8004ef6 <_ungetc_r+0xec>
 8004ee0:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 8004ee4:	42a8      	cmp	r0, r5
 8004ee6:	d106      	bne.n	8004ef6 <_ungetc_r+0xec>
 8004ee8:	3b01      	subs	r3, #1
 8004eea:	3201      	adds	r2, #1
 8004eec:	6023      	str	r3, [r4, #0]
 8004eee:	6062      	str	r2, [r4, #4]
 8004ef0:	2900      	cmp	r1, #0
 8004ef2:	d192      	bne.n	8004e1a <_ungetc_r+0x10>
 8004ef4:	e7e5      	b.n	8004ec2 <_ungetc_r+0xb8>
 8004ef6:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8004efa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004efe:	6363      	str	r3, [r4, #52]	; 0x34
 8004f00:	2303      	movs	r3, #3
 8004f02:	63a3      	str	r3, [r4, #56]	; 0x38
 8004f04:	4623      	mov	r3, r4
 8004f06:	f803 5f46 	strb.w	r5, [r3, #70]!
 8004f0a:	6023      	str	r3, [r4, #0]
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	6063      	str	r3, [r4, #4]
 8004f10:	e7ee      	b.n	8004ef0 <_ungetc_r+0xe6>

08004f12 <memmove>:
 8004f12:	4288      	cmp	r0, r1
 8004f14:	b510      	push	{r4, lr}
 8004f16:	eb01 0402 	add.w	r4, r1, r2
 8004f1a:	d902      	bls.n	8004f22 <memmove+0x10>
 8004f1c:	4284      	cmp	r4, r0
 8004f1e:	4623      	mov	r3, r4
 8004f20:	d807      	bhi.n	8004f32 <memmove+0x20>
 8004f22:	1e43      	subs	r3, r0, #1
 8004f24:	42a1      	cmp	r1, r4
 8004f26:	d008      	beq.n	8004f3a <memmove+0x28>
 8004f28:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004f2c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004f30:	e7f8      	b.n	8004f24 <memmove+0x12>
 8004f32:	4402      	add	r2, r0
 8004f34:	4601      	mov	r1, r0
 8004f36:	428a      	cmp	r2, r1
 8004f38:	d100      	bne.n	8004f3c <memmove+0x2a>
 8004f3a:	bd10      	pop	{r4, pc}
 8004f3c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004f40:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004f44:	e7f7      	b.n	8004f36 <memmove+0x24>
	...

08004f48 <_fstat_r>:
 8004f48:	b538      	push	{r3, r4, r5, lr}
 8004f4a:	4d07      	ldr	r5, [pc, #28]	; (8004f68 <_fstat_r+0x20>)
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	4604      	mov	r4, r0
 8004f50:	4608      	mov	r0, r1
 8004f52:	4611      	mov	r1, r2
 8004f54:	602b      	str	r3, [r5, #0]
 8004f56:	f7fb fe8c 	bl	8000c72 <_fstat>
 8004f5a:	1c43      	adds	r3, r0, #1
 8004f5c:	d102      	bne.n	8004f64 <_fstat_r+0x1c>
 8004f5e:	682b      	ldr	r3, [r5, #0]
 8004f60:	b103      	cbz	r3, 8004f64 <_fstat_r+0x1c>
 8004f62:	6023      	str	r3, [r4, #0]
 8004f64:	bd38      	pop	{r3, r4, r5, pc}
 8004f66:	bf00      	nop
 8004f68:	20000258 	.word	0x20000258

08004f6c <_isatty_r>:
 8004f6c:	b538      	push	{r3, r4, r5, lr}
 8004f6e:	4d06      	ldr	r5, [pc, #24]	; (8004f88 <_isatty_r+0x1c>)
 8004f70:	2300      	movs	r3, #0
 8004f72:	4604      	mov	r4, r0
 8004f74:	4608      	mov	r0, r1
 8004f76:	602b      	str	r3, [r5, #0]
 8004f78:	f7fb fe8b 	bl	8000c92 <_isatty>
 8004f7c:	1c43      	adds	r3, r0, #1
 8004f7e:	d102      	bne.n	8004f86 <_isatty_r+0x1a>
 8004f80:	682b      	ldr	r3, [r5, #0]
 8004f82:	b103      	cbz	r3, 8004f86 <_isatty_r+0x1a>
 8004f84:	6023      	str	r3, [r4, #0]
 8004f86:	bd38      	pop	{r3, r4, r5, pc}
 8004f88:	20000258 	.word	0x20000258

08004f8c <_sbrk_r>:
 8004f8c:	b538      	push	{r3, r4, r5, lr}
 8004f8e:	4d06      	ldr	r5, [pc, #24]	; (8004fa8 <_sbrk_r+0x1c>)
 8004f90:	2300      	movs	r3, #0
 8004f92:	4604      	mov	r4, r0
 8004f94:	4608      	mov	r0, r1
 8004f96:	602b      	str	r3, [r5, #0]
 8004f98:	f7fb fe94 	bl	8000cc4 <_sbrk>
 8004f9c:	1c43      	adds	r3, r0, #1
 8004f9e:	d102      	bne.n	8004fa6 <_sbrk_r+0x1a>
 8004fa0:	682b      	ldr	r3, [r5, #0]
 8004fa2:	b103      	cbz	r3, 8004fa6 <_sbrk_r+0x1a>
 8004fa4:	6023      	str	r3, [r4, #0]
 8004fa6:	bd38      	pop	{r3, r4, r5, pc}
 8004fa8:	20000258 	.word	0x20000258

08004fac <memcpy>:
 8004fac:	440a      	add	r2, r1
 8004fae:	4291      	cmp	r1, r2
 8004fb0:	f100 33ff 	add.w	r3, r0, #4294967295
 8004fb4:	d100      	bne.n	8004fb8 <memcpy+0xc>
 8004fb6:	4770      	bx	lr
 8004fb8:	b510      	push	{r4, lr}
 8004fba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004fbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004fc2:	4291      	cmp	r1, r2
 8004fc4:	d1f9      	bne.n	8004fba <memcpy+0xe>
 8004fc6:	bd10      	pop	{r4, pc}

08004fc8 <_realloc_r>:
 8004fc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fcc:	4680      	mov	r8, r0
 8004fce:	4614      	mov	r4, r2
 8004fd0:	460e      	mov	r6, r1
 8004fd2:	b921      	cbnz	r1, 8004fde <_realloc_r+0x16>
 8004fd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004fd8:	4611      	mov	r1, r2
 8004fda:	f7fe bd51 	b.w	8003a80 <_malloc_r>
 8004fde:	b92a      	cbnz	r2, 8004fec <_realloc_r+0x24>
 8004fe0:	f7fe fcda 	bl	8003998 <_free_r>
 8004fe4:	4625      	mov	r5, r4
 8004fe6:	4628      	mov	r0, r5
 8004fe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004fec:	f000 f914 	bl	8005218 <_malloc_usable_size_r>
 8004ff0:	4284      	cmp	r4, r0
 8004ff2:	4607      	mov	r7, r0
 8004ff4:	d802      	bhi.n	8004ffc <_realloc_r+0x34>
 8004ff6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004ffa:	d812      	bhi.n	8005022 <_realloc_r+0x5a>
 8004ffc:	4621      	mov	r1, r4
 8004ffe:	4640      	mov	r0, r8
 8005000:	f7fe fd3e 	bl	8003a80 <_malloc_r>
 8005004:	4605      	mov	r5, r0
 8005006:	2800      	cmp	r0, #0
 8005008:	d0ed      	beq.n	8004fe6 <_realloc_r+0x1e>
 800500a:	42bc      	cmp	r4, r7
 800500c:	4622      	mov	r2, r4
 800500e:	4631      	mov	r1, r6
 8005010:	bf28      	it	cs
 8005012:	463a      	movcs	r2, r7
 8005014:	f7ff ffca 	bl	8004fac <memcpy>
 8005018:	4631      	mov	r1, r6
 800501a:	4640      	mov	r0, r8
 800501c:	f7fe fcbc 	bl	8003998 <_free_r>
 8005020:	e7e1      	b.n	8004fe6 <_realloc_r+0x1e>
 8005022:	4635      	mov	r5, r6
 8005024:	e7df      	b.n	8004fe6 <_realloc_r+0x1e>
	...

08005028 <_strtol_l.constprop.0>:
 8005028:	2b01      	cmp	r3, #1
 800502a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800502e:	d001      	beq.n	8005034 <_strtol_l.constprop.0+0xc>
 8005030:	2b24      	cmp	r3, #36	; 0x24
 8005032:	d906      	bls.n	8005042 <_strtol_l.constprop.0+0x1a>
 8005034:	f7fe fc82 	bl	800393c <__errno>
 8005038:	2316      	movs	r3, #22
 800503a:	6003      	str	r3, [r0, #0]
 800503c:	2000      	movs	r0, #0
 800503e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005042:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005128 <_strtol_l.constprop.0+0x100>
 8005046:	460d      	mov	r5, r1
 8005048:	462e      	mov	r6, r5
 800504a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800504e:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8005052:	f017 0708 	ands.w	r7, r7, #8
 8005056:	d1f7      	bne.n	8005048 <_strtol_l.constprop.0+0x20>
 8005058:	2c2d      	cmp	r4, #45	; 0x2d
 800505a:	d132      	bne.n	80050c2 <_strtol_l.constprop.0+0x9a>
 800505c:	782c      	ldrb	r4, [r5, #0]
 800505e:	2701      	movs	r7, #1
 8005060:	1cb5      	adds	r5, r6, #2
 8005062:	2b00      	cmp	r3, #0
 8005064:	d05b      	beq.n	800511e <_strtol_l.constprop.0+0xf6>
 8005066:	2b10      	cmp	r3, #16
 8005068:	d109      	bne.n	800507e <_strtol_l.constprop.0+0x56>
 800506a:	2c30      	cmp	r4, #48	; 0x30
 800506c:	d107      	bne.n	800507e <_strtol_l.constprop.0+0x56>
 800506e:	782c      	ldrb	r4, [r5, #0]
 8005070:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005074:	2c58      	cmp	r4, #88	; 0x58
 8005076:	d14d      	bne.n	8005114 <_strtol_l.constprop.0+0xec>
 8005078:	786c      	ldrb	r4, [r5, #1]
 800507a:	2310      	movs	r3, #16
 800507c:	3502      	adds	r5, #2
 800507e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005082:	f108 38ff 	add.w	r8, r8, #4294967295
 8005086:	f04f 0e00 	mov.w	lr, #0
 800508a:	fbb8 f9f3 	udiv	r9, r8, r3
 800508e:	4676      	mov	r6, lr
 8005090:	fb03 8a19 	mls	sl, r3, r9, r8
 8005094:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005098:	f1bc 0f09 	cmp.w	ip, #9
 800509c:	d816      	bhi.n	80050cc <_strtol_l.constprop.0+0xa4>
 800509e:	4664      	mov	r4, ip
 80050a0:	42a3      	cmp	r3, r4
 80050a2:	dd24      	ble.n	80050ee <_strtol_l.constprop.0+0xc6>
 80050a4:	f1be 3fff 	cmp.w	lr, #4294967295
 80050a8:	d008      	beq.n	80050bc <_strtol_l.constprop.0+0x94>
 80050aa:	45b1      	cmp	r9, r6
 80050ac:	d31c      	bcc.n	80050e8 <_strtol_l.constprop.0+0xc0>
 80050ae:	d101      	bne.n	80050b4 <_strtol_l.constprop.0+0x8c>
 80050b0:	45a2      	cmp	sl, r4
 80050b2:	db19      	blt.n	80050e8 <_strtol_l.constprop.0+0xc0>
 80050b4:	fb06 4603 	mla	r6, r6, r3, r4
 80050b8:	f04f 0e01 	mov.w	lr, #1
 80050bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80050c0:	e7e8      	b.n	8005094 <_strtol_l.constprop.0+0x6c>
 80050c2:	2c2b      	cmp	r4, #43	; 0x2b
 80050c4:	bf04      	itt	eq
 80050c6:	782c      	ldrbeq	r4, [r5, #0]
 80050c8:	1cb5      	addeq	r5, r6, #2
 80050ca:	e7ca      	b.n	8005062 <_strtol_l.constprop.0+0x3a>
 80050cc:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80050d0:	f1bc 0f19 	cmp.w	ip, #25
 80050d4:	d801      	bhi.n	80050da <_strtol_l.constprop.0+0xb2>
 80050d6:	3c37      	subs	r4, #55	; 0x37
 80050d8:	e7e2      	b.n	80050a0 <_strtol_l.constprop.0+0x78>
 80050da:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80050de:	f1bc 0f19 	cmp.w	ip, #25
 80050e2:	d804      	bhi.n	80050ee <_strtol_l.constprop.0+0xc6>
 80050e4:	3c57      	subs	r4, #87	; 0x57
 80050e6:	e7db      	b.n	80050a0 <_strtol_l.constprop.0+0x78>
 80050e8:	f04f 3eff 	mov.w	lr, #4294967295
 80050ec:	e7e6      	b.n	80050bc <_strtol_l.constprop.0+0x94>
 80050ee:	f1be 3fff 	cmp.w	lr, #4294967295
 80050f2:	d105      	bne.n	8005100 <_strtol_l.constprop.0+0xd8>
 80050f4:	2322      	movs	r3, #34	; 0x22
 80050f6:	6003      	str	r3, [r0, #0]
 80050f8:	4646      	mov	r6, r8
 80050fa:	b942      	cbnz	r2, 800510e <_strtol_l.constprop.0+0xe6>
 80050fc:	4630      	mov	r0, r6
 80050fe:	e79e      	b.n	800503e <_strtol_l.constprop.0+0x16>
 8005100:	b107      	cbz	r7, 8005104 <_strtol_l.constprop.0+0xdc>
 8005102:	4276      	negs	r6, r6
 8005104:	2a00      	cmp	r2, #0
 8005106:	d0f9      	beq.n	80050fc <_strtol_l.constprop.0+0xd4>
 8005108:	f1be 0f00 	cmp.w	lr, #0
 800510c:	d000      	beq.n	8005110 <_strtol_l.constprop.0+0xe8>
 800510e:	1e69      	subs	r1, r5, #1
 8005110:	6011      	str	r1, [r2, #0]
 8005112:	e7f3      	b.n	80050fc <_strtol_l.constprop.0+0xd4>
 8005114:	2430      	movs	r4, #48	; 0x30
 8005116:	2b00      	cmp	r3, #0
 8005118:	d1b1      	bne.n	800507e <_strtol_l.constprop.0+0x56>
 800511a:	2308      	movs	r3, #8
 800511c:	e7af      	b.n	800507e <_strtol_l.constprop.0+0x56>
 800511e:	2c30      	cmp	r4, #48	; 0x30
 8005120:	d0a5      	beq.n	800506e <_strtol_l.constprop.0+0x46>
 8005122:	230a      	movs	r3, #10
 8005124:	e7ab      	b.n	800507e <_strtol_l.constprop.0+0x56>
 8005126:	bf00      	nop
 8005128:	0800532f 	.word	0x0800532f

0800512c <_strtol_r>:
 800512c:	f7ff bf7c 	b.w	8005028 <_strtol_l.constprop.0>

08005130 <_strtoul_l.constprop.0>:
 8005130:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005134:	4f36      	ldr	r7, [pc, #216]	; (8005210 <_strtoul_l.constprop.0+0xe0>)
 8005136:	4686      	mov	lr, r0
 8005138:	460d      	mov	r5, r1
 800513a:	4628      	mov	r0, r5
 800513c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005140:	5d3e      	ldrb	r6, [r7, r4]
 8005142:	f016 0608 	ands.w	r6, r6, #8
 8005146:	d1f8      	bne.n	800513a <_strtoul_l.constprop.0+0xa>
 8005148:	2c2d      	cmp	r4, #45	; 0x2d
 800514a:	d130      	bne.n	80051ae <_strtoul_l.constprop.0+0x7e>
 800514c:	782c      	ldrb	r4, [r5, #0]
 800514e:	2601      	movs	r6, #1
 8005150:	1c85      	adds	r5, r0, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d057      	beq.n	8005206 <_strtoul_l.constprop.0+0xd6>
 8005156:	2b10      	cmp	r3, #16
 8005158:	d109      	bne.n	800516e <_strtoul_l.constprop.0+0x3e>
 800515a:	2c30      	cmp	r4, #48	; 0x30
 800515c:	d107      	bne.n	800516e <_strtoul_l.constprop.0+0x3e>
 800515e:	7828      	ldrb	r0, [r5, #0]
 8005160:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8005164:	2858      	cmp	r0, #88	; 0x58
 8005166:	d149      	bne.n	80051fc <_strtoul_l.constprop.0+0xcc>
 8005168:	786c      	ldrb	r4, [r5, #1]
 800516a:	2310      	movs	r3, #16
 800516c:	3502      	adds	r5, #2
 800516e:	f04f 38ff 	mov.w	r8, #4294967295
 8005172:	2700      	movs	r7, #0
 8005174:	fbb8 f8f3 	udiv	r8, r8, r3
 8005178:	fb03 f908 	mul.w	r9, r3, r8
 800517c:	ea6f 0909 	mvn.w	r9, r9
 8005180:	4638      	mov	r0, r7
 8005182:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005186:	f1bc 0f09 	cmp.w	ip, #9
 800518a:	d815      	bhi.n	80051b8 <_strtoul_l.constprop.0+0x88>
 800518c:	4664      	mov	r4, ip
 800518e:	42a3      	cmp	r3, r4
 8005190:	dd23      	ble.n	80051da <_strtoul_l.constprop.0+0xaa>
 8005192:	f1b7 3fff 	cmp.w	r7, #4294967295
 8005196:	d007      	beq.n	80051a8 <_strtoul_l.constprop.0+0x78>
 8005198:	4580      	cmp	r8, r0
 800519a:	d31b      	bcc.n	80051d4 <_strtoul_l.constprop.0+0xa4>
 800519c:	d101      	bne.n	80051a2 <_strtoul_l.constprop.0+0x72>
 800519e:	45a1      	cmp	r9, r4
 80051a0:	db18      	blt.n	80051d4 <_strtoul_l.constprop.0+0xa4>
 80051a2:	fb00 4003 	mla	r0, r0, r3, r4
 80051a6:	2701      	movs	r7, #1
 80051a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80051ac:	e7e9      	b.n	8005182 <_strtoul_l.constprop.0+0x52>
 80051ae:	2c2b      	cmp	r4, #43	; 0x2b
 80051b0:	bf04      	itt	eq
 80051b2:	782c      	ldrbeq	r4, [r5, #0]
 80051b4:	1c85      	addeq	r5, r0, #2
 80051b6:	e7cc      	b.n	8005152 <_strtoul_l.constprop.0+0x22>
 80051b8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80051bc:	f1bc 0f19 	cmp.w	ip, #25
 80051c0:	d801      	bhi.n	80051c6 <_strtoul_l.constprop.0+0x96>
 80051c2:	3c37      	subs	r4, #55	; 0x37
 80051c4:	e7e3      	b.n	800518e <_strtoul_l.constprop.0+0x5e>
 80051c6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80051ca:	f1bc 0f19 	cmp.w	ip, #25
 80051ce:	d804      	bhi.n	80051da <_strtoul_l.constprop.0+0xaa>
 80051d0:	3c57      	subs	r4, #87	; 0x57
 80051d2:	e7dc      	b.n	800518e <_strtoul_l.constprop.0+0x5e>
 80051d4:	f04f 37ff 	mov.w	r7, #4294967295
 80051d8:	e7e6      	b.n	80051a8 <_strtoul_l.constprop.0+0x78>
 80051da:	1c7b      	adds	r3, r7, #1
 80051dc:	d106      	bne.n	80051ec <_strtoul_l.constprop.0+0xbc>
 80051de:	2322      	movs	r3, #34	; 0x22
 80051e0:	f8ce 3000 	str.w	r3, [lr]
 80051e4:	4638      	mov	r0, r7
 80051e6:	b932      	cbnz	r2, 80051f6 <_strtoul_l.constprop.0+0xc6>
 80051e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80051ec:	b106      	cbz	r6, 80051f0 <_strtoul_l.constprop.0+0xc0>
 80051ee:	4240      	negs	r0, r0
 80051f0:	2a00      	cmp	r2, #0
 80051f2:	d0f9      	beq.n	80051e8 <_strtoul_l.constprop.0+0xb8>
 80051f4:	b107      	cbz	r7, 80051f8 <_strtoul_l.constprop.0+0xc8>
 80051f6:	1e69      	subs	r1, r5, #1
 80051f8:	6011      	str	r1, [r2, #0]
 80051fa:	e7f5      	b.n	80051e8 <_strtoul_l.constprop.0+0xb8>
 80051fc:	2430      	movs	r4, #48	; 0x30
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1b5      	bne.n	800516e <_strtoul_l.constprop.0+0x3e>
 8005202:	2308      	movs	r3, #8
 8005204:	e7b3      	b.n	800516e <_strtoul_l.constprop.0+0x3e>
 8005206:	2c30      	cmp	r4, #48	; 0x30
 8005208:	d0a9      	beq.n	800515e <_strtoul_l.constprop.0+0x2e>
 800520a:	230a      	movs	r3, #10
 800520c:	e7af      	b.n	800516e <_strtoul_l.constprop.0+0x3e>
 800520e:	bf00      	nop
 8005210:	0800532f 	.word	0x0800532f

08005214 <_strtoul_r>:
 8005214:	f7ff bf8c 	b.w	8005130 <_strtoul_l.constprop.0>

08005218 <_malloc_usable_size_r>:
 8005218:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800521c:	1f18      	subs	r0, r3, #4
 800521e:	2b00      	cmp	r3, #0
 8005220:	bfbc      	itt	lt
 8005222:	580b      	ldrlt	r3, [r1, r0]
 8005224:	18c0      	addlt	r0, r0, r3
 8005226:	4770      	bx	lr

08005228 <_init>:
 8005228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800522a:	bf00      	nop
 800522c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800522e:	bc08      	pop	{r3}
 8005230:	469e      	mov	lr, r3
 8005232:	4770      	bx	lr

08005234 <_fini>:
 8005234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005236:	bf00      	nop
 8005238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800523a:	bc08      	pop	{r3}
 800523c:	469e      	mov	lr, r3
 800523e:	4770      	bx	lr
