----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 09.05.2022 11:24:32
-- Design Name: 
-- Module Name: BMI - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
Use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity BMI is
    Port ( Addr : in STD_LOGIC_VECTOR (7 downto 0);
           CLK : in STD_LOGIC;
           S_OUT : out STD_LOGIC_VECTOR (31 downto 0));
end BMI;

architecture Behavioral of BMI is


type memory is array (0 to 511) of std_logic_vector(31 downto 0);

signal s_Mem : memory:= (others => (others => '0'));

begin
s_mem <= (x"06010200", others=>x"06010200");
-- Partie m√©moire instructions
S_OUT<=s_Mem(to_integer(unsigned(Addr))); -- a verif



end Behavioral;
