{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 17:33:50 2013 " "Info: Processing started: Thu Mar 28 17:33:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProcessorV1 EP2C20Q240C8 " "Info: Selected device EP2C20Q240C8 for design \"ProcessorV1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 4 " "Info: Pin ~ASDO~ is reserved at location 4" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 4428 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 5 " "Info: Pin ~nCSO~ is reserved at location 5" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 4429 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ 127 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location 127" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 4430 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "134 134 " "Critical Warning: No exact pin location assignment(s) for 134 pins of 134 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a_inv " "Info: Pin a_inv not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { a_inv } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 640 -272 -96 656 "a_inv" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a_inv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 286 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[19\] " "Info: Pin instruction\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[19] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 162 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[18\] " "Info: Pin instruction\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[18] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 163 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[17\] " "Info: Pin instruction\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[17] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 164 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[16\] " "Info: Pin instruction\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[16] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 165 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[0\] " "Info: Pin instruction\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[0] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 181 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_inv " "Info: Pin b_inv not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { b_inv } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 616 -224 -48 632 "b_inv" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { b_inv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 288 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[15\] " "Info: Pin regA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regA[15] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 182 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[14\] " "Info: Pin regA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regA[14] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 183 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[13\] " "Info: Pin regA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regA[13] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 184 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[12\] " "Info: Pin regA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regA[12] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 185 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[11\] " "Info: Pin regA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regA[11] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 186 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[10\] " "Info: Pin regA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regA[10] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 187 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[9\] " "Info: Pin regA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regA[9] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 188 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[8\] " "Info: Pin regA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regA[8] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 189 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[7\] " "Info: Pin regA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regA[7] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 190 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[6\] " "Info: Pin regA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regA[6] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 191 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[5\] " "Info: Pin regA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regA[5] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 192 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[4\] " "Info: Pin regA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regA[4] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 193 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[3\] " "Info: Pin regA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regA[3] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 194 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[2\] " "Info: Pin regA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regA[2] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 195 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[1\] " "Info: Pin regA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regA[1] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 196 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regA\[0\] " "Info: Pin regA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regA[0] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 552 344 520 568 "regA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 197 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[15\] " "Info: Pin regYOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regYOut[15] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 198 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[14\] " "Info: Pin regYOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regYOut[14] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 199 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[13\] " "Info: Pin regYOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regYOut[13] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 200 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[12\] " "Info: Pin regYOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regYOut[12] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 201 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[11\] " "Info: Pin regYOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regYOut[11] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 202 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[10\] " "Info: Pin regYOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regYOut[10] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 203 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[9\] " "Info: Pin regYOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regYOut[9] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 204 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[8\] " "Info: Pin regYOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regYOut[8] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 205 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[7\] " "Info: Pin regYOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regYOut[7] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 206 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[6\] " "Info: Pin regYOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regYOut[6] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 207 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[5\] " "Info: Pin regYOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regYOut[5] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 208 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[4\] " "Info: Pin regYOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regYOut[4] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 209 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[3\] " "Info: Pin regYOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regYOut[3] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 210 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[2\] " "Info: Pin regYOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regYOut[2] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 211 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[1\] " "Info: Pin regYOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regYOut[1] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 212 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regYOut\[0\] " "Info: Pin regYOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regYOut[0] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 488 -288 -112 504 "regYOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regYOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 213 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[15\] " "Info: Pin regZOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regZOut[15] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 214 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[14\] " "Info: Pin regZOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regZOut[14] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 215 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[13\] " "Info: Pin regZOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regZOut[13] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 216 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[12\] " "Info: Pin regZOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regZOut[12] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 217 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[11\] " "Info: Pin regZOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regZOut[11] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 218 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[10\] " "Info: Pin regZOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regZOut[10] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 219 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[9\] " "Info: Pin regZOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regZOut[9] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 220 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[8\] " "Info: Pin regZOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regZOut[8] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 221 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[7\] " "Info: Pin regZOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regZOut[7] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 222 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[6\] " "Info: Pin regZOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regZOut[6] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 223 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[5\] " "Info: Pin regZOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regZOut[5] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 224 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[4\] " "Info: Pin regZOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regZOut[4] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 225 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[3\] " "Info: Pin regZOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regZOut[3] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 226 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[2\] " "Info: Pin regZOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regZOut[2] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 227 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[1\] " "Info: Pin regZOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regZOut[1] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 228 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regZOut\[0\] " "Info: Pin regZOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regZOut[0] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 568 -264 -88 584 "regZOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regZOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 229 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[7\] " "Info: Pin ALUOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[7] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 616 360 536 632 "ALUOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 230 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[6\] " "Info: Pin ALUOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[6] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 616 360 536 632 "ALUOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 231 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[5\] " "Info: Pin ALUOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[5] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 616 360 536 632 "ALUOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 232 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[4\] " "Info: Pin ALUOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[4] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 616 360 536 632 "ALUOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 233 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[3\] " "Info: Pin ALUOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[3] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 616 360 536 632 "ALUOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 234 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[2\] " "Info: Pin ALUOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[2] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 616 360 536 632 "ALUOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 235 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[1\] " "Info: Pin ALUOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[1] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 616 360 536 632 "ALUOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 236 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOut\[0\] " "Info: Pin ALUOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ALUOut[0] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 616 360 536 632 "ALUOut" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 237 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDest\[1\] " "Info: Pin RegDest\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RegDest[1] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 392 120 296 408 "RegDest" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegDest[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 238 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegDest\[0\] " "Info: Pin RegDest\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RegDest[0] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 392 120 296 408 "RegDest" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegDest[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 239 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_op\[1\] " "Info: Pin alu_op\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { alu_op[1] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 344 88 264 360 "alu_op" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 240 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_op\[0\] " "Info: Pin alu_op\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { alu_op[0] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 344 88 264 360 "alu_op" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_op[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 241 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[15\] " "Info: Pin regB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regB[15] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 242 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[14\] " "Info: Pin regB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regB[14] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 243 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[13\] " "Info: Pin regB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regB[13] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 244 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[12\] " "Info: Pin regB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regB[12] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 245 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[11\] " "Info: Pin regB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regB[11] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 246 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[10\] " "Info: Pin regB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regB[10] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 247 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[9\] " "Info: Pin regB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regB[9] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 248 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[8\] " "Info: Pin regB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regB[8] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 249 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[7\] " "Info: Pin regB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regB[7] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 250 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[6\] " "Info: Pin regB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regB[6] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 251 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[5\] " "Info: Pin regB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regB[5] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 252 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[4\] " "Info: Pin regB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regB[4] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 253 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[3\] " "Info: Pin regB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regB[3] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 254 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[2\] " "Info: Pin regB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regB[2] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 255 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[1\] " "Info: Pin regB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regB[1] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 256 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regB\[0\] " "Info: Pin regB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { regB[0] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 504 336 512 520 "regB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 257 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SelectRegOrImmed " "Info: Pin SelectRegOrImmed not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { SelectRegOrImmed } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 664 56 248 680 "SelectRegOrImmed" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SelectRegOrImmed } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 291 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRA\[3\] " "Info: Pin IRA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRA[3] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 392 -280 -104 408 "IRA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 258 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRA\[2\] " "Info: Pin IRA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRA[2] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 392 -280 -104 408 "IRA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 259 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRA\[1\] " "Info: Pin IRA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRA[1] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 392 -280 -104 408 "IRA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 260 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRA\[0\] " "Info: Pin IRA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRA[0] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 392 -280 -104 408 "IRA" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 261 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRB\[3\] " "Info: Pin IRB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRB[3] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 344 -272 -96 360 "IRB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 262 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRB\[2\] " "Info: Pin IRB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRB[2] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 344 -272 -96 360 "IRB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 263 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRB\[1\] " "Info: Pin IRB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRB[1] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 344 -272 -96 360 "IRB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 264 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRB\[0\] " "Info: Pin IRB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRB[0] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 344 -272 -96 360 "IRB" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 265 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDest\[3\] " "Info: Pin IRDest\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRDest[3] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 440 -288 -112 456 "IRDest" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDest[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 266 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDest\[2\] " "Info: Pin IRDest\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRDest[2] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 440 -288 -112 456 "IRDest" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDest[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 267 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDest\[1\] " "Info: Pin IRDest\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRDest[1] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 440 -288 -112 456 "IRDest" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDest[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 268 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDest\[0\] " "Info: Pin IRDest\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { IRDest[0] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 440 -288 -112 456 "IRDest" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDest[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 269 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[7\] " "Info: Pin RF1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RF1[7] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 270 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[6\] " "Info: Pin RF1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RF1[6] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 271 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[5\] " "Info: Pin RF1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RF1[5] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 272 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[4\] " "Info: Pin RF1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RF1[4] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 273 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[3\] " "Info: Pin RF1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RF1[3] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 274 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[2\] " "Info: Pin RF1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RF1[2] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 275 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[1\] " "Info: Pin RF1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RF1[1] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 276 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF1\[0\] " "Info: Pin RF1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RF1[0] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 432 48 224 448 "RF1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 277 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[7\] " "Info: Pin RF2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RF2[7] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 278 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[6\] " "Info: Pin RF2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RF2[6] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 279 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[5\] " "Info: Pin RF2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RF2[5] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 280 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[4\] " "Info: Pin RF2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RF2[4] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 281 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[3\] " "Info: Pin RF2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RF2[3] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 282 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[2\] " "Info: Pin RF2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RF2[2] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 283 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[1\] " "Info: Pin RF2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RF2[1] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 284 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF2\[0\] " "Info: Pin RF2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { RF2[0] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { 472 48 224 488 "RF2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 285 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { reset } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -104 -280 -112 -88 "reset" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 289 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { clock } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -128 -280 -112 -112 "clock" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 287 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Info: Pin enable not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { enable } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -168 -280 -112 -152 "enable" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 290 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[15\] " "Info: Pin instruction\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[15] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 166 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[14\] " "Info: Pin instruction\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[14] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 167 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[13\] " "Info: Pin instruction\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[13] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 168 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[12\] " "Info: Pin instruction\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[12] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 169 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[11\] " "Info: Pin instruction\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[11] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 170 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[10\] " "Info: Pin instruction\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[10] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 171 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[9\] " "Info: Pin instruction\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[9] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 172 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[8\] " "Info: Pin instruction\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[8] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 173 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[7\] " "Info: Pin instruction\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[7] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 174 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[6\] " "Info: Pin instruction\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[6] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 175 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[5\] " "Info: Pin instruction\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[5] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 176 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[4\] " "Info: Pin instruction\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[4] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 177 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[23\] " "Info: Pin instruction\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[23] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 158 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[21\] " "Info: Pin instruction\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[21] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 160 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[22\] " "Info: Pin instruction\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[22] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 159 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[20\] " "Info: Pin instruction\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[20] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 161 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[3\] " "Info: Pin instruction\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[3] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 178 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[2\] " "Info: Pin instruction\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[2] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 179 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[1\] " "Info: Pin instruction\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { instruction[1] } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 180 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcessorV1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'ProcessorV1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN 34 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN 34 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { clock } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -128 -280 -112 -112 "clock" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 287 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 35 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset (placed in PIN 35 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0 " "Info: Destination node control_unit_230:inst10\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0" {  } { { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 3090 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~2 " "Info: Destination node control_unit_230:inst10\|stage~2" {  } { { "control_unit_230.vhd" "" { Text "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 1400 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~3 " "Info: Destination node control_unit_230:inst10\|stage~3" {  } { { "control_unit_230.vhd" "" { Text "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 1401 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~4 " "Info: Destination node control_unit_230:inst10\|stage~4" {  } { { "control_unit_230.vhd" "" { Text "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 1402 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~5 " "Info: Destination node control_unit_230:inst10\|stage~5" {  } { { "control_unit_230.vhd" "" { Text "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 1403 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~6 " "Info: Destination node control_unit_230:inst10\|stage~6" {  } { { "control_unit_230.vhd" "" { Text "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 1404 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~7 " "Info: Destination node control_unit_230:inst10\|stage~7" {  } { { "control_unit_230.vhd" "" { Text "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 1405 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~8 " "Info: Destination node control_unit_230:inst10\|stage~8" {  } { { "control_unit_230.vhd" "" { Text "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 1406 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~9 " "Info: Destination node control_unit_230:inst10\|stage~9" {  } { { "control_unit_230.vhd" "" { Text "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 1407 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit_230:inst10\|stage~10 " "Info: Destination node control_unit_230:inst10\|stage~10" {  } { { "control_unit_230.vhd" "" { Text "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/control_unit_230.vhd" 34 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_unit_230:inst10|stage~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 1408 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { reset } } } { "ProcessorV1.bdf" "" { Schematic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.bdf" { { -104 -280 -112 -88 "reset" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/" { { 0 { 0 ""} 0 289 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "132 unused 3.3V 25 107 0 " "Info: Number of I/O pins in group: 132 (unused VREF, 3.3V VCCIO, 25 input, 107 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 17 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 16 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 18 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Info: Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X25_Y14 X37_Y27 " "Info: Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "107 " "Warning: Found 107 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a_inv 0 " "Info: Pin \"a_inv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_inv 0 " "Info: Pin \"b_inv\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[15\] 0 " "Info: Pin \"regA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[14\] 0 " "Info: Pin \"regA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[13\] 0 " "Info: Pin \"regA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[12\] 0 " "Info: Pin \"regA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[11\] 0 " "Info: Pin \"regA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[10\] 0 " "Info: Pin \"regA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[9\] 0 " "Info: Pin \"regA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[8\] 0 " "Info: Pin \"regA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[7\] 0 " "Info: Pin \"regA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[6\] 0 " "Info: Pin \"regA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[5\] 0 " "Info: Pin \"regA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[4\] 0 " "Info: Pin \"regA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[3\] 0 " "Info: Pin \"regA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[2\] 0 " "Info: Pin \"regA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[1\] 0 " "Info: Pin \"regA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regA\[0\] 0 " "Info: Pin \"regA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[15\] 0 " "Info: Pin \"regYOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[14\] 0 " "Info: Pin \"regYOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[13\] 0 " "Info: Pin \"regYOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[12\] 0 " "Info: Pin \"regYOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[11\] 0 " "Info: Pin \"regYOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[10\] 0 " "Info: Pin \"regYOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[9\] 0 " "Info: Pin \"regYOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[8\] 0 " "Info: Pin \"regYOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[7\] 0 " "Info: Pin \"regYOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[6\] 0 " "Info: Pin \"regYOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[5\] 0 " "Info: Pin \"regYOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[4\] 0 " "Info: Pin \"regYOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[3\] 0 " "Info: Pin \"regYOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[2\] 0 " "Info: Pin \"regYOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[1\] 0 " "Info: Pin \"regYOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regYOut\[0\] 0 " "Info: Pin \"regYOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[15\] 0 " "Info: Pin \"regZOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[14\] 0 " "Info: Pin \"regZOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[13\] 0 " "Info: Pin \"regZOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[12\] 0 " "Info: Pin \"regZOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[11\] 0 " "Info: Pin \"regZOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[10\] 0 " "Info: Pin \"regZOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[9\] 0 " "Info: Pin \"regZOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[8\] 0 " "Info: Pin \"regZOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[7\] 0 " "Info: Pin \"regZOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[6\] 0 " "Info: Pin \"regZOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[5\] 0 " "Info: Pin \"regZOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[4\] 0 " "Info: Pin \"regZOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[3\] 0 " "Info: Pin \"regZOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[2\] 0 " "Info: Pin \"regZOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[1\] 0 " "Info: Pin \"regZOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regZOut\[0\] 0 " "Info: Pin \"regZOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[7\] 0 " "Info: Pin \"ALUOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[6\] 0 " "Info: Pin \"ALUOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[5\] 0 " "Info: Pin \"ALUOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[4\] 0 " "Info: Pin \"ALUOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[3\] 0 " "Info: Pin \"ALUOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[2\] 0 " "Info: Pin \"ALUOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[1\] 0 " "Info: Pin \"ALUOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOut\[0\] 0 " "Info: Pin \"ALUOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDest\[1\] 0 " "Info: Pin \"RegDest\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegDest\[0\] 0 " "Info: Pin \"RegDest\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_op\[1\] 0 " "Info: Pin \"alu_op\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_op\[0\] 0 " "Info: Pin \"alu_op\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[15\] 0 " "Info: Pin \"regB\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[14\] 0 " "Info: Pin \"regB\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[13\] 0 " "Info: Pin \"regB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[12\] 0 " "Info: Pin \"regB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[11\] 0 " "Info: Pin \"regB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[10\] 0 " "Info: Pin \"regB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[9\] 0 " "Info: Pin \"regB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[8\] 0 " "Info: Pin \"regB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[7\] 0 " "Info: Pin \"regB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[6\] 0 " "Info: Pin \"regB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[5\] 0 " "Info: Pin \"regB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[4\] 0 " "Info: Pin \"regB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[3\] 0 " "Info: Pin \"regB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[2\] 0 " "Info: Pin \"regB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[1\] 0 " "Info: Pin \"regB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regB\[0\] 0 " "Info: Pin \"regB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SelectRegOrImmed 0 " "Info: Pin \"SelectRegOrImmed\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRA\[3\] 0 " "Info: Pin \"IRA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRA\[2\] 0 " "Info: Pin \"IRA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRA\[1\] 0 " "Info: Pin \"IRA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRA\[0\] 0 " "Info: Pin \"IRA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRB\[3\] 0 " "Info: Pin \"IRB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRB\[2\] 0 " "Info: Pin \"IRB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRB\[1\] 0 " "Info: Pin \"IRB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRB\[0\] 0 " "Info: Pin \"IRB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDest\[3\] 0 " "Info: Pin \"IRDest\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDest\[2\] 0 " "Info: Pin \"IRDest\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDest\[1\] 0 " "Info: Pin \"IRDest\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDest\[0\] 0 " "Info: Pin \"IRDest\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[7\] 0 " "Info: Pin \"RF1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[6\] 0 " "Info: Pin \"RF1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[5\] 0 " "Info: Pin \"RF1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[4\] 0 " "Info: Pin \"RF1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[3\] 0 " "Info: Pin \"RF1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[2\] 0 " "Info: Pin \"RF1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[1\] 0 " "Info: Pin \"RF1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF1\[0\] 0 " "Info: Pin \"RF1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[7\] 0 " "Info: Pin \"RF2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[6\] 0 " "Info: Pin \"RF2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[5\] 0 " "Info: Pin \"RF2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[4\] 0 " "Info: Pin \"RF2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[3\] 0 " "Info: Pin \"RF2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[2\] 0 " "Info: Pin \"RF2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[1\] 0 " "Info: Pin \"RF2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF2\[0\] 0 " "Info: Pin \"RF2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.fit.smsg " "Info: Generated suppressed messages file Z:/smpproject/ProcessorProject/ProcessorV1_restored/PartII_restored/ProcessorV1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Info: Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 17:34:20 2013 " "Info: Processing ended: Thu Mar 28 17:34:20 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
