# Reading C:/modeltech64_10.1c/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {TestBench_v2.fdo} 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module bram
# 
# Top level modules:
# 	bram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Disp_Map_Calc
# 
# Top level modules:
# 	Disp_Map_Calc
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module TestBench_v2
# 
# Top level modules:
# 	TestBench_v2
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module bram
# 
# Top level modules:
# 	bram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work -voptargs=\"+acc\" -t 1ps work.TestBench_v2 glbl 
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Error: TestBench_v2.v(100): A parameter override is not allowed for localparam 'window'.
# Optimization failed
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./TestBench_v2.fdo PAUSED at line 31
vlog -reportprogress 300 -work work C:/Users/tariqmuh/Documents/GitHub/Disp_Map_in_HW/BRAM_Disp_Map/bram_dm.v
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Disp_Map_Calc
# 
# Top level modules:
# 	Disp_Map_Calc
vlog -reportprogress 300 -work work C:/Users/tariqmuh/Documents/GitHub/Disp_Map_in_HW/BRAM_Disp_Map/ipcore_dir/bram.v
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module bram
# 
# Top level modules:
# 	bram
do quick_run.do
# ** Error: No Design Loaded!
# Error in macro ./quick_run.do line 1
# No Design Loaded!
#     while executing
# "restartCmd -f"
#     ("eval" body line 1)
#     invoked from within
# "eval restartCmd $args"
#     (procedure "restart" line 18)
#     invoked from within
# "restart -f"
do {TestBench_v2.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module bram
# 
# Top level modules:
# 	bram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module Disp_Map_Calc
# 
# Top level modules:
# 	Disp_Map_Calc
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module TestBench_v2
# 
# Top level modules:
# 	TestBench_v2
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module bram
# 
# Top level modules:
# 	bram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work -voptargs=\"+acc\" -t 1ps work.TestBench_v2 glbl 
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading work.TestBench_v2(fast)
# Loading work.Disp_Map_Calc(fast)
# Loading work.bram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: tariqmuh  Hostname: ADMIN-PC  ProcessID: 121512
# 
#           Attempting to use alternate WLF file "./wlftax42v0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftax42v0
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Loading work.TestBench_v2(fast)
# Loading work.Disp_Map_Calc(fast)
# Loading work.bram(fast)
# Loading work.glbl(fast)
# ** Error: (vish-4014) No objects found matching '/TestBench_v2/uut/done'.
# Executing ONERROR command at macro ./wave.do line 56
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/tariqmuh/Documents/GitHub/Disp_Map_in_HW/BRAM_Disp_Map/wave.do
vlog -reportprogress 300 -work work C:/Users/tariqmuh/Documents/GitHub/Disp_Map_in_HW/BRAM_Disp_Map/ipcore_dir/bram.v
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module bram
# 
# Top level modules:
# 	bram
do quick_run.do
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.TestBench_v2(fast)
# Loading work.Disp_Map_Calc(fast)
# Loading work.bram(fast)
# Loading xilinxcorelib_ver.BLK_MEM_GEN_V7_2(fast)
# Loading xilinxcorelib_ver.BLK_MEM_GEN_V7_2_mem_module(fast)
# Loading xilinxcorelib_ver.BLK_MEM_GEN_V7_2_output_stage(fast)
# Loading xilinxcorelib_ver.BLK_MEM_GEN_V7_2_softecc_output_reg_stage(fast)
# Loading work.glbl(fast)
#  Block Memory Generator CORE Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator CORE Generator module TestBench_v2.search_bram.inst.native_mem_module.blk_mem_gen_v7_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
#  Block Memory Generator CORE Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator CORE Generator module TestBench_v2.ref_bram.inst.native_mem_module.blk_mem_gen_v7_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# blk_mem_gen_v7_2 WARNING: Address 1fff is outside range for A Write
# blk_mem_gen_v7_2 WARNING: Address 1fff is outside range for A Read
# blk_mem_gen_v7_2 WARNING: Address 1fff is outside range for A Write
# blk_mem_gen_v7_2 WARNING: Address 1fff is outside range for A Read
run 1us
run 1us
run 100us
run 1000us
run 1ms
run 2ms
run 5ms
