#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1dc8fc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1dc9150 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1dba2d0 .functor NOT 1, L_0x1e26b70, C4<0>, C4<0>, C4<0>;
L_0x1e26950 .functor XOR 2, L_0x1e26810, L_0x1e268b0, C4<00>, C4<00>;
L_0x1e26a60 .functor XOR 2, L_0x1e26950, L_0x1e269c0, C4<00>, C4<00>;
v0x1e1e110_0 .net *"_ivl_10", 1 0, L_0x1e269c0;  1 drivers
v0x1e1e210_0 .net *"_ivl_12", 1 0, L_0x1e26a60;  1 drivers
v0x1e1e2f0_0 .net *"_ivl_2", 1 0, L_0x1e214d0;  1 drivers
v0x1e1e3b0_0 .net *"_ivl_4", 1 0, L_0x1e26810;  1 drivers
v0x1e1e490_0 .net *"_ivl_6", 1 0, L_0x1e268b0;  1 drivers
v0x1e1e5c0_0 .net *"_ivl_8", 1 0, L_0x1e26950;  1 drivers
v0x1e1e6a0_0 .net "a", 0 0, v0x1e18c10_0;  1 drivers
v0x1e1e740_0 .net "b", 0 0, v0x1e18cb0_0;  1 drivers
v0x1e1e7e0_0 .net "c", 0 0, v0x1e18d50_0;  1 drivers
v0x1e1e880_0 .var "clk", 0 0;
v0x1e1e920_0 .net "d", 0 0, v0x1e18e90_0;  1 drivers
v0x1e1e9c0_0 .net "out_pos_dut", 0 0, L_0x1e26470;  1 drivers
v0x1e1ea60_0 .net "out_pos_ref", 0 0, L_0x1e1ff90;  1 drivers
v0x1e1eb00_0 .net "out_sop_dut", 0 0, L_0x1e20ef0;  1 drivers
v0x1e1eba0_0 .net "out_sop_ref", 0 0, L_0x1df33c0;  1 drivers
v0x1e1ec40_0 .var/2u "stats1", 223 0;
v0x1e1ece0_0 .var/2u "strobe", 0 0;
v0x1e1ed80_0 .net "tb_match", 0 0, L_0x1e26b70;  1 drivers
v0x1e1ee50_0 .net "tb_mismatch", 0 0, L_0x1dba2d0;  1 drivers
v0x1e1eef0_0 .net "wavedrom_enable", 0 0, v0x1e19160_0;  1 drivers
v0x1e1efc0_0 .net "wavedrom_title", 511 0, v0x1e19200_0;  1 drivers
L_0x1e214d0 .concat [ 1 1 0 0], L_0x1e1ff90, L_0x1df33c0;
L_0x1e26810 .concat [ 1 1 0 0], L_0x1e1ff90, L_0x1df33c0;
L_0x1e268b0 .concat [ 1 1 0 0], L_0x1e26470, L_0x1e20ef0;
L_0x1e269c0 .concat [ 1 1 0 0], L_0x1e1ff90, L_0x1df33c0;
L_0x1e26b70 .cmp/eeq 2, L_0x1e214d0, L_0x1e26a60;
S_0x1dc92e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1dc9150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1dba6b0 .functor AND 1, v0x1e18d50_0, v0x1e18e90_0, C4<1>, C4<1>;
L_0x1dbaa90 .functor NOT 1, v0x1e18c10_0, C4<0>, C4<0>, C4<0>;
L_0x1dbae70 .functor NOT 1, v0x1e18cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1dbb0f0 .functor AND 1, L_0x1dbaa90, L_0x1dbae70, C4<1>, C4<1>;
L_0x1dd3bd0 .functor AND 1, L_0x1dbb0f0, v0x1e18d50_0, C4<1>, C4<1>;
L_0x1df33c0 .functor OR 1, L_0x1dba6b0, L_0x1dd3bd0, C4<0>, C4<0>;
L_0x1e1f410 .functor NOT 1, v0x1e18cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1e1f480 .functor OR 1, L_0x1e1f410, v0x1e18e90_0, C4<0>, C4<0>;
L_0x1e1f590 .functor AND 1, v0x1e18d50_0, L_0x1e1f480, C4<1>, C4<1>;
L_0x1e1f650 .functor NOT 1, v0x1e18c10_0, C4<0>, C4<0>, C4<0>;
L_0x1e1f720 .functor OR 1, L_0x1e1f650, v0x1e18cb0_0, C4<0>, C4<0>;
L_0x1e1f790 .functor AND 1, L_0x1e1f590, L_0x1e1f720, C4<1>, C4<1>;
L_0x1e1f910 .functor NOT 1, v0x1e18cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1e1f980 .functor OR 1, L_0x1e1f910, v0x1e18e90_0, C4<0>, C4<0>;
L_0x1e1f8a0 .functor AND 1, v0x1e18d50_0, L_0x1e1f980, C4<1>, C4<1>;
L_0x1e1fb10 .functor NOT 1, v0x1e18c10_0, C4<0>, C4<0>, C4<0>;
L_0x1e1fc10 .functor OR 1, L_0x1e1fb10, v0x1e18e90_0, C4<0>, C4<0>;
L_0x1e1fcd0 .functor AND 1, L_0x1e1f8a0, L_0x1e1fc10, C4<1>, C4<1>;
L_0x1e1fe80 .functor XNOR 1, L_0x1e1f790, L_0x1e1fcd0, C4<0>, C4<0>;
v0x1db9c00_0 .net *"_ivl_0", 0 0, L_0x1dba6b0;  1 drivers
v0x1dba000_0 .net *"_ivl_12", 0 0, L_0x1e1f410;  1 drivers
v0x1dba3e0_0 .net *"_ivl_14", 0 0, L_0x1e1f480;  1 drivers
v0x1dba7c0_0 .net *"_ivl_16", 0 0, L_0x1e1f590;  1 drivers
v0x1dbaba0_0 .net *"_ivl_18", 0 0, L_0x1e1f650;  1 drivers
v0x1dbaf80_0 .net *"_ivl_2", 0 0, L_0x1dbaa90;  1 drivers
v0x1dbb200_0 .net *"_ivl_20", 0 0, L_0x1e1f720;  1 drivers
v0x1e17180_0 .net *"_ivl_24", 0 0, L_0x1e1f910;  1 drivers
v0x1e17260_0 .net *"_ivl_26", 0 0, L_0x1e1f980;  1 drivers
v0x1e17340_0 .net *"_ivl_28", 0 0, L_0x1e1f8a0;  1 drivers
v0x1e17420_0 .net *"_ivl_30", 0 0, L_0x1e1fb10;  1 drivers
v0x1e17500_0 .net *"_ivl_32", 0 0, L_0x1e1fc10;  1 drivers
v0x1e175e0_0 .net *"_ivl_36", 0 0, L_0x1e1fe80;  1 drivers
L_0x7f46da086018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e176a0_0 .net *"_ivl_38", 0 0, L_0x7f46da086018;  1 drivers
v0x1e17780_0 .net *"_ivl_4", 0 0, L_0x1dbae70;  1 drivers
v0x1e17860_0 .net *"_ivl_6", 0 0, L_0x1dbb0f0;  1 drivers
v0x1e17940_0 .net *"_ivl_8", 0 0, L_0x1dd3bd0;  1 drivers
v0x1e17a20_0 .net "a", 0 0, v0x1e18c10_0;  alias, 1 drivers
v0x1e17ae0_0 .net "b", 0 0, v0x1e18cb0_0;  alias, 1 drivers
v0x1e17ba0_0 .net "c", 0 0, v0x1e18d50_0;  alias, 1 drivers
v0x1e17c60_0 .net "d", 0 0, v0x1e18e90_0;  alias, 1 drivers
v0x1e17d20_0 .net "out_pos", 0 0, L_0x1e1ff90;  alias, 1 drivers
v0x1e17de0_0 .net "out_sop", 0 0, L_0x1df33c0;  alias, 1 drivers
v0x1e17ea0_0 .net "pos0", 0 0, L_0x1e1f790;  1 drivers
v0x1e17f60_0 .net "pos1", 0 0, L_0x1e1fcd0;  1 drivers
L_0x1e1ff90 .functor MUXZ 1, L_0x7f46da086018, L_0x1e1f790, L_0x1e1fe80, C4<>;
S_0x1e180e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1dc9150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e18c10_0 .var "a", 0 0;
v0x1e18cb0_0 .var "b", 0 0;
v0x1e18d50_0 .var "c", 0 0;
v0x1e18df0_0 .net "clk", 0 0, v0x1e1e880_0;  1 drivers
v0x1e18e90_0 .var "d", 0 0;
v0x1e18f80_0 .var/2u "fail", 0 0;
v0x1e19020_0 .var/2u "fail1", 0 0;
v0x1e190c0_0 .net "tb_match", 0 0, L_0x1e26b70;  alias, 1 drivers
v0x1e19160_0 .var "wavedrom_enable", 0 0;
v0x1e19200_0 .var "wavedrom_title", 511 0;
E_0x1dc7930/0 .event negedge, v0x1e18df0_0;
E_0x1dc7930/1 .event posedge, v0x1e18df0_0;
E_0x1dc7930 .event/or E_0x1dc7930/0, E_0x1dc7930/1;
S_0x1e18410 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e180e0;
 .timescale -12 -12;
v0x1e18650_0 .var/2s "i", 31 0;
E_0x1dc77d0 .event posedge, v0x1e18df0_0;
S_0x1e18750 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e180e0;
 .timescale -12 -12;
v0x1e18950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e18a30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e180e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e193e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1dc9150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e20140 .functor NOT 1, v0x1e18cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1e202e0 .functor AND 1, v0x1e18c10_0, L_0x1e20140, C4<1>, C4<1>;
L_0x1e203c0 .functor NOT 1, v0x1e18d50_0, C4<0>, C4<0>, C4<0>;
L_0x1e20540 .functor AND 1, L_0x1e202e0, L_0x1e203c0, C4<1>, C4<1>;
L_0x1e20680 .functor NOT 1, v0x1e18e90_0, C4<0>, C4<0>, C4<0>;
L_0x1e20800 .functor AND 1, L_0x1e20540, L_0x1e20680, C4<1>, C4<1>;
L_0x1e20950 .functor NOT 1, v0x1e18c10_0, C4<0>, C4<0>, C4<0>;
L_0x1e20ad0 .functor AND 1, L_0x1e20950, v0x1e18cb0_0, C4<1>, C4<1>;
L_0x1e20be0 .functor AND 1, L_0x1e20ad0, v0x1e18d50_0, C4<1>, C4<1>;
L_0x1e20ca0 .functor AND 1, L_0x1e20be0, v0x1e18e90_0, C4<1>, C4<1>;
L_0x1e20dc0 .functor OR 1, L_0x1e20800, L_0x1e20ca0, C4<0>, C4<0>;
L_0x1e20e80 .functor AND 1, v0x1e18c10_0, v0x1e18cb0_0, C4<1>, C4<1>;
L_0x1e20f60 .functor AND 1, L_0x1e20e80, v0x1e18d50_0, C4<1>, C4<1>;
L_0x1e21020 .functor AND 1, L_0x1e20f60, v0x1e18e90_0, C4<1>, C4<1>;
L_0x1e20ef0 .functor OR 1, L_0x1e20dc0, L_0x1e21020, C4<0>, C4<0>;
L_0x1e21250 .functor NOT 1, v0x1e18c10_0, C4<0>, C4<0>, C4<0>;
L_0x1e21350 .functor NOT 1, v0x1e18cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1e213c0 .functor OR 1, L_0x1e21250, L_0x1e21350, C4<0>, C4<0>;
L_0x1e21570 .functor NOT 1, v0x1e18d50_0, C4<0>, C4<0>, C4<0>;
L_0x1e215e0 .functor OR 1, L_0x1e213c0, L_0x1e21570, C4<0>, C4<0>;
L_0x1e217a0 .functor NOT 1, v0x1e18e90_0, C4<0>, C4<0>, C4<0>;
L_0x1e21810 .functor OR 1, L_0x1e215e0, L_0x1e217a0, C4<0>, C4<0>;
L_0x1e219e0 .functor NOT 1, v0x1e18cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1e21a50 .functor OR 1, v0x1e18c10_0, L_0x1e219e0, C4<0>, C4<0>;
L_0x1e21be0 .functor NOT 1, v0x1e18d50_0, C4<0>, C4<0>, C4<0>;
L_0x1e21c50 .functor OR 1, L_0x1e21a50, L_0x1e21be0, C4<0>, C4<0>;
L_0x1e21e40 .functor NOT 1, v0x1e18e90_0, C4<0>, C4<0>, C4<0>;
L_0x1e21eb0 .functor OR 1, L_0x1e21c50, L_0x1e21e40, C4<0>, C4<0>;
L_0x1e220b0 .functor AND 1, L_0x1e21810, L_0x1e21eb0, C4<1>, C4<1>;
L_0x1e221c0 .functor OR 1, v0x1e18c10_0, v0x1e18cb0_0, C4<0>, C4<0>;
L_0x1e22330 .functor NOT 1, v0x1e18d50_0, C4<0>, C4<0>, C4<0>;
L_0x1e223a0 .functor OR 1, L_0x1e221c0, L_0x1e22330, C4<0>, C4<0>;
L_0x1e225c0 .functor NOT 1, v0x1e18e90_0, C4<0>, C4<0>, C4<0>;
L_0x1e22630 .functor OR 1, L_0x1e223a0, L_0x1e225c0, C4<0>, C4<0>;
L_0x1e22860 .functor AND 1, L_0x1e220b0, L_0x1e22630, C4<1>, C4<1>;
L_0x1e22970 .functor OR 1, v0x1e18c10_0, v0x1e18cb0_0, C4<0>, C4<0>;
L_0x1e22b10 .functor OR 1, L_0x1e22970, v0x1e18d50_0, C4<0>, C4<0>;
L_0x1e22bd0 .functor NOT 1, v0x1e18e90_0, C4<0>, C4<0>, C4<0>;
L_0x1e229e0 .functor OR 1, L_0x1e22b10, L_0x1e22bd0, C4<0>, C4<0>;
L_0x1e22d80 .functor AND 1, L_0x1e22860, L_0x1e229e0, C4<1>, C4<1>;
L_0x1e22fe0 .functor OR 1, v0x1e18c10_0, v0x1e18cb0_0, C4<0>, C4<0>;
L_0x1e23050 .functor OR 1, L_0x1e22fe0, v0x1e18d50_0, C4<0>, C4<0>;
L_0x1e23270 .functor OR 1, L_0x1e23050, v0x1e18e90_0, C4<0>, C4<0>;
L_0x1e23330 .functor AND 1, L_0x1e22d80, L_0x1e23270, C4<1>, C4<1>;
L_0x1e235b0 .functor NOT 1, v0x1e18c10_0, C4<0>, C4<0>, C4<0>;
L_0x1e23620 .functor NOT 1, v0x1e18cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1e23810 .functor OR 1, L_0x1e235b0, L_0x1e23620, C4<0>, C4<0>;
L_0x1e23920 .functor NOT 1, v0x1e18d50_0, C4<0>, C4<0>, C4<0>;
L_0x1e23d30 .functor OR 1, L_0x1e23810, L_0x1e23920, C4<0>, C4<0>;
L_0x1e23e40 .functor OR 1, L_0x1e23d30, v0x1e18e90_0, C4<0>, C4<0>;
L_0x1e242b0 .functor AND 1, L_0x1e23330, L_0x1e23e40, C4<1>, C4<1>;
L_0x1e243c0 .functor NOT 1, v0x1e18c10_0, C4<0>, C4<0>, C4<0>;
L_0x1e247f0 .functor NOT 1, v0x1e18cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1e24860 .functor OR 1, L_0x1e243c0, L_0x1e247f0, C4<0>, C4<0>;
L_0x1e24b30 .functor OR 1, L_0x1e24860, v0x1e18d50_0, C4<0>, C4<0>;
L_0x1e24bf0 .functor NOT 1, v0x1e18e90_0, C4<0>, C4<0>, C4<0>;
L_0x1e24e30 .functor OR 1, L_0x1e24b30, L_0x1e24bf0, C4<0>, C4<0>;
L_0x1e24f40 .functor AND 1, L_0x1e242b0, L_0x1e24e30, C4<1>, C4<1>;
L_0x1e25230 .functor NOT 1, v0x1e18c10_0, C4<0>, C4<0>, C4<0>;
L_0x1e252a0 .functor OR 1, L_0x1e25230, v0x1e18cb0_0, C4<0>, C4<0>;
L_0x1e25550 .functor NOT 1, v0x1e18d50_0, C4<0>, C4<0>, C4<0>;
L_0x1e255c0 .functor OR 1, L_0x1e252a0, L_0x1e25550, C4<0>, C4<0>;
L_0x1e258d0 .functor OR 1, L_0x1e255c0, v0x1e18e90_0, C4<0>, C4<0>;
L_0x1e25990 .functor AND 1, L_0x1e24f40, L_0x1e258d0, C4<1>, C4<1>;
L_0x1e25cb0 .functor NOT 1, v0x1e18c10_0, C4<0>, C4<0>, C4<0>;
L_0x1e25d20 .functor OR 1, L_0x1e25cb0, v0x1e18cb0_0, C4<0>, C4<0>;
L_0x1e26000 .functor OR 1, L_0x1e25d20, v0x1e18d50_0, C4<0>, C4<0>;
L_0x1e260c0 .functor NOT 1, v0x1e18e90_0, C4<0>, C4<0>, C4<0>;
L_0x1e26360 .functor OR 1, L_0x1e26000, L_0x1e260c0, C4<0>, C4<0>;
L_0x1e26470 .functor AND 1, L_0x1e25990, L_0x1e26360, C4<1>, C4<1>;
v0x1e195a0_0 .net *"_ivl_0", 0 0, L_0x1e20140;  1 drivers
v0x1e19680_0 .net *"_ivl_10", 0 0, L_0x1e20800;  1 drivers
v0x1e19760_0 .net *"_ivl_100", 0 0, L_0x1e242b0;  1 drivers
v0x1e19850_0 .net *"_ivl_102", 0 0, L_0x1e243c0;  1 drivers
v0x1e19930_0 .net *"_ivl_104", 0 0, L_0x1e247f0;  1 drivers
v0x1e19a60_0 .net *"_ivl_106", 0 0, L_0x1e24860;  1 drivers
v0x1e19b40_0 .net *"_ivl_108", 0 0, L_0x1e24b30;  1 drivers
v0x1e19c20_0 .net *"_ivl_110", 0 0, L_0x1e24bf0;  1 drivers
v0x1e19d00_0 .net *"_ivl_112", 0 0, L_0x1e24e30;  1 drivers
v0x1e19e70_0 .net *"_ivl_114", 0 0, L_0x1e24f40;  1 drivers
v0x1e19f50_0 .net *"_ivl_116", 0 0, L_0x1e25230;  1 drivers
v0x1e1a030_0 .net *"_ivl_118", 0 0, L_0x1e252a0;  1 drivers
v0x1e1a110_0 .net *"_ivl_12", 0 0, L_0x1e20950;  1 drivers
v0x1e1a1f0_0 .net *"_ivl_120", 0 0, L_0x1e25550;  1 drivers
v0x1e1a2d0_0 .net *"_ivl_122", 0 0, L_0x1e255c0;  1 drivers
v0x1e1a3b0_0 .net *"_ivl_124", 0 0, L_0x1e258d0;  1 drivers
v0x1e1a490_0 .net *"_ivl_126", 0 0, L_0x1e25990;  1 drivers
v0x1e1a680_0 .net *"_ivl_128", 0 0, L_0x1e25cb0;  1 drivers
v0x1e1a760_0 .net *"_ivl_130", 0 0, L_0x1e25d20;  1 drivers
v0x1e1a840_0 .net *"_ivl_132", 0 0, L_0x1e26000;  1 drivers
v0x1e1a920_0 .net *"_ivl_134", 0 0, L_0x1e260c0;  1 drivers
v0x1e1aa00_0 .net *"_ivl_136", 0 0, L_0x1e26360;  1 drivers
v0x1e1aae0_0 .net *"_ivl_14", 0 0, L_0x1e20ad0;  1 drivers
v0x1e1abc0_0 .net *"_ivl_16", 0 0, L_0x1e20be0;  1 drivers
v0x1e1aca0_0 .net *"_ivl_18", 0 0, L_0x1e20ca0;  1 drivers
v0x1e1ad80_0 .net *"_ivl_2", 0 0, L_0x1e202e0;  1 drivers
v0x1e1ae60_0 .net *"_ivl_20", 0 0, L_0x1e20dc0;  1 drivers
v0x1e1af40_0 .net *"_ivl_22", 0 0, L_0x1e20e80;  1 drivers
v0x1e1b020_0 .net *"_ivl_24", 0 0, L_0x1e20f60;  1 drivers
v0x1e1b100_0 .net *"_ivl_26", 0 0, L_0x1e21020;  1 drivers
v0x1e1b1e0_0 .net *"_ivl_30", 0 0, L_0x1e21250;  1 drivers
v0x1e1b2c0_0 .net *"_ivl_32", 0 0, L_0x1e21350;  1 drivers
v0x1e1b3a0_0 .net *"_ivl_34", 0 0, L_0x1e213c0;  1 drivers
v0x1e1b690_0 .net *"_ivl_36", 0 0, L_0x1e21570;  1 drivers
v0x1e1b770_0 .net *"_ivl_38", 0 0, L_0x1e215e0;  1 drivers
v0x1e1b850_0 .net *"_ivl_4", 0 0, L_0x1e203c0;  1 drivers
v0x1e1b930_0 .net *"_ivl_40", 0 0, L_0x1e217a0;  1 drivers
v0x1e1ba10_0 .net *"_ivl_42", 0 0, L_0x1e21810;  1 drivers
v0x1e1baf0_0 .net *"_ivl_44", 0 0, L_0x1e219e0;  1 drivers
v0x1e1bbd0_0 .net *"_ivl_46", 0 0, L_0x1e21a50;  1 drivers
v0x1e1bcb0_0 .net *"_ivl_48", 0 0, L_0x1e21be0;  1 drivers
v0x1e1bd90_0 .net *"_ivl_50", 0 0, L_0x1e21c50;  1 drivers
v0x1e1be70_0 .net *"_ivl_52", 0 0, L_0x1e21e40;  1 drivers
v0x1e1bf50_0 .net *"_ivl_54", 0 0, L_0x1e21eb0;  1 drivers
v0x1e1c030_0 .net *"_ivl_56", 0 0, L_0x1e220b0;  1 drivers
v0x1e1c110_0 .net *"_ivl_58", 0 0, L_0x1e221c0;  1 drivers
v0x1e1c1f0_0 .net *"_ivl_6", 0 0, L_0x1e20540;  1 drivers
v0x1e1c2d0_0 .net *"_ivl_60", 0 0, L_0x1e22330;  1 drivers
v0x1e1c3b0_0 .net *"_ivl_62", 0 0, L_0x1e223a0;  1 drivers
v0x1e1c490_0 .net *"_ivl_64", 0 0, L_0x1e225c0;  1 drivers
v0x1e1c570_0 .net *"_ivl_66", 0 0, L_0x1e22630;  1 drivers
v0x1e1c650_0 .net *"_ivl_68", 0 0, L_0x1e22860;  1 drivers
v0x1e1c730_0 .net *"_ivl_70", 0 0, L_0x1e22970;  1 drivers
v0x1e1c810_0 .net *"_ivl_72", 0 0, L_0x1e22b10;  1 drivers
v0x1e1c8f0_0 .net *"_ivl_74", 0 0, L_0x1e22bd0;  1 drivers
v0x1e1c9d0_0 .net *"_ivl_76", 0 0, L_0x1e229e0;  1 drivers
v0x1e1cab0_0 .net *"_ivl_78", 0 0, L_0x1e22d80;  1 drivers
v0x1e1cb90_0 .net *"_ivl_8", 0 0, L_0x1e20680;  1 drivers
v0x1e1cc70_0 .net *"_ivl_80", 0 0, L_0x1e22fe0;  1 drivers
v0x1e1cd50_0 .net *"_ivl_82", 0 0, L_0x1e23050;  1 drivers
v0x1e1ce30_0 .net *"_ivl_84", 0 0, L_0x1e23270;  1 drivers
v0x1e1cf10_0 .net *"_ivl_86", 0 0, L_0x1e23330;  1 drivers
v0x1e1cff0_0 .net *"_ivl_88", 0 0, L_0x1e235b0;  1 drivers
v0x1e1d0d0_0 .net *"_ivl_90", 0 0, L_0x1e23620;  1 drivers
v0x1e1d1b0_0 .net *"_ivl_92", 0 0, L_0x1e23810;  1 drivers
v0x1e1d6a0_0 .net *"_ivl_94", 0 0, L_0x1e23920;  1 drivers
v0x1e1d780_0 .net *"_ivl_96", 0 0, L_0x1e23d30;  1 drivers
v0x1e1d860_0 .net *"_ivl_98", 0 0, L_0x1e23e40;  1 drivers
v0x1e1d940_0 .net "a", 0 0, v0x1e18c10_0;  alias, 1 drivers
v0x1e1d9e0_0 .net "b", 0 0, v0x1e18cb0_0;  alias, 1 drivers
v0x1e1dad0_0 .net "c", 0 0, v0x1e18d50_0;  alias, 1 drivers
v0x1e1dbc0_0 .net "d", 0 0, v0x1e18e90_0;  alias, 1 drivers
v0x1e1dcb0_0 .net "out_pos", 0 0, L_0x1e26470;  alias, 1 drivers
v0x1e1dd70_0 .net "out_sop", 0 0, L_0x1e20ef0;  alias, 1 drivers
S_0x1e1def0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1dc9150;
 .timescale -12 -12;
E_0x1daf9f0 .event anyedge, v0x1e1ece0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e1ece0_0;
    %nor/r;
    %assign/vec4 v0x1e1ece0_0, 0;
    %wait E_0x1daf9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e180e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e18f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e19020_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e180e0;
T_4 ;
    %wait E_0x1dc7930;
    %load/vec4 v0x1e190c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e18f80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e180e0;
T_5 ;
    %wait E_0x1dc77d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18cb0_0, 0;
    %assign/vec4 v0x1e18c10_0, 0;
    %wait E_0x1dc77d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18cb0_0, 0;
    %assign/vec4 v0x1e18c10_0, 0;
    %wait E_0x1dc77d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18cb0_0, 0;
    %assign/vec4 v0x1e18c10_0, 0;
    %wait E_0x1dc77d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18cb0_0, 0;
    %assign/vec4 v0x1e18c10_0, 0;
    %wait E_0x1dc77d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18cb0_0, 0;
    %assign/vec4 v0x1e18c10_0, 0;
    %wait E_0x1dc77d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18cb0_0, 0;
    %assign/vec4 v0x1e18c10_0, 0;
    %wait E_0x1dc77d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18cb0_0, 0;
    %assign/vec4 v0x1e18c10_0, 0;
    %wait E_0x1dc77d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18cb0_0, 0;
    %assign/vec4 v0x1e18c10_0, 0;
    %wait E_0x1dc77d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18cb0_0, 0;
    %assign/vec4 v0x1e18c10_0, 0;
    %wait E_0x1dc77d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18cb0_0, 0;
    %assign/vec4 v0x1e18c10_0, 0;
    %wait E_0x1dc77d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18cb0_0, 0;
    %assign/vec4 v0x1e18c10_0, 0;
    %wait E_0x1dc77d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18cb0_0, 0;
    %assign/vec4 v0x1e18c10_0, 0;
    %wait E_0x1dc77d0;
    %load/vec4 v0x1e18f80_0;
    %store/vec4 v0x1e19020_0, 0, 1;
    %fork t_1, S_0x1e18410;
    %jmp t_0;
    .scope S_0x1e18410;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e18650_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e18650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1dc77d0;
    %load/vec4 v0x1e18650_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18cb0_0, 0;
    %assign/vec4 v0x1e18c10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e18650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e18650_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e180e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dc7930;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e18e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e18cb0_0, 0;
    %assign/vec4 v0x1e18c10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e18f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e19020_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1dc9150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e1e880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e1ece0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1dc9150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e1e880_0;
    %inv;
    %store/vec4 v0x1e1e880_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1dc9150;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e18df0_0, v0x1e1ee50_0, v0x1e1e6a0_0, v0x1e1e740_0, v0x1e1e7e0_0, v0x1e1e920_0, v0x1e1eba0_0, v0x1e1eb00_0, v0x1e1ea60_0, v0x1e1e9c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1dc9150;
T_9 ;
    %load/vec4 v0x1e1ec40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e1ec40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e1ec40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e1ec40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1e1ec40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e1ec40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1e1ec40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e1ec40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e1ec40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e1ec40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1dc9150;
T_10 ;
    %wait E_0x1dc7930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e1ec40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1ec40_0, 4, 32;
    %load/vec4 v0x1e1ed80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e1ec40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1ec40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e1ec40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1ec40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e1eba0_0;
    %load/vec4 v0x1e1eba0_0;
    %load/vec4 v0x1e1eb00_0;
    %xor;
    %load/vec4 v0x1e1eba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e1ec40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1ec40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e1ec40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1ec40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1e1ea60_0;
    %load/vec4 v0x1e1ea60_0;
    %load/vec4 v0x1e1e9c0_0;
    %xor;
    %load/vec4 v0x1e1ea60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1e1ec40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1ec40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1e1ec40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e1ec40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter5/response1/top_module.sv";
