Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\User\Documents\Conception conjointe\FAUGERE_lab2\lab2_qsys.qsys" --synthesis=VHDL --output-directory="C:\Users\User\Documents\Conception conjointe\FAUGERE_lab2\lab2_qsys\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading FAUGERE_lab2/lab2_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding digit0 [altera_avalon_pio 18.0]
Progress: Parameterizing module digit0
Progress: Adding digit1 [altera_avalon_pio 18.0]
Progress: Parameterizing module digit1
Progress: Adding digit2 [altera_avalon_pio 18.0]
Progress: Parameterizing module digit2
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding timer_0 [altera_avalon_timer 18.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab2_qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: lab2_qsys: Generating lab2_qsys "lab2_qsys" for QUARTUS_SYNTH
Info: digit0: Starting RTL generation for module 'lab2_qsys_digit0'
Info: digit0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab2_qsys_digit0 --dir=C:/Users/User/AppData/Local/Temp/alt9738_2888264203793244832.dir/0002_digit0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9738_2888264203793244832.dir/0002_digit0_gen//lab2_qsys_digit0_component_configuration.pl  --do_build_sim=0  ]
Info: digit0: Done RTL generation for module 'lab2_qsys_digit0'
Info: digit0: "lab2_qsys" instantiated altera_avalon_pio "digit0"
Info: digit1: Starting RTL generation for module 'lab2_qsys_digit1'
Info: digit1:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab2_qsys_digit1 --dir=C:/Users/User/AppData/Local/Temp/alt9738_2888264203793244832.dir/0003_digit1_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt9738_2888264203793244832.dir/0003_digit1_gen//lab2_qsys_digit1_component_configuration.pl  --do_build_sim=0  ]
Info: digit1: Done RTL generation for module 'lab2_qsys_digit1'
Info: digit1: "lab2_qsys" instantiated altera_avalon_pio "digit1"
Error: Generation stopped, 8 or more modules remaining
Info: lab2_qsys: Done "lab2_qsys" with 10 modules, 3 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
