###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sat Mar  5 14:19:28 2022
#  Design:            filter_top
#  Command:           timeDesign -signoff -pathReports -slackReports -numPaths 50 -prefix signOff_setup -outDir ../Reports/1_Encounter/6S_signOff
###############################################################
Path 1: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][10]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][10]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.350
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.150
- Arrival Time                 45.757
= Slack Time                    1.393
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                               |       |                                        |           |        |  Time   |   Time   | 
     |-----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                         |   v   | reset                                  |           |        |  25.000 |   26.393 | 
     | FE_OFC2_reset/A                               |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.523 | 
     | FE_OFC2_reset/Q                               |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.634 | 
     | FE_OFC20_reset/A                              |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.698 | 
     | FE_OFC20_reset/Q                              |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.073 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A                |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.121 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.512 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1039/C                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.301 |  33.420 |   34.813 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1039/Q                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_56            | AO22_5VX1 |  0.928 |  34.348 |   35.741 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1224_n_56/A      |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_56            | DLY4_5VX1 |  0.000 |  34.349 |   35.742 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1224_n_56/Q      |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1224_n_56 | DLY4_5VX1 | 11.319 |  45.668 |   47.061 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][10]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1224_n_56 | DFRQ_5VX1 |  0.089 |  45.757 |   47.150 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk        |           |       |   0.000 |   -1.393 | 
     | clk__L1_I0/A                                  |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.393 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.393 | 
     | clk__L2_I1/A                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.393 | 
     | clk__L2_I1/Q                                  |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.393 | 
     | clk__L3_I1/A                                  |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.393 | 
     | clk__L3_I1/Q                                  |   ^   | clk__L3_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.393 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][10]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.393 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][2]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][2]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.348
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.152
- Arrival Time                 45.694
= Slack Time                    1.458
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.458 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.588 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.700 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.764 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.138 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.186 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.577 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1083/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.318 |  33.437 |   34.895 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1083/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_45            | AO22_5VX1 |  0.920 |  34.358 |   35.816 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1223_n_45/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_45            | DLY4_5VX1 |  0.058 |  34.415 |   35.873 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1223_n_45/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1223_n_45 | DLY4_5VX1 | 11.262 |  45.677 |   47.135 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][2]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1223_n_45 | DFRQ_5VX1 |  0.016 |  45.694 |   47.152 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.458 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.458 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.458 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.458 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.458 | 
     | clk__L3_I10/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.458 | 
     | clk__L3_I10/Q                                |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   -1.458 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][2]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.458 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][9]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][9]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.349
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.151
- Arrival Time                 45.637
= Slack Time                    1.514
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.514 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.644 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.756 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.820 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.194 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.242 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.633 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1087/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.301 |  33.420 |   34.935 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1087/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_41            | AO22_5VX1 |  0.884 |  34.305 |   35.819 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1221_n_41/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_41            | DLY4_5VX1 |  0.000 |  34.305 |   35.819 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1221_n_41/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1221_n_41 | DLY4_5VX1 | 11.274 |  45.579 |   47.093 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][9]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1221_n_41 | DFRQ_5VX1 |  0.058 |  45.637 |   47.151 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.514 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.514 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.514 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.514 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.514 | 
     | clk__L3_I1/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.514 | 
     | clk__L3_I1/Q                                 |   ^   | clk__L3_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.514 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][9]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.514 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][0]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.348
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.152
- Arrival Time                 45.593
= Slack Time                    1.558
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.558 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.688 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.800 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.864 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.238 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.286 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.677 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1095/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.319 |  33.438 |   34.997 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1095/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_33            | AO22_5VX1 |  0.895 |  34.334 |   35.892 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1235_n_33/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_33            | DLY4_5VX1 |  0.000 |  34.334 |   35.892 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1235_n_33/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1235_n_33 | DLY4_5VX1 | 11.259 |  45.593 |   47.151 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][0]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1235_n_33 | DFRQ_5VX1 |  0.000 |  45.593 |   47.152 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.558 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.558 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.558 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.558 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.558 | 
     | clk__L3_I13/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.558 | 
     | clk__L3_I13/Q                                |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   -1.558 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.558 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][0]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.348
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.152
- Arrival Time                 45.590
= Slack Time                    1.563
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.563 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.693 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.804 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.868 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.242 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.291 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.682 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1093/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.319 |  33.438 |   35.001 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1093/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_35            | AO22_5VX1 |  0.879 |  34.317 |   35.880 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1218_n_35/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_35            | DLY4_5VX1 |  0.033 |  34.350 |   35.913 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1218_n_35/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1218_n_35 | DLY4_5VX1 | 11.239 |  45.589 |   47.152 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][0]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1218_n_35 | DFRQ_5VX1 |  0.000 |  45.590 |   47.152 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.563 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.563 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.563 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.563 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.563 | 
     | clk__L3_I13/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.563 | 
     | clk__L3_I13/Q                                |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   -1.563 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.563 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][8]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][8]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.349
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.151
- Arrival Time                 45.579
= Slack Time                    1.573
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.573 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.703 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.814 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.878 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.252 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.301 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.692 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1086/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.301 |  33.420 |   34.993 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1086/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_42            | AO22_5VX1 |  0.868 |  34.288 |   35.861 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1220_n_42/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_42            | DLY4_5VX1 |  0.000 |  34.288 |   35.861 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1220_n_42/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1220_n_42 | DLY4_5VX1 | 11.264 |  45.552 |   47.125 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][8]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1220_n_42 | DFRQ_5VX1 |  0.026 |  45.579 |   47.151 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.573 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.573 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.573 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.573 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.573 | 
     | clk__L3_I4/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.573 | 
     | clk__L3_I4/Q                                 |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   -1.573 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][8]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.573 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][7]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][7]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.348
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.152
- Arrival Time                 45.566
= Slack Time                    1.586
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.586 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.716 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.827 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.892 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.266 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.314 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.705 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1084/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.299 |  33.418 |   35.004 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1084/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_44            | AO22_5VX1 |  0.875 |  34.292 |   35.879 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1234_n_44/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_44            | DLY4_5VX1 |  0.000 |  34.293 |   35.879 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1234_n_44/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1234_n_44 | DLY4_5VX1 | 11.256 |  45.549 |   47.135 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][7]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1234_n_44 | DFRQ_5VX1 |  0.017 |  45.566 |   47.152 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.586 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.586 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.586 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.586 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.586 | 
     | clk__L3_I4/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.586 | 
     | clk__L3_I4/Q                                 |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   -1.586 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][7]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.586 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][7]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.153
- Arrival Time                 45.543
= Slack Time                    1.610
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.610 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.740 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.851 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.916 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.290 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.338 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.729 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1091/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.300 |  33.419 |   35.029 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1091/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_37            | AO22_5VX1 |  0.896 |  34.314 |   35.924 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1232_n_37/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_37            | DLY4_5VX1 |  0.000 |  34.315 |   35.925 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1232_n_37/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1232_n_37 | DLY4_5VX1 | 11.214 |  45.529 |   47.139 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][7]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1232_n_37 | DFRQ_5VX1 |  0.015 |  45.543 |   47.153 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.610 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.610 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.610 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.610 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.610 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.610 | 
     | clk__L3_I12/Q                                |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   -1.610 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][7]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.610 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][8]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][8]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.153
- Arrival Time                 45.542
= Slack Time                    1.611
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.611 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.741 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.852 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.916 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.291 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.339 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.730 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1045/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.299 |  33.418 |   35.029 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1045/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_50            | AO22_5VX1 |  0.882 |  34.300 |   35.911 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1230_n_50/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_50            | DLY4_5VX1 |  0.024 |  34.324 |   35.935 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1230_n_50/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1230_n_50 | DLY4_5VX1 | 11.218 |  45.542 |   47.153 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][8]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1230_n_50 | DFRQ_5VX1 |  0.000 |  45.542 |   47.153 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.611 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.611 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.611 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.611 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.611 | 
     | clk__L3_I4/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.611 | 
     | clk__L3_I4/Q                                 |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   -1.611 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][8]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.611 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][1]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.346
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.154
- Arrival Time                 45.537
= Slack Time                    1.617
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.617 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.747 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.858 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.923 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.297 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.345 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.736 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1081/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.319 |  33.438 |   35.056 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1081/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_47            | AO22_5VX1 |  0.870 |  34.308 |   35.926 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1222_n_47/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_47            | DLY4_5VX1 |  0.027 |  34.335 |   35.953 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1222_n_47/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1222_n_47 | DLY4_5VX1 | 11.201 |  45.536 |   47.153 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][1]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1222_n_47 | DFRQ_5VX1 |  0.000 |  45.537 |   47.154 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.617 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.617 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.617 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.617 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.617 | 
     | clk__L3_I10/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.617 | 
     | clk__L3_I10/Q                                |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   -1.617 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][1]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.617 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][9]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][9]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.153
- Arrival Time                 45.519
= Slack Time                    1.635
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.635 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.765 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.876 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.940 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.314 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.363 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.754 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1046/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.301 |  33.420 |   35.055 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1046/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_49            | AO22_5VX1 |  0.859 |  34.279 |   35.914 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1211_n_49/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_49            | DLY4_5VX1 |  0.000 |  34.279 |   35.914 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1211_n_49/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1211_n_49 | DLY4_5VX1 | 11.210 |  45.489 |   47.124 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][9]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1211_n_49 | DFRQ_5VX1 |  0.029 |  45.519 |   47.153 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.635 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | clk__L3_I1/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | clk__L3_I1/Q                                 |   ^   | clk__L3_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][9]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.635 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][6]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.348
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.152
- Arrival Time                 45.517
= Slack Time                    1.635
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.635 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.765 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.876 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.941 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.315 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.363 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.754 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1043/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.302 |  33.421 |   35.056 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1043/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_52            | AO22_5VX1 |  0.851 |  34.272 |   35.907 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1226_n_52/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_52            | DLY4_5VX1 |  0.000 |  34.272 |   35.908 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1226_n_52/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1226_n_52 | DLY4_5VX1 | 11.244 |  45.516 |   47.152 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][6]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1226_n_52 | DFRQ_5VX1 |  0.000 |  45.517 |   47.152 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.635 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | clk__L3_I12/Q                                |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][6]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.635 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][1]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.155
- Arrival Time                 45.519
= Slack Time                    1.635
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.636 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.765 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.877 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.941 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.315 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.363 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.754 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1097/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.319 |  33.438 |   35.074 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1097/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_31            | AO22_5VX1 |  0.881 |  34.319 |   35.955 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1229_n_31/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_31            | DLY4_5VX1 |  0.021 |  34.340 |   35.975 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1229_n_31/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1229_n_31 | DLY4_5VX1 | 11.179 |  45.519 |   47.154 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][1]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1229_n_31 | DFRQ_5VX1 |  0.000 |  45.519 |   47.155 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.635 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | clk__L3_I13/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | clk__L3_I13/Q                                |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   -1.635 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][1]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.635 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][4]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.155
- Arrival Time                 45.519
= Slack Time                    1.636
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.636 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.766 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.877 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.941 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.315 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.364 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.755 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1041/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.311 |  33.430 |   35.066 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1041/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_54            | AO22_5VX1 |  0.882 |  34.313 |   35.949 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1237_n_54/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_54            | DLY4_5VX1 |  0.023 |  34.336 |   35.972 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1237_n_54/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1237_n_54 | DLY4_5VX1 | 11.183 |  45.518 |   47.154 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][4]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1237_n_54 | DFRQ_5VX1 |  0.000 |  45.519 |   47.155 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.636 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.636 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.636 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.636 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.636 | 
     | clk__L3_I11/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.636 | 
     | clk__L3_I11/Q                                |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   -1.636 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][4]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.636 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][5]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.155
- Arrival Time                 45.494
= Slack Time                    1.661
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.661 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.791 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.902 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.966 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.340 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.389 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.780 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1089/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.308 |  33.427 |   35.087 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1089/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_39            | AO22_5VX1 |  0.888 |  34.315 |   35.976 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1231_n_39/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_39            | DLY4_5VX1 |  0.000 |  34.315 |   35.976 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1231_n_39/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1231_n_39 | DLY4_5VX1 | 11.179 |  45.494 |   47.154 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][5]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1231_n_39 | DFRQ_5VX1 |  0.000 |  45.494 |   47.155 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.661 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.661 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.661 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.661 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.661 | 
     | clk__L3_I11/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.661 | 
     | clk__L3_I11/Q                                |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   -1.661 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][5]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.661 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][6]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.153
- Arrival Time                 45.486
= Slack Time                    1.667
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.668 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.797 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.909 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.973 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.347 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.396 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.786 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1082/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.305 |  33.424 |   35.091 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1082/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1225_n_46 | AO22_5VX1 |  0.852 |  34.276 |   35.943 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1225_n_46/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1225_n_46 | DLY4_5VX1 |  0.000 |  34.276 |   35.944 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1225_n_46/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_46            | DLY4_5VX1 | 11.209 |  45.486 |   47.153 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][6]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_46            | DFRQ_5VX1 |  0.000 |  45.486 |   47.153 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.667 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.667 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.667 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.667 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.667 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.667 | 
     | clk__L3_I12/Q                                |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   -1.667 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][6]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.667 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][10]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][10]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.347
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.153
- Arrival Time                 45.472
= Slack Time                    1.681
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                               |       |                                        |           |        |  Time   |   Time   | 
     |-----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                         |   v   | reset                                  |           |        |  25.000 |   26.681 | 
     | FE_OFC2_reset/A                               |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.811 | 
     | FE_OFC2_reset/Q                               |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.922 | 
     | FE_OFC20_reset/A                              |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.986 | 
     | FE_OFC20_reset/Q                              |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.360 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A                |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.409 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.800 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1098/C                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.301 |  33.420 |   35.101 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1098/Q                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_30            | AO22_5VX1 |  0.839 |  34.258 |   35.939 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1240_n_30/A      |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_30            | DLY4_5VX1 |  0.000 |  34.259 |   35.939 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1240_n_30/Q      |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1240_n_30 | DLY4_5VX1 | 11.213 |  45.472 |   47.153 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][10]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1240_n_30 | DFRQ_5VX1 |  0.000 |  45.472 |   47.153 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk        |           |       |   0.000 |   -1.681 | 
     | clk__L1_I0/A                                  |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.681 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.681 | 
     | clk__L2_I1/A                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.681 | 
     | clk__L2_I1/Q                                  |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.681 | 
     | clk__L3_I4/A                                  |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.681 | 
     | clk__L3_I4/Q                                  |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   -1.681 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][10]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.681 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][6]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.155
- Arrival Time                 45.463
= Slack Time                    1.692
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.692 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.822 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.933 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   27.997 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.372 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.420 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.811 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1090/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.305 |  33.424 |   35.116 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1090/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_38            | AO22_5VX1 |  0.877 |  34.301 |   35.993 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1228_n_38/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_38            | DLY4_5VX1 |  0.000 |  34.302 |   35.993 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1228_n_38/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1228_n_38 | DLY4_5VX1 | 11.161 |  45.463 |   47.155 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][6]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1228_n_38 | DFRQ_5VX1 |  0.000 |  45.463 |   47.155 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.692 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.692 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.692 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.692 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.692 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.692 | 
     | clk__L3_I12/Q                                |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   -1.692 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][6]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.692 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][9]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][9]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.155
- Arrival Time                 45.451
= Slack Time                    1.703
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.703 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.833 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.945 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   28.009 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.383 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.431 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.822 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1094/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.301 |  33.420 |   35.124 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1094/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_34            | AO22_5VX1 |  0.862 |  34.282 |   35.985 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1236_n_34/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_34            | DLY4_5VX1 |  0.000 |  34.282 |   35.986 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1236_n_34/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1236_n_34 | DLY4_5VX1 | 11.169 |  45.451 |   47.155 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][9]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1236_n_34 | DFRQ_5VX1 |  0.000 |  45.451 |   47.155 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.703 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.703 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.703 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.703 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.703 | 
     | clk__L3_I1/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.703 | 
     | clk__L3_I1/Q                                 |   ^   | clk__L3_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.703 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][9]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.703 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][10]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][10]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.155
- Arrival Time                 45.446
= Slack Time                    1.709
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                               |       |                                        |           |        |  Time   |   Time   | 
     |-----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                         |   v   | reset                                  |           |        |  25.000 |   26.709 | 
     | FE_OFC2_reset/A                               |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.839 | 
     | FE_OFC2_reset/Q                               |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.950 | 
     | FE_OFC20_reset/A                              |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   28.014 | 
     | FE_OFC20_reset/Q                              |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.388 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A                |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.437 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.828 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1096/C                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.301 |  33.420 |   35.129 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1096/Q                |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_32            | AO22_5VX1 |  0.849 |  34.269 |   35.978 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1238_n_32/A      |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_32            | DLY4_5VX1 |  0.000 |  34.270 |   35.978 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1238_n_32/Q      |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1238_n_32 | DLY4_5VX1 | 11.176 |  45.446 |   47.154 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][10]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1238_n_32 | DFRQ_5VX1 |  0.000 |  45.446 |   47.155 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk        |           |       |   0.000 |   -1.709 | 
     | clk__L1_I0/A                                  |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.709 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.709 | 
     | clk__L2_I1/A                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.709 | 
     | clk__L2_I1/Q                                  |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.709 | 
     | clk__L3_I1/A                                  |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.709 | 
     | clk__L3_I1/Q                                  |   ^   | clk__L3_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.709 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][10]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.709 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][3]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.155
- Arrival Time                 45.435
= Slack Time                    1.720
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.721 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.850 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.962 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   28.026 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.400 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.448 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.839 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1085/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.316 |  33.435 |   35.155 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1085/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_43            | AO22_5VX1 |  0.841 |  34.275 |   35.996 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1209_n_43/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_43            | DLY4_5VX1 |  0.000 |  34.276 |   35.996 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1209_n_43/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1209_n_43 | DLY4_5VX1 | 11.159 |  45.434 |   47.155 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][3]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1209_n_43 | DFRQ_5VX1 |  0.000 |  45.435 |   47.155 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.720 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.720 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.720 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.720 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.720 | 
     | clk__L3_I10/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.720 | 
     | clk__L3_I10/Q                                |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   -1.720 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][3]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.720 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][4]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.344
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.156
- Arrival Time                 45.432
= Slack Time                    1.724
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.724 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.854 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.965 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   28.029 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.403 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.452 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.843 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1101/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.313 |  33.432 |   35.155 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1101/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_27            | AO22_5VX1 |  0.858 |  34.290 |   36.014 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1213_n_27/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_27            | DLY4_5VX1 |  0.000 |  34.290 |   36.014 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1213_n_27/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1213_n_27 | DLY4_5VX1 | 11.142 |  45.432 |   47.156 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][4]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1213_n_27 | DFRQ_5VX1 |  0.000 |  45.432 |   47.156 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.724 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.724 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.724 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.724 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.724 | 
     | clk__L3_I11/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.724 | 
     | clk__L3_I11/Q                                |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   -1.724 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][4]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.724 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][8]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][8]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.155
- Arrival Time                 45.429
= Slack Time                    1.726
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.726 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.856 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.967 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   28.031 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.405 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.454 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.845 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1092/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.300 |  33.419 |   35.145 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1092/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_36            | AO22_5VX1 |  0.844 |  34.263 |   35.989 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1239_n_36/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_36            | DLY4_5VX1 |  0.000 |  34.263 |   35.989 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1239_n_36/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1239_n_36 | DLY4_5VX1 | 11.166 |  45.429 |   47.155 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][8]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1239_n_36 | DFRQ_5VX1 |  0.000 |  45.429 |   47.155 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.726 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.726 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.726 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.726 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.726 | 
     | clk__L3_I4/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.726 | 
     | clk__L3_I4/Q                                 |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   -1.726 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][8]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.726 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][1]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.344
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.156
- Arrival Time                 45.426
= Slack Time                    1.730
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.730 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.860 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.971 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   28.036 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.410 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.458 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.849 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1036/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.318 |  33.437 |   35.167 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1036/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_59            | AO22_5VX1 |  0.857 |  34.294 |   36.024 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1215_n_59/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_59            | DLY4_5VX1 |  0.000 |  34.294 |   36.024 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1215_n_59/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1215_n_59 | DLY4_5VX1 | 11.132 |  45.426 |   47.156 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][1]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1215_n_59 | DFRQ_5VX1 |  0.000 |  45.426 |   47.156 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.730 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.730 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.730 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.730 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.730 | 
     | clk__L3_I10/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.730 | 
     | clk__L3_I10/Q                                |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   -1.730 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][1]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.730 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][4]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.155
- Arrival Time                 45.422
= Slack Time                    1.734
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.734 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.864 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.975 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   28.039 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.413 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.462 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.853 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1088/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.313 |  33.432 |   35.166 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1088/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_40            | AO22_5VX1 |  0.836 |  34.268 |   36.002 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1208_n_40/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_40            | DLY4_5VX1 |  0.000 |  34.269 |   36.002 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1208_n_40/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1208_n_40 | DLY4_5VX1 | 11.153 |  45.421 |   47.155 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][4]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1208_n_40 | DFRQ_5VX1 |  0.000 |  45.422 |   47.155 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.734 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.734 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.734 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.734 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.734 | 
     | clk__L3_I11/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.734 | 
     | clk__L3_I11/Q                                |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   -1.734 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[0][4]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.734 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][3]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][3]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.344
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.156
- Arrival Time                 45.418
= Slack Time                    1.738
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.738 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.868 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.979 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   28.043 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.417 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.466 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.857 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1100/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.317 |  33.436 |   35.174 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1100/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_28            | AO22_5VX1 |  0.841 |  34.277 |   36.015 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1219_n_28/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_28            | DLY4_5VX1 |  0.000 |  34.277 |   36.015 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1219_n_28/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1219_n_28 | DLY4_5VX1 | 11.141 |  45.418 |   47.156 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][3]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1219_n_28 | DFRQ_5VX1 |  0.000 |  45.418 |   47.156 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.738 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.738 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.738 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.738 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.738 | 
     | clk__L3_I10/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.738 | 
     | clk__L3_I10/Q                                |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   -1.738 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][3]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.738 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][5]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.344
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.156
- Arrival Time                 45.405
= Slack Time                    1.751
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.751 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.881 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   27.993 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   28.057 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.431 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.479 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.870 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1080/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.307 |  33.426 |   35.178 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1080/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_48            | AO22_5VX1 |  0.842 |  34.268 |   36.020 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1216_n_48/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_48            | DLY4_5VX1 |  0.000 |  34.269 |   36.020 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1216_n_48/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1216_n_48 | DLY4_5VX1 | 11.136 |  45.404 |   47.156 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][5]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1216_n_48 | DFRQ_5VX1 |  0.000 |  45.405 |   47.156 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.751 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.751 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.751 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.751 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.751 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.751 | 
     | clk__L3_I12/Q                                |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   -1.751 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][5]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.751 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][2]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][2]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.344
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.156
- Arrival Time                 45.395
= Slack Time                    1.761
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.761 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.891 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   28.002 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   28.066 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.440 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.489 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.880 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1038/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.317 |  33.436 |   35.197 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1038/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_57            | AO22_5VX1 |  0.831 |  34.267 |   36.028 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1233_n_57/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_57            | DLY4_5VX1 |  0.000 |  34.267 |   36.028 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1233_n_57/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1233_n_57 | DLY4_5VX1 | 11.128 |  45.395 |   47.156 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][2]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1233_n_57 | DFRQ_5VX1 |  0.000 |  45.395 |   47.156 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.761 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.761 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.761 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.761 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.761 | 
     | clk__L3_I10/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.761 | 
     | clk__L3_I10/Q                                |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   -1.761 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][2]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.761 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][0]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.343
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.157
- Arrival Time                 45.377
= Slack Time                    1.780
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.780 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.910 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   28.021 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   28.086 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.460 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.508 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.899 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1037/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.319 |  33.438 |   35.219 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1037/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_58            | AO22_5VX1 |  0.833 |  34.271 |   36.052 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1217_n_58/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_58            | DLY4_5VX1 |  0.000 |  34.272 |   36.052 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1217_n_58/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1217_n_58 | DLY4_5VX1 | 11.105 |  45.377 |   47.157 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][0]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1217_n_58 | DFRQ_5VX1 |  0.000 |  45.377 |   47.157 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.780 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.780 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.780 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.780 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.780 | 
     | clk__L3_I13/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.780 | 
     | clk__L3_I13/Q                                |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   -1.780 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.780 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][10]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][10]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.340
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.160
- Arrival Time                 45.380
= Slack Time                    1.780
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                                        |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                         |   v   | reset                                  |           |       |  25.000 |   26.781 | 
     | FE_OFC0_reset/A                               |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   26.851 | 
     | FE_OFC0_reset/Q                               |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   29.321 | 
     | FE_OFC10_reset/A                              |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   29.431 | 
     | FE_OFC10_reset/Q                              |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   32.557 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A                |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   32.582 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q                |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   37.275 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1096/C                |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.400 |  35.894 |   37.675 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1096/Q                |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_32            | AO22_5VX1 | 1.172 |  37.066 |   38.847 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1724_n_32/A      |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_32            | DLY1_5VX1 | 0.079 |  37.146 |   38.926 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1724_n_32/Q      |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1724_n_32 | DLY1_5VX1 | 2.700 |  39.845 |   41.626 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1282_n_32/A      |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1724_n_32 | DLY2_5VX1 | 0.110 |  39.955 |   41.735 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1282_n_32/Q      |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1282_n_32 | DLY2_5VX1 | 5.370 |  45.325 |   47.106 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][10]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1282_n_32 | DFRQ_5VX1 | 0.055 |  45.380 |   47.160 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk        |           |       |   0.000 |   -1.780 | 
     | clk__L1_I0/A                                  |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.780 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.780 | 
     | clk__L2_I0/A                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.780 | 
     | clk__L2_I0/Q                                  |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.780 | 
     | clk__L3_I0/A                                  |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |   -1.780 | 
     | clk__L3_I0/Q                                  |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |   -1.780 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][10]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.780 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][5]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.343
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.157
- Arrival Time                 45.375
= Slack Time                    1.781
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.781 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.911 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   28.023 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   28.087 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.461 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.509 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.900 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1042/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.308 |  33.427 |   35.208 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1042/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_53            | AO22_5VX1 |  0.828 |  34.254 |   36.036 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1212_n_53/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_53            | DLY4_5VX1 |  0.000 |  34.254 |   36.036 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1212_n_53/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1212_n_53 | DLY4_5VX1 | 11.121 |  45.375 |   47.156 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][5]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1212_n_53 | DFRQ_5VX1 |  0.000 |  45.375 |   47.157 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.781 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.781 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.781 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.781 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.781 | 
     | clk__L3_I11/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.781 | 
     | clk__L3_I11/Q                                |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   -1.781 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][5]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.781 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][7]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][7]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.344
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.156
- Arrival Time                 45.363
= Slack Time                    1.793
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.793 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.923 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   28.035 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   28.099 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.473 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.521 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.912 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1044/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.299 |  33.418 |   35.211 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1044/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_51            | AO22_5VX1 |  0.814 |  34.232 |   36.025 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1227_n_51/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_51            | DLY4_5VX1 |  0.000 |  34.232 |   36.025 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1227_n_51/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1227_n_51 | DLY4_5VX1 | 11.131 |  45.362 |   47.156 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][7]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1227_n_51 | DFRQ_5VX1 |  0.000 |  45.363 |   47.156 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.793 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.793 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.793 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.793 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   -1.793 | 
     | clk__L3_I4/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   -1.793 | 
     | clk__L3_I4/Q                                 |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   -1.793 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][7]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.793 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][3]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][3]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.343
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.157
- Arrival Time                 45.361
= Slack Time                    1.796
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.796 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.926 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   28.037 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   28.101 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.475 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.524 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.915 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1040/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.314 |  33.433 |   35.228 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1040/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_55            | AO22_5VX1 |  0.818 |  34.251 |   36.047 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1214_n_55/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_55            | DLY4_5VX1 |  0.000 |  34.251 |   36.047 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1214_n_55/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1214_n_55 | DLY4_5VX1 | 11.110 |  45.361 |   47.157 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][3]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1214_n_55 | DFRQ_5VX1 |  0.000 |  45.361 |   47.157 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.796 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.796 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.796 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.796 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.796 | 
     | clk__L3_I11/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.796 | 
     | clk__L3_I11/Q                                |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   -1.796 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[2][3]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.796 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][2]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][2]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.342
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.158
- Arrival Time                 45.318
= Slack Time                    1.840
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                              |       |                                        |           |        |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+--------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |        |  25.000 |   26.840 | 
     | FE_OFC2_reset/A                              |   v   | reset                                  | IN_5VX1   |  0.130 |  25.130 |   26.970 | 
     | FE_OFC2_reset/Q                              |   ^   | FE_OFN2_reset                          | IN_5VX1   |  1.111 |  26.241 |   28.081 | 
     | FE_OFC20_reset/A                             |   ^   | FE_OFN2_reset                          | IN_5VX3   |  0.064 |  26.305 |   28.145 | 
     | FE_OFC20_reset/Q                             |   v   | FE_OFN20_reset                         | IN_5VX3   |  2.374 |  28.680 |   30.519 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/A               |   v   | FE_OFN20_reset                         | NO2_5VX2  |  0.048 |  28.728 |   30.568 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | NO2_5VX2  |  4.391 |  33.119 |   34.959 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1099/C               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_15            | AO22_5VX1 |  0.318 |  33.437 |   35.276 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1099/Q               |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_29            | AO22_5VX1 |  0.804 |  34.241 |   36.081 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1210_n_29/A     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/n_29            | DLY4_5VX1 |  0.000 |  34.241 |   36.081 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC1210_n_29/Q     |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1210_n_29 | DLY4_5VX1 | 11.077 |  45.318 |   47.158 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][2]/D |   ^   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN1210_n_29 | DFRQ_5VX1 |  0.000 |  45.318 |   47.158 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk         |           |       |   0.000 |   -1.840 | 
     | clk__L1_I0/A                                 |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -1.840 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.840 | 
     | clk__L2_I4/A                                 |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   -1.840 | 
     | clk__L2_I4/Q                                 |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   -1.840 | 
     | clk__L3_I10/A                                |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   -1.840 | 
     | clk__L3_I10/Q                                |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   -1.840 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_div3_reg[1][2]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.840 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][9]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][9]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.335
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.165
- Arrival Time                 45.241
= Slack Time                    1.924
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   26.925 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   26.995 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   29.465 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   29.575 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   32.701 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   32.726 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   37.419 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1094/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.398 |  35.893 |   37.817 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1094/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_34            | AO22_5VX1 | 1.156 |  37.049 |   38.973 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1728_n_34/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_34            | DLY1_5VX1 | 0.072 |  37.121 |   39.046 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1728_n_34/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1728_n_34 | DLY1_5VX1 | 2.815 |  39.936 |   41.860 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1298_n_34/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1728_n_34 | DLY2_5VX1 | 0.038 |  39.974 |   41.899 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1298_n_34/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1298_n_34 | DLY2_5VX1 | 5.252 |  45.226 |   47.151 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][9]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1298_n_34 | DFRQ_5VX1 | 0.014 |  45.241 |   47.165 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.924 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.924 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.924 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.924 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -1.924 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -1.924 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -1.924 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][9]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.924 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][5]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][5]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.340
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.160
- Arrival Time                 45.185
= Slack Time                    1.975
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   26.975 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   27.046 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   29.516 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   29.626 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   32.752 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   32.777 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   37.470 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1042/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.398 |  35.893 |   37.868 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1042/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_53            | AO22_5VX1 | 1.097 |  36.990 |   38.964 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1741_n_53/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_53            | DLY1_5VX1 | 0.027 |  37.017 |   38.992 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1741_n_53/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1741_n_53 | DLY1_5VX1 | 2.666 |  39.682 |   41.657 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1289_n_53/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1741_n_53 | DLY2_5VX1 | 0.071 |  39.754 |   41.729 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1289_n_53/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1289_n_53 | DLY2_5VX1 | 5.376 |  45.130 |   47.105 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][5]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1289_n_53 | DFRQ_5VX1 | 0.055 |  45.185 |   47.160 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -1.975 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.975 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.975 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -1.975 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -1.975 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -1.975 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -1.975 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][5]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -1.975 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][7]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][7]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.339
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.161
- Arrival Time                 45.124
= Slack Time                    2.037
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.037 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   27.108 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   29.578 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   29.688 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   32.814 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   32.839 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   37.532 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1044/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.399 |  35.894 |   37.931 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1044/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_51            | AO22_5VX1 | 1.042 |  36.936 |   38.973 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1732_n_51/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_51            | DLY1_5VX1 | 0.068 |  37.004 |   39.041 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1732_n_51/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1732_n_51 | DLY1_5VX1 | 2.639 |  39.643 |   41.680 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1277_n_51/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1732_n_51 | DLY2_5VX1 | 0.099 |  39.741 |   41.779 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1277_n_51/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1277_n_51 | DLY2_5VX1 | 5.343 |  45.085 |   47.122 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][7]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1277_n_51 | DFRQ_5VX1 | 0.039 |  45.124 |   47.161 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.037 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.037 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.037 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.037 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.037 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.037 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.037 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][7]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.037 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][6]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][6]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.162
- Arrival Time                 44.991
= Slack Time                    2.171
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.171 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   27.242 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   29.712 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   29.822 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   32.948 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   32.973 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   37.666 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1043/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.397 |  35.892 |   38.063 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1043/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_52            | AO22_5VX1 | 1.017 |  36.909 |   39.080 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1687_n_52/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_52            | DLY1_5VX1 | 0.095 |  37.004 |   39.175 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1687_n_52/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1687_n_52 | DLY1_5VX1 | 2.584 |  39.588 |   41.759 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1266_n_52/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1687_n_52 | DLY2_5VX1 | 0.020 |  39.608 |   41.779 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1266_n_52/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1266_n_52 | DLY2_5VX1 | 5.319 |  44.927 |   47.098 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][6]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1266_n_52 | DFRQ_5VX1 | 0.064 |  44.991 |   47.162 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.171 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.171 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.171 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.171 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -2.171 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -2.171 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -2.171 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][6]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.171 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][9]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][9]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.162
- Arrival Time                 44.899
= Slack Time                    2.263
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.263 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   27.334 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   29.804 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   29.914 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   33.040 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   33.065 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   37.758 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1046/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.400 |  35.894 |   38.157 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1046/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_49            | AO22_5VX1 | 0.971 |  36.865 |   39.128 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1661_n_49/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_49            | DLY1_5VX1 | 0.081 |  36.946 |   39.209 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1661_n_49/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1661_n_49 | DLY1_5VX1 | 2.524 |  39.470 |   41.733 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1284_n_49/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1661_n_49 | DLY2_5VX1 | 0.051 |  39.521 |   41.784 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1284_n_49/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1284_n_49 | DLY2_5VX1 | 5.313 |  44.833 |   47.096 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][9]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1284_n_49 | DFRQ_5VX1 | 0.066 |  44.899 |   47.162 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.263 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.263 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.263 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.263 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.263 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.263 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.263 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][9]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.263 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][7]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.335
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.165
- Arrival Time                 44.846
= Slack Time                    2.319
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.319 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   27.390 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   29.860 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   29.970 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   33.096 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   33.121 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   37.814 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1091/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.392 |  35.887 |   38.206 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1091/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_37            | AO22_5VX1 | 1.007 |  36.894 |   39.213 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1717_n_37/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_37            | DLY1_5VX1 | 0.057 |  36.951 |   39.270 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1717_n_37/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1717_n_37 | DLY1_5VX1 | 2.618 |  39.569 |   41.888 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1270_n_37/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1717_n_37 | DLY2_5VX1 | 0.018 |  39.586 |   41.905 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1270_n_37/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1270_n_37 | DLY2_5VX1 | 5.259 |  44.845 |   47.164 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][7]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1270_n_37 | DFRQ_5VX1 | 0.000 |  44.846 |   47.165 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.319 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.319 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.319 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.319 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -2.319 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -2.319 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -2.319 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][7]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.319 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][6]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][6]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.336
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.164
- Arrival Time                 44.833
= Slack Time                    2.330
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.330 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   27.401 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   29.871 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   29.981 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   33.107 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   33.132 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   37.825 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1082/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.396 |  35.890 |   38.221 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1082/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_46            | AO22_5VX1 | 0.989 |  36.879 |   39.209 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1680_n_46/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_46            | DLY1_5VX1 | 0.001 |  36.880 |   39.211 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1680_n_46/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1680_n_46 | DLY1_5VX1 | 2.561 |  39.441 |   41.772 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1253_n_46/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1680_n_46 | DLY2_5VX1 | 0.037 |  39.478 |   41.809 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1253_n_46/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1253_n_46 | DLY2_5VX1 | 5.277 |  44.755 |   47.085 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][6]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1253_n_46 | DFRQ_5VX1 | 0.078 |  44.833 |   47.164 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.330 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.330 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.330 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.330 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -2.330 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -2.330 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -2.330 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][6]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.330 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][0]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][0]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.166
- Arrival Time                 44.822
= Slack Time                    2.344
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.344 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   27.414 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   29.885 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   29.995 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   33.121 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   33.145 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   37.839 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1095/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.408 |  35.903 |   38.247 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1095/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_33            | AO22_5VX1 | 0.999 |  36.902 |   39.246 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1733_n_33/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_33            | DLY1_5VX1 | 0.065 |  36.967 |   39.311 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1733_n_33/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1733_n_33 | DLY1_5VX1 | 2.563 |  39.530 |   41.874 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1242_n_33/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1733_n_33 | DLY2_5VX1 | 0.061 |  39.591 |   41.935 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1242_n_33/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1242_n_33 | DLY2_5VX1 | 5.230 |  44.821 |   47.165 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][0]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1242_n_33 | DFRQ_5VX1 | 0.000 |  44.822 |   47.166 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.344 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.344 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.344 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.344 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.344 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.344 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.344 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][0]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.344 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][5]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][5]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.337
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.163
- Arrival Time                 44.794
= Slack Time                    2.369
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.369 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   27.440 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   29.910 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   30.020 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   33.146 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   33.171 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   37.864 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1080/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.400 |  35.895 |   38.264 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1080/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_48            | AO22_5VX1 | 0.950 |  36.845 |   39.214 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1287_n_48/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_48            | DLY2_5VX1 | 0.025 |  36.870 |   39.239 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1287_n_48/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1287_n_48 | DLY2_5VX1 | 5.204 |  42.074 |   44.443 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1651_n_48/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1287_n_48 | DLY1_5VX1 | 0.000 |  42.074 |   44.443 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1651_n_48/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1651_n_48 | DLY1_5VX1 | 2.693 |  44.767 |   47.136 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][5]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1651_n_48 | DFRQ_5VX1 | 0.026 |  44.794 |   47.163 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.369 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.369 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.369 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.369 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -2.369 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -2.369 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -2.369 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][5]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.369 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][8]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][8]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.339
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.161
- Arrival Time                 44.752
= Slack Time                    2.409
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.409 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   27.480 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   29.950 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   30.060 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   33.186 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   33.211 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   37.904 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1086/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.398 |  35.893 |   38.302 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1086/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_42            | AO22_5VX1 | 0.825 |  36.718 |   39.127 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1703_n_42/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_42            | DLY1_5VX1 | 0.000 |  36.718 |   39.127 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1703_n_42/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1703_n_42 | DLY1_5VX1 | 2.604 |  39.322 |   41.731 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1273_n_42/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1703_n_42 | DLY2_5VX1 | 0.023 |  39.345 |   41.754 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1273_n_42/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1273_n_42 | DLY2_5VX1 | 5.349 |  44.694 |   47.103 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][8]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1273_n_42 | DFRQ_5VX1 | 0.057 |  44.752 |   47.161 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.409 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.409 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.409 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.409 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -2.409 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -2.409 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -2.409 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][8]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.409 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][0]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][0]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.339
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.161
- Arrival Time                 44.749
= Slack Time                    2.412
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.412 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   27.483 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   29.953 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   30.063 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   33.189 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   33.214 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   37.907 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1037/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.408 |  35.903 |   38.315 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1037/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_58            | AO22_5VX1 | 0.989 |  36.892 |   39.304 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1697_n_58/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_58            | DLY1_5VX1 | 0.051 |  36.943 |   39.355 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1697_n_58/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1697_n_58 | DLY1_5VX1 | 2.462 |  39.405 |   41.817 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1241_n_58/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1697_n_58 | DLY2_5VX1 | 0.000 |  39.405 |   41.817 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1241_n_58/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1241_n_58 | DLY2_5VX1 | 5.322 |  44.727 |   47.139 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][0]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1241_n_58 | DFRQ_5VX1 | 0.022 |  44.749 |   47.161 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.412 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.412 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.412 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.412 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.412 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.412 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.412 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][0]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.412 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][8]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][8]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.336
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.164
- Arrival Time                 44.735
= Slack Time                    2.428
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.428 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   27.499 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   29.969 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   30.079 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   33.205 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   33.230 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   37.923 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1045/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.399 |  35.894 |   38.322 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1045/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_50            | AO22_5VX1 | 0.924 |  36.818 |   39.246 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1652_n_50/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_50            | DLY1_5VX1 | 0.054 |  36.872 |   39.300 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1652_n_50/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1652_n_50 | DLY1_5VX1 | 2.552 |  39.423 |   41.852 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1263_n_50/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1652_n_50 | DLY2_5VX1 | 0.000 |  39.424 |   41.852 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1263_n_50/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1263_n_50 | DLY2_5VX1 | 5.280 |  44.704 |   47.132 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][8]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1263_n_50 | DFRQ_5VX1 | 0.031 |  44.735 |   47.164 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.428 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.428 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.428 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.428 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.428 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.428 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.428 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][8]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.428 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][3]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][3]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.337
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.163
- Arrival Time                 44.708
= Slack Time                    2.455
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.455 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   27.526 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   29.996 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   30.106 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   33.232 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   33.257 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   37.950 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1040/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.404 |  35.899 |   38.354 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1040/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_55            | AO22_5VX1 | 0.940 |  36.839 |   39.294 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1693_n_55/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_55            | DLY1_5VX1 | 0.028 |  36.867 |   39.322 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1693_n_55/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1693_n_55 | DLY1_5VX1 | 2.527 |  39.394 |   41.849 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1251_n_55/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1693_n_55 | DLY2_5VX1 | 0.022 |  39.416 |   41.871 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1251_n_55/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1251_n_55 | DLY2_5VX1 | 5.291 |  44.707 |   47.162 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][3]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1251_n_55 | DFRQ_5VX1 | 0.001 |  44.708 |   47.163 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.455 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.455 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.455 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.455 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -2.455 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -2.455 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -2.455 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][3]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.455 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][1]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][1]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.166
- Arrival Time                 44.690
= Slack Time                    2.475
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.476 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   27.546 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   30.016 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   30.126 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   33.252 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   33.277 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   37.970 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1097/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.407 |  35.902 |   38.378 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1097/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_31            | AO22_5VX1 | 0.994 |  36.896 |   39.371 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1713_n_31/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_31            | DLY1_5VX1 | 0.001 |  36.897 |   39.372 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1713_n_31/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1713_n_31 | DLY1_5VX1 | 2.560 |  39.457 |   41.933 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1243_n_31/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1713_n_31 | DLY2_5VX1 | 0.001 |  39.458 |   41.933 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1243_n_31/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1243_n_31 | DLY2_5VX1 | 5.232 |  44.690 |   47.165 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][1]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1243_n_31 | DFRQ_5VX1 | 0.000 |  44.690 |   47.166 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.475 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.475 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.475 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.475 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.475 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.475 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.475 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][1]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.475 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][5]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.334
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.166
- Arrival Time                 44.651
= Slack Time                    2.515
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.515 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   27.586 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   30.056 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   30.166 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   33.292 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   33.317 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   38.010 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1089/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.401 |  35.896 |   38.412 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1089/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_39            | AO22_5VX1 | 1.007 |  36.904 |   39.419 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1674_n_39/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_39            | DLY1_5VX1 | 0.001 |  36.905 |   39.420 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1674_n_39/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1674_n_39 | DLY1_5VX1 | 2.526 |  39.431 |   41.946 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1258_n_39/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1674_n_39 | DLY2_5VX1 | 0.000 |  39.431 |   41.946 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1258_n_39/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1258_n_39 | DLY2_5VX1 | 5.219 |  44.650 |   47.166 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][5]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1258_n_39 | DFRQ_5VX1 | 0.000 |  44.651 |   47.166 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.515 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.515 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.515 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.515 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |   -2.515 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |   -2.515 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |   -2.515 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][5]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.515 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][9]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][9]/D (^) checked with  
leading edge of 'clk_obj'
Beginpoint: reset                                        (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MAXviewOPT
Other End Arrival Time          0.000
- Setup                         0.336
+ Phase Shift                  50.000
- Uncertainty                   2.500
= Required Time                47.164
- Arrival Time                 44.616
= Slack Time                    2.548
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | reset                                        |   v   | reset                                  |           |       |  25.000 |   27.548 | 
     | FE_OFC0_reset/A                              |   v   | reset                                  | IN_5VX2   | 0.070 |  25.071 |   27.619 | 
     | FE_OFC0_reset/Q                              |   ^   | FE_OFN0_reset                          | IN_5VX2   | 2.470 |  27.541 |   30.089 | 
     | FE_OFC10_reset/A                             |   ^   | FE_OFN0_reset                          | IN_5VX3   | 0.110 |  27.651 |   30.199 | 
     | FE_OFC10_reset/Q                             |   v   | FE_OFN10_reset                         | IN_5VX3   | 3.126 |  30.777 |   33.325 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/A               |   v   | FE_OFN10_reset                         | NO2_5VX2  | 0.025 |  30.802 |   33.350 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1126/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | NO2_5VX2  | 4.693 |  35.495 |   38.043 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1087/C               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_15            | AO22_5VX1 | 0.399 |  35.894 |   38.442 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1087/Q               |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_41            | AO22_5VX1 | 0.964 |  36.858 |   39.406 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1704_n_41/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/n_41            | DLY1_5VX1 | 0.019 |  36.877 |   39.425 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1704_n_41/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1704_n_41 | DLY1_5VX1 | 2.458 |  39.335 |   41.883 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1281_n_41/A     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1704_n_41 | DLY2_5VX1 | 0.000 |  39.335 |   41.884 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1281_n_41/Q     |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1281_n_41 | DLY2_5VX1 | 5.254 |  44.589 |   47.137 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][9]/D |   ^   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1281_n_41 | DFRQ_5VX1 | 0.027 |  44.616 |   47.164 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |   -2.548 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -2.548 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.548 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.548 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |   -2.548 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.548 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |   -2.548 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][9]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |   -2.548 | 
     +------------------------------------------------------------------------------------------------------------+ 

