DECL|CALG|member|uint32_t CALG:1; /**< bit: 8 Channel Alignment */
DECL|CDTYUPD|member|uint32_t CDTYUPD:24; /**< bit: 0..23 Channel Duty-Cycle Update */
DECL|CDTY|member|uint32_t CDTY:24; /**< bit: 0..23 Channel Duty-Cycle */
DECL|CENUPD|member|uint32_t CENUPD:1; /**< bit: 0 Comparison x Enable Update */
DECL|CEN|member|uint32_t CEN:1; /**< bit: 0 Comparison x Enable */
DECL|CES|member|uint32_t CES:1; /**< bit: 10 Counter Event Selection */
DECL|CHID0|member|uint32_t CHID0:1; /**< bit: 0 Channel ID */
DECL|CHID0|member|uint32_t CHID0:1; /**< bit: 0 Channel ID */
DECL|CHID0|member|uint32_t CHID0:1; /**< bit: 0 Channel ID */
DECL|CHID0|member|uint32_t CHID0:1; /**< bit: 0 Counter Event on Channel 0 */
DECL|CHID0|member|uint32_t CHID0:1; /**< bit: 0 Counter Event on Channel 0 Interrupt Disable */
DECL|CHID0|member|uint32_t CHID0:1; /**< bit: 0 Counter Event on Channel 0 Interrupt Enable */
DECL|CHID0|member|uint32_t CHID0:1; /**< bit: 0 Counter Event on Channel 0 Interrupt Mask */
DECL|CHID1|member|uint32_t CHID1:1; /**< bit: 1 Channel ID */
DECL|CHID1|member|uint32_t CHID1:1; /**< bit: 1 Channel ID */
DECL|CHID1|member|uint32_t CHID1:1; /**< bit: 1 Channel ID */
DECL|CHID1|member|uint32_t CHID1:1; /**< bit: 1 Counter Event on Channel 1 */
DECL|CHID1|member|uint32_t CHID1:1; /**< bit: 1 Counter Event on Channel 1 Interrupt Disable */
DECL|CHID1|member|uint32_t CHID1:1; /**< bit: 1 Counter Event on Channel 1 Interrupt Enable */
DECL|CHID1|member|uint32_t CHID1:1; /**< bit: 1 Counter Event on Channel 1 Interrupt Mask */
DECL|CHID2|member|uint32_t CHID2:1; /**< bit: 2 Channel ID */
DECL|CHID2|member|uint32_t CHID2:1; /**< bit: 2 Channel ID */
DECL|CHID2|member|uint32_t CHID2:1; /**< bit: 2 Channel ID */
DECL|CHID2|member|uint32_t CHID2:1; /**< bit: 2 Counter Event on Channel 2 */
DECL|CHID2|member|uint32_t CHID2:1; /**< bit: 2 Counter Event on Channel 2 Interrupt Disable */
DECL|CHID2|member|uint32_t CHID2:1; /**< bit: 2 Counter Event on Channel 2 Interrupt Enable */
DECL|CHID2|member|uint32_t CHID2:1; /**< bit: 2 Counter Event on Channel 2 Interrupt Mask */
DECL|CHID3|member|uint32_t CHID3:1; /**< bit: 3 Channel ID */
DECL|CHID3|member|uint32_t CHID3:1; /**< bit: 3 Channel ID */
DECL|CHID3|member|uint32_t CHID3:1; /**< bit: 3 Channel ID */
DECL|CHID3|member|uint32_t CHID3:1; /**< bit: 3 Counter Event on Channel 3 */
DECL|CHID3|member|uint32_t CHID3:1; /**< bit: 3 Counter Event on Channel 3 Interrupt Disable */
DECL|CHID3|member|uint32_t CHID3:1; /**< bit: 3 Counter Event on Channel 3 Interrupt Enable */
DECL|CHID3|member|uint32_t CHID3:1; /**< bit: 3 Counter Event on Channel 3 Interrupt Mask */
DECL|CHID|member|uint32_t CHID:4; /**< bit: 0..3 Channel ID */
DECL|CHID|member|uint32_t CHID:4; /**< bit: 0..3 Channel ID */
DECL|CHID|member|uint32_t CHID:4; /**< bit: 0..3 Channel ID */
DECL|CHID|member|uint32_t CHID:4; /**< bit: 0..3 Counter Event on Channel x */
DECL|CHID|member|uint32_t CHID:4; /**< bit: 0..3 Counter Event on Channel x Interrupt Disable */
DECL|CHID|member|uint32_t CHID:4; /**< bit: 0..3 Counter Event on Channel x Interrupt Enable */
DECL|CHID|member|uint32_t CHID:4; /**< bit: 0..3 Counter Event on Channel x Interrupt Mask */
DECL|CMPM0|member|uint32_t CMPM0:1; /**< bit: 8 Comparison 0 Match */
DECL|CMPM0|member|uint32_t CMPM0:1; /**< bit: 8 Comparison 0 Match Interrupt Disable */
DECL|CMPM0|member|uint32_t CMPM0:1; /**< bit: 8 Comparison 0 Match Interrupt Enable */
DECL|CMPM0|member|uint32_t CMPM0:1; /**< bit: 8 Comparison 0 Match Interrupt Mask */
DECL|CMPM1|member|uint32_t CMPM1:1; /**< bit: 9 Comparison 1 Match */
DECL|CMPM1|member|uint32_t CMPM1:1; /**< bit: 9 Comparison 1 Match Interrupt Disable */
DECL|CMPM1|member|uint32_t CMPM1:1; /**< bit: 9 Comparison 1 Match Interrupt Enable */
DECL|CMPM1|member|uint32_t CMPM1:1; /**< bit: 9 Comparison 1 Match Interrupt Mask */
DECL|CMPM2|member|uint32_t CMPM2:1; /**< bit: 10 Comparison 2 Match */
DECL|CMPM2|member|uint32_t CMPM2:1; /**< bit: 10 Comparison 2 Match Interrupt Disable */
DECL|CMPM2|member|uint32_t CMPM2:1; /**< bit: 10 Comparison 2 Match Interrupt Enable */
DECL|CMPM2|member|uint32_t CMPM2:1; /**< bit: 10 Comparison 2 Match Interrupt Mask */
DECL|CMPM3|member|uint32_t CMPM3:1; /**< bit: 11 Comparison 3 Match */
DECL|CMPM3|member|uint32_t CMPM3:1; /**< bit: 11 Comparison 3 Match Interrupt Disable */
DECL|CMPM3|member|uint32_t CMPM3:1; /**< bit: 11 Comparison 3 Match Interrupt Enable */
DECL|CMPM3|member|uint32_t CMPM3:1; /**< bit: 11 Comparison 3 Match Interrupt Mask */
DECL|CMPM4|member|uint32_t CMPM4:1; /**< bit: 12 Comparison 4 Match */
DECL|CMPM4|member|uint32_t CMPM4:1; /**< bit: 12 Comparison 4 Match Interrupt Disable */
DECL|CMPM4|member|uint32_t CMPM4:1; /**< bit: 12 Comparison 4 Match Interrupt Enable */
DECL|CMPM4|member|uint32_t CMPM4:1; /**< bit: 12 Comparison 4 Match Interrupt Mask */
DECL|CMPM5|member|uint32_t CMPM5:1; /**< bit: 13 Comparison 5 Match */
DECL|CMPM5|member|uint32_t CMPM5:1; /**< bit: 13 Comparison 5 Match Interrupt Disable */
DECL|CMPM5|member|uint32_t CMPM5:1; /**< bit: 13 Comparison 5 Match Interrupt Enable */
DECL|CMPM5|member|uint32_t CMPM5:1; /**< bit: 13 Comparison 5 Match Interrupt Mask */
DECL|CMPM6|member|uint32_t CMPM6:1; /**< bit: 14 Comparison 6 Match */
DECL|CMPM6|member|uint32_t CMPM6:1; /**< bit: 14 Comparison 6 Match Interrupt Disable */
DECL|CMPM6|member|uint32_t CMPM6:1; /**< bit: 14 Comparison 6 Match Interrupt Enable */
DECL|CMPM6|member|uint32_t CMPM6:1; /**< bit: 14 Comparison 6 Match Interrupt Mask */
DECL|CMPM7|member|uint32_t CMPM7:1; /**< bit: 15 Comparison 7 Match */
DECL|CMPM7|member|uint32_t CMPM7:1; /**< bit: 15 Comparison 7 Match Interrupt Disable */
DECL|CMPM7|member|uint32_t CMPM7:1; /**< bit: 15 Comparison 7 Match Interrupt Enable */
DECL|CMPM7|member|uint32_t CMPM7:1; /**< bit: 15 Comparison 7 Match Interrupt Mask */
DECL|CMPM|member|uint32_t CMPM:8; /**< bit: 8..15 Comparison x Match */
DECL|CMPM|member|uint32_t CMPM:8; /**< bit: 8..15 Comparison x Match Interrupt Disable */
DECL|CMPM|member|uint32_t CMPM:8; /**< bit: 8..15 Comparison x Match Interrupt Enable */
DECL|CMPM|member|uint32_t CMPM:8; /**< bit: 8..15 Comparison x Match Interrupt Mask */
DECL|CMPU0|member|uint32_t CMPU0:1; /**< bit: 16 Comparison 0 Update */
DECL|CMPU0|member|uint32_t CMPU0:1; /**< bit: 16 Comparison 0 Update Interrupt Disable */
DECL|CMPU0|member|uint32_t CMPU0:1; /**< bit: 16 Comparison 0 Update Interrupt Enable */
DECL|CMPU0|member|uint32_t CMPU0:1; /**< bit: 16 Comparison 0 Update Interrupt Mask */
DECL|CMPU1|member|uint32_t CMPU1:1; /**< bit: 17 Comparison 1 Update */
DECL|CMPU1|member|uint32_t CMPU1:1; /**< bit: 17 Comparison 1 Update Interrupt Disable */
DECL|CMPU1|member|uint32_t CMPU1:1; /**< bit: 17 Comparison 1 Update Interrupt Enable */
DECL|CMPU1|member|uint32_t CMPU1:1; /**< bit: 17 Comparison 1 Update Interrupt Mask */
DECL|CMPU2|member|uint32_t CMPU2:1; /**< bit: 18 Comparison 2 Update */
DECL|CMPU2|member|uint32_t CMPU2:1; /**< bit: 18 Comparison 2 Update Interrupt Disable */
DECL|CMPU2|member|uint32_t CMPU2:1; /**< bit: 18 Comparison 2 Update Interrupt Enable */
DECL|CMPU2|member|uint32_t CMPU2:1; /**< bit: 18 Comparison 2 Update Interrupt Mask */
DECL|CMPU3|member|uint32_t CMPU3:1; /**< bit: 19 Comparison 3 Update */
DECL|CMPU3|member|uint32_t CMPU3:1; /**< bit: 19 Comparison 3 Update Interrupt Disable */
DECL|CMPU3|member|uint32_t CMPU3:1; /**< bit: 19 Comparison 3 Update Interrupt Enable */
DECL|CMPU3|member|uint32_t CMPU3:1; /**< bit: 19 Comparison 3 Update Interrupt Mask */
DECL|CMPU4|member|uint32_t CMPU4:1; /**< bit: 20 Comparison 4 Update */
DECL|CMPU4|member|uint32_t CMPU4:1; /**< bit: 20 Comparison 4 Update Interrupt Disable */
DECL|CMPU4|member|uint32_t CMPU4:1; /**< bit: 20 Comparison 4 Update Interrupt Enable */
DECL|CMPU4|member|uint32_t CMPU4:1; /**< bit: 20 Comparison 4 Update Interrupt Mask */
DECL|CMPU5|member|uint32_t CMPU5:1; /**< bit: 21 Comparison 5 Update */
DECL|CMPU5|member|uint32_t CMPU5:1; /**< bit: 21 Comparison 5 Update Interrupt Disable */
DECL|CMPU5|member|uint32_t CMPU5:1; /**< bit: 21 Comparison 5 Update Interrupt Enable */
DECL|CMPU5|member|uint32_t CMPU5:1; /**< bit: 21 Comparison 5 Update Interrupt Mask */
DECL|CMPU6|member|uint32_t CMPU6:1; /**< bit: 22 Comparison 6 Update */
DECL|CMPU6|member|uint32_t CMPU6:1; /**< bit: 22 Comparison 6 Update Interrupt Disable */
DECL|CMPU6|member|uint32_t CMPU6:1; /**< bit: 22 Comparison 6 Update Interrupt Enable */
DECL|CMPU6|member|uint32_t CMPU6:1; /**< bit: 22 Comparison 6 Update Interrupt Mask */
DECL|CMPU7|member|uint32_t CMPU7:1; /**< bit: 23 Comparison 7 Update */
DECL|CMPU7|member|uint32_t CMPU7:1; /**< bit: 23 Comparison 7 Update Interrupt Disable */
DECL|CMPU7|member|uint32_t CMPU7:1; /**< bit: 23 Comparison 7 Update Interrupt Enable */
DECL|CMPU7|member|uint32_t CMPU7:1; /**< bit: 23 Comparison 7 Update Interrupt Mask */
DECL|CMPU|member|uint32_t CMPU:8; /**< bit: 16..23 Comparison 7 Update */
DECL|CMPU|member|uint32_t CMPU:8; /**< bit: 16..23 Comparison 7 Update Interrupt Disable */
DECL|CMPU|member|uint32_t CMPU:8; /**< bit: 16..23 Comparison 7 Update Interrupt Enable */
DECL|CMPU|member|uint32_t CMPU:8; /**< bit: 16..23 Comparison 7 Update Interrupt Mask */
DECL|CNT|member|uint32_t CNT:24; /**< bit: 0..23 Channel Counter Register */
DECL|COMPONENT_TYPEDEF_STYLE|macro|COMPONENT_TYPEDEF_STYLE
DECL|CPOLINVUP|member|uint32_t CPOLINVUP:1; /**< bit: 13 Channel Polarity Inversion Update */
DECL|CPOLINVUP|member|uint32_t CPOLINVUP:1; /**< bit: 13 Channel Polarity Inversion Update */
DECL|CPOLINVUP|member|uint32_t CPOLINVUP:1; /**< bit: 13 Channel Polarity Inversion Update */
DECL|CPOLINVUP|member|uint32_t CPOLINVUP:1; /**< bit: 13 Channel Polarity Inversion Update */
DECL|CPOLUP|member|uint32_t CPOLUP:1; /**< bit: 9 Channel Polarity Update */
DECL|CPOLUP|member|uint32_t CPOLUP:1; /**< bit: 9 Channel Polarity Update */
DECL|CPOLUP|member|uint32_t CPOLUP:1; /**< bit: 9 Channel Polarity Update */
DECL|CPOLUP|member|uint32_t CPOLUP:1; /**< bit: 9 Channel Polarity Update */
DECL|CPOL|member|uint32_t CPOL:1; /**< bit: 9 Channel Polarity */
DECL|CPRCNT|member|uint32_t CPRCNT:4; /**< bit: 12..15 Comparison x Period Counter */
DECL|CPRDUPD|member|uint32_t CPRDUPD:24; /**< bit: 0..23 Channel Period Update */
DECL|CPRD|member|uint32_t CPRD:24; /**< bit: 0..23 Channel Period */
DECL|CPRE|member|uint32_t CPRE:4; /**< bit: 0..3 Channel Pre-scaler */
DECL|CPRUPD|member|uint32_t CPRUPD:4; /**< bit: 8..11 Comparison x Period Update */
DECL|CPR|member|uint32_t CPR:4; /**< bit: 8..11 Comparison x Period */
DECL|CSEL0|member|uint32_t CSEL0:1; /**< bit: 0 Comparison 0 Selection */
DECL|CSEL1|member|uint32_t CSEL1:1; /**< bit: 1 Comparison 1 Selection */
DECL|CSEL2|member|uint32_t CSEL2:1; /**< bit: 2 Comparison 2 Selection */
DECL|CSEL3|member|uint32_t CSEL3:1; /**< bit: 3 Comparison 3 Selection */
DECL|CSEL4|member|uint32_t CSEL4:1; /**< bit: 4 Comparison 4 Selection */
DECL|CSEL5|member|uint32_t CSEL5:1; /**< bit: 5 Comparison 5 Selection */
DECL|CSEL6|member|uint32_t CSEL6:1; /**< bit: 6 Comparison 6 Selection */
DECL|CSEL7|member|uint32_t CSEL7:1; /**< bit: 7 Comparison 7 Selection */
DECL|CSEL|member|uint32_t CSEL:8; /**< bit: 0..7 Comparison 7 Selection */
DECL|CTRUPD|member|uint32_t CTRUPD:4; /**< bit: 4..7 Comparison x Trigger Update */
DECL|CTR|member|uint32_t CTR:4; /**< bit: 4..7 Comparison x Trigger */
DECL|CUPRCNT|member|uint32_t CUPRCNT:4; /**< bit: 20..23 Comparison x Update Period Counter */
DECL|CUPRUPD|member|uint32_t CUPRUPD:4; /**< bit: 16..19 Comparison x Update Period Update */
DECL|CUPR|member|uint32_t CUPR:4; /**< bit: 16..19 Comparison x Update Period */
DECL|CVMUPD|member|uint32_t CVMUPD:1; /**< bit: 24 Comparison x Value Mode Update */
DECL|CVM|member|uint32_t CVM:1; /**< bit: 24 Comparison x Value Mode */
DECL|CVUPD|member|uint32_t CVUPD:24; /**< bit: 0..23 Comparison x Value Update */
DECL|CV|member|uint32_t CV:24; /**< bit: 0..23 Comparison x Value */
DECL|DIVA|member|uint32_t DIVA:8; /**< bit: 0..7 CLKA Divide Factor */
DECL|DIVB|member|uint32_t DIVB:8; /**< bit: 16..23 CLKB Divide Factor */
DECL|DMADUTY|member|uint32_t DMADUTY:24; /**< bit: 0..23 Duty-Cycle Holding Register for DMA Access */
DECL|DOWN0|member|uint32_t DOWN0:1; /**< bit: 16 DOWN Count */
DECL|DOWN1|member|uint32_t DOWN1:1; /**< bit: 17 DOWN Count */
DECL|DOWN|member|uint32_t DOWN:2; /**< bit: 16..17 DOWN Count */
DECL|DPOLI|member|uint32_t DPOLI:1; /**< bit: 12 Disabled Polarity Inverted */
DECL|DTE|member|uint32_t DTE:1; /**< bit: 16 Dead-Time Generator Enable */
DECL|DTHI|member|uint32_t DTHI:1; /**< bit: 17 Dead-Time PWMHx Output Inverted */
DECL|DTHUPD|member|uint32_t DTHUPD:16; /**< bit: 0..15 Dead-Time Value Update for PWMHx Output */
DECL|DTH|member|uint32_t DTH:16; /**< bit: 0..15 Dead-Time Value for PWMHx Output */
DECL|DTLI|member|uint32_t DTLI:1; /**< bit: 18 Dead-Time PWMLx Output Inverted */
DECL|DTLUPD|member|uint32_t DTLUPD:16; /**< bit: 16..31 Dead-Time Value Update for PWMLx Output */
DECL|DTL|member|uint32_t DTL:16; /**< bit: 16..31 Dead-Time Value for PWMLx Output */
DECL|FCHID0|member|uint32_t FCHID0:1; /**< bit: 16 Fault Protection Trigger on Channel 0 */
DECL|FCHID0|member|uint32_t FCHID0:1; /**< bit: 16 Fault Protection Trigger on Channel 0 Interrupt Disable */
DECL|FCHID0|member|uint32_t FCHID0:1; /**< bit: 16 Fault Protection Trigger on Channel 0 Interrupt Enable */
DECL|FCHID0|member|uint32_t FCHID0:1; /**< bit: 16 Fault Protection Trigger on Channel 0 Interrupt Mask */
DECL|FCHID1|member|uint32_t FCHID1:1; /**< bit: 17 Fault Protection Trigger on Channel 1 */
DECL|FCHID1|member|uint32_t FCHID1:1; /**< bit: 17 Fault Protection Trigger on Channel 1 Interrupt Disable */
DECL|FCHID1|member|uint32_t FCHID1:1; /**< bit: 17 Fault Protection Trigger on Channel 1 Interrupt Enable */
DECL|FCHID1|member|uint32_t FCHID1:1; /**< bit: 17 Fault Protection Trigger on Channel 1 Interrupt Mask */
DECL|FCHID2|member|uint32_t FCHID2:1; /**< bit: 18 Fault Protection Trigger on Channel 2 */
DECL|FCHID2|member|uint32_t FCHID2:1; /**< bit: 18 Fault Protection Trigger on Channel 2 Interrupt Disable */
DECL|FCHID2|member|uint32_t FCHID2:1; /**< bit: 18 Fault Protection Trigger on Channel 2 Interrupt Enable */
DECL|FCHID2|member|uint32_t FCHID2:1; /**< bit: 18 Fault Protection Trigger on Channel 2 Interrupt Mask */
DECL|FCHID3|member|uint32_t FCHID3:1; /**< bit: 19 Fault Protection Trigger on Channel 3 */
DECL|FCHID3|member|uint32_t FCHID3:1; /**< bit: 19 Fault Protection Trigger on Channel 3 Interrupt Disable */
DECL|FCHID3|member|uint32_t FCHID3:1; /**< bit: 19 Fault Protection Trigger on Channel 3 Interrupt Enable */
DECL|FCHID3|member|uint32_t FCHID3:1; /**< bit: 19 Fault Protection Trigger on Channel 3 Interrupt Mask */
DECL|FCHID|member|uint32_t FCHID:4; /**< bit: 16..19 Fault Protection Trigger on Channel 3 */
DECL|FCHID|member|uint32_t FCHID:4; /**< bit: 16..19 Fault Protection Trigger on Channel 3 Interrupt Disable */
DECL|FCHID|member|uint32_t FCHID:4; /**< bit: 16..19 Fault Protection Trigger on Channel 3 Interrupt Enable */
DECL|FCHID|member|uint32_t FCHID:4; /**< bit: 16..19 Fault Protection Trigger on Channel 3 Interrupt Mask */
DECL|FCLR|member|uint32_t FCLR:8; /**< bit: 0..7 Fault Clear */
DECL|FFIL|member|uint32_t FFIL:8; /**< bit: 16..23 Fault Filtering */
DECL|FIV|member|uint32_t FIV:8; /**< bit: 0..7 Fault Input Value */
DECL|FMOD|member|uint32_t FMOD:8; /**< bit: 8..15 Fault Activation Mode */
DECL|FPE0|member|uint32_t FPE0:8; /**< bit: 0..7 Fault Protection Enable for channel 0 */
DECL|FPE1|member|uint32_t FPE1:8; /**< bit: 8..15 Fault Protection Enable for channel 1 */
DECL|FPE2|member|uint32_t FPE2:8; /**< bit: 16..23 Fault Protection Enable for channel 2 */
DECL|FPE3|member|uint32_t FPE3:8; /**< bit: 24..31 Fault Protection Enable for channel 3 */
DECL|FPOL|member|uint32_t FPOL:8; /**< bit: 0..7 Fault Polarity */
DECL|FPVH0|member|uint32_t FPVH0:1; /**< bit: 0 Fault Protection Value for PWMH output on channel 0 */
DECL|FPVH1|member|uint32_t FPVH1:1; /**< bit: 1 Fault Protection Value for PWMH output on channel 1 */
DECL|FPVH2|member|uint32_t FPVH2:1; /**< bit: 2 Fault Protection Value for PWMH output on channel 2 */
DECL|FPVH3|member|uint32_t FPVH3:1; /**< bit: 3 Fault Protection Value for PWMH output on channel 3 */
DECL|FPVH|member|uint32_t FPVH:4; /**< bit: 0..3 Fault Protection Value for PWMH output on channel x */
DECL|FPVL0|member|uint32_t FPVL0:1; /**< bit: 16 Fault Protection Value for PWML output on channel 0 */
DECL|FPVL1|member|uint32_t FPVL1:1; /**< bit: 17 Fault Protection Value for PWML output on channel 1 */
DECL|FPVL2|member|uint32_t FPVL2:1; /**< bit: 18 Fault Protection Value for PWML output on channel 2 */
DECL|FPVL3|member|uint32_t FPVL3:1; /**< bit: 19 Fault Protection Value for PWML output on channel 3 */
DECL|FPVL|member|uint32_t FPVL:4; /**< bit: 16..19 Fault Protection Value for PWML output on channel 3 */
DECL|FPZH0|member|uint32_t FPZH0:1; /**< bit: 0 Fault Protection to Hi-Z for PWMH output on channel 0 */
DECL|FPZH1|member|uint32_t FPZH1:1; /**< bit: 1 Fault Protection to Hi-Z for PWMH output on channel 1 */
DECL|FPZH2|member|uint32_t FPZH2:1; /**< bit: 2 Fault Protection to Hi-Z for PWMH output on channel 2 */
DECL|FPZH3|member|uint32_t FPZH3:1; /**< bit: 3 Fault Protection to Hi-Z for PWMH output on channel 3 */
DECL|FPZH|member|uint32_t FPZH:4; /**< bit: 0..3 Fault Protection to Hi-Z for PWMH output on channel x */
DECL|FPZL0|member|uint32_t FPZL0:1; /**< bit: 16 Fault Protection to Hi-Z for PWML output on channel 0 */
DECL|FPZL1|member|uint32_t FPZL1:1; /**< bit: 17 Fault Protection to Hi-Z for PWML output on channel 1 */
DECL|FPZL2|member|uint32_t FPZL2:1; /**< bit: 18 Fault Protection to Hi-Z for PWML output on channel 2 */
DECL|FPZL3|member|uint32_t FPZL3:1; /**< bit: 19 Fault Protection to Hi-Z for PWML output on channel 3 */
DECL|FPZL|member|uint32_t FPZL:4; /**< bit: 16..19 Fault Protection to Hi-Z for PWML output on channel 3 */
DECL|FS|member|uint32_t FS:8; /**< bit: 8..15 Fault Status */
DECL|GCEN0|member|uint32_t GCEN0:1; /**< bit: 0 Gray Count ENable */
DECL|GCEN1|member|uint32_t GCEN1:1; /**< bit: 1 Gray Count ENable */
DECL|GCEN|member|uint32_t GCEN:2; /**< bit: 0..1 Gray Count ENable */
DECL|LEBDELAY|member|uint32_t LEBDELAY:7; /**< bit: 0..6 Leading-Edge Blanking Delay for TRGINx */
DECL|LEBDELAY|member|uint32_t LEBDELAY:7; /**< bit: 0..6 Leading-Edge Blanking Delay for TRGINx */
DECL|MAXCNT|member|uint32_t MAXCNT:24; /**< bit: 0..23 Maximum Counter value */
DECL|MAXCNT|member|uint32_t MAXCNT:24; /**< bit: 0..23 Maximum Counter value */
DECL|OOVH0|member|uint32_t OOVH0:1; /**< bit: 0 Output Override Value for PWMH output of the channel 0 */
DECL|OOVH1|member|uint32_t OOVH1:1; /**< bit: 1 Output Override Value for PWMH output of the channel 1 */
DECL|OOVH2|member|uint32_t OOVH2:1; /**< bit: 2 Output Override Value for PWMH output of the channel 2 */
DECL|OOVH3|member|uint32_t OOVH3:1; /**< bit: 3 Output Override Value for PWMH output of the channel 3 */
DECL|OOVH|member|uint32_t OOVH:4; /**< bit: 0..3 Output Override Value for PWMH output of the channel x */
DECL|OOVL0|member|uint32_t OOVL0:1; /**< bit: 16 Output Override Value for PWML output of the channel 0 */
DECL|OOVL1|member|uint32_t OOVL1:1; /**< bit: 17 Output Override Value for PWML output of the channel 1 */
DECL|OOVL2|member|uint32_t OOVL2:1; /**< bit: 18 Output Override Value for PWML output of the channel 2 */
DECL|OOVL3|member|uint32_t OOVL3:1; /**< bit: 19 Output Override Value for PWML output of the channel 3 */
DECL|OOVL|member|uint32_t OOVL:4; /**< bit: 16..19 Output Override Value for PWML output of the channel 3 */
DECL|OSCH0|member|uint32_t OSCH0:1; /**< bit: 0 Output Selection Clear for PWMH output of the channel 0 */
DECL|OSCH1|member|uint32_t OSCH1:1; /**< bit: 1 Output Selection Clear for PWMH output of the channel 1 */
DECL|OSCH2|member|uint32_t OSCH2:1; /**< bit: 2 Output Selection Clear for PWMH output of the channel 2 */
DECL|OSCH3|member|uint32_t OSCH3:1; /**< bit: 3 Output Selection Clear for PWMH output of the channel 3 */
DECL|OSCH|member|uint32_t OSCH:4; /**< bit: 0..3 Output Selection Clear for PWMH output of the channel x */
DECL|OSCL0|member|uint32_t OSCL0:1; /**< bit: 16 Output Selection Clear for PWML output of the channel 0 */
DECL|OSCL1|member|uint32_t OSCL1:1; /**< bit: 17 Output Selection Clear for PWML output of the channel 1 */
DECL|OSCL2|member|uint32_t OSCL2:1; /**< bit: 18 Output Selection Clear for PWML output of the channel 2 */
DECL|OSCL3|member|uint32_t OSCL3:1; /**< bit: 19 Output Selection Clear for PWML output of the channel 3 */
DECL|OSCL|member|uint32_t OSCL:4; /**< bit: 16..19 Output Selection Clear for PWML output of the channel 3 */
DECL|OSCUPH0|member|uint32_t OSCUPH0:1; /**< bit: 0 Output Selection Clear for PWMH output of the channel 0 */
DECL|OSCUPH1|member|uint32_t OSCUPH1:1; /**< bit: 1 Output Selection Clear for PWMH output of the channel 1 */
DECL|OSCUPH2|member|uint32_t OSCUPH2:1; /**< bit: 2 Output Selection Clear for PWMH output of the channel 2 */
DECL|OSCUPH3|member|uint32_t OSCUPH3:1; /**< bit: 3 Output Selection Clear for PWMH output of the channel 3 */
DECL|OSCUPH|member|uint32_t OSCUPH:4; /**< bit: 0..3 Output Selection Clear for PWMH output of the channel x */
DECL|OSCUPL0|member|uint32_t OSCUPL0:1; /**< bit: 16 Output Selection Clear for PWML output of the channel 0 */
DECL|OSCUPL1|member|uint32_t OSCUPL1:1; /**< bit: 17 Output Selection Clear for PWML output of the channel 1 */
DECL|OSCUPL2|member|uint32_t OSCUPL2:1; /**< bit: 18 Output Selection Clear for PWML output of the channel 2 */
DECL|OSCUPL3|member|uint32_t OSCUPL3:1; /**< bit: 19 Output Selection Clear for PWML output of the channel 3 */
DECL|OSCUPL|member|uint32_t OSCUPL:4; /**< bit: 16..19 Output Selection Clear for PWML output of the channel 3 */
DECL|OSH0|member|uint32_t OSH0:1; /**< bit: 0 Output Selection for PWMH output of the channel 0 */
DECL|OSH1|member|uint32_t OSH1:1; /**< bit: 1 Output Selection for PWMH output of the channel 1 */
DECL|OSH2|member|uint32_t OSH2:1; /**< bit: 2 Output Selection for PWMH output of the channel 2 */
DECL|OSH3|member|uint32_t OSH3:1; /**< bit: 3 Output Selection for PWMH output of the channel 3 */
DECL|OSH|member|uint32_t OSH:4; /**< bit: 0..3 Output Selection for PWMH output of the channel x */
DECL|OSL0|member|uint32_t OSL0:1; /**< bit: 16 Output Selection for PWML output of the channel 0 */
DECL|OSL1|member|uint32_t OSL1:1; /**< bit: 17 Output Selection for PWML output of the channel 1 */
DECL|OSL2|member|uint32_t OSL2:1; /**< bit: 18 Output Selection for PWML output of the channel 2 */
DECL|OSL3|member|uint32_t OSL3:1; /**< bit: 19 Output Selection for PWML output of the channel 3 */
DECL|OSL|member|uint32_t OSL:4; /**< bit: 16..19 Output Selection for PWML output of the channel 3 */
DECL|OSSH0|member|uint32_t OSSH0:1; /**< bit: 0 Output Selection Set for PWMH output of the channel 0 */
DECL|OSSH1|member|uint32_t OSSH1:1; /**< bit: 1 Output Selection Set for PWMH output of the channel 1 */
DECL|OSSH2|member|uint32_t OSSH2:1; /**< bit: 2 Output Selection Set for PWMH output of the channel 2 */
DECL|OSSH3|member|uint32_t OSSH3:1; /**< bit: 3 Output Selection Set for PWMH output of the channel 3 */
DECL|OSSH|member|uint32_t OSSH:4; /**< bit: 0..3 Output Selection Set for PWMH output of the channel x */
DECL|OSSL0|member|uint32_t OSSL0:1; /**< bit: 16 Output Selection Set for PWML output of the channel 0 */
DECL|OSSL1|member|uint32_t OSSL1:1; /**< bit: 17 Output Selection Set for PWML output of the channel 1 */
DECL|OSSL2|member|uint32_t OSSL2:1; /**< bit: 18 Output Selection Set for PWML output of the channel 2 */
DECL|OSSL3|member|uint32_t OSSL3:1; /**< bit: 19 Output Selection Set for PWML output of the channel 3 */
DECL|OSSL|member|uint32_t OSSL:4; /**< bit: 16..19 Output Selection Set for PWML output of the channel 3 */
DECL|OSSUPH0|member|uint32_t OSSUPH0:1; /**< bit: 0 Output Selection Set for PWMH output of the channel 0 */
DECL|OSSUPH1|member|uint32_t OSSUPH1:1; /**< bit: 1 Output Selection Set for PWMH output of the channel 1 */
DECL|OSSUPH2|member|uint32_t OSSUPH2:1; /**< bit: 2 Output Selection Set for PWMH output of the channel 2 */
DECL|OSSUPH3|member|uint32_t OSSUPH3:1; /**< bit: 3 Output Selection Set for PWMH output of the channel 3 */
DECL|OSSUPH|member|uint32_t OSSUPH:4; /**< bit: 0..3 Output Selection Set for PWMH output of the channel x */
DECL|OSSUPL0|member|uint32_t OSSUPL0:1; /**< bit: 16 Output Selection Set for PWML output of the channel 0 */
DECL|OSSUPL1|member|uint32_t OSSUPL1:1; /**< bit: 17 Output Selection Set for PWML output of the channel 1 */
DECL|OSSUPL2|member|uint32_t OSSUPL2:1; /**< bit: 18 Output Selection Set for PWML output of the channel 2 */
DECL|OSSUPL3|member|uint32_t OSSUPL3:1; /**< bit: 19 Output Selection Set for PWML output of the channel 3 */
DECL|OSSUPL|member|uint32_t OSSUPL:4; /**< bit: 16..19 Output Selection Set for PWML output of the channel 3 */
DECL|PPM|member|uint32_t PPM:1; /**< bit: 19 Push-Pull Mode */
DECL|PREA|member|uint32_t PREA:4; /**< bit: 8..11 CLKA Source Clock Selection */
DECL|PREB|member|uint32_t PREB:4; /**< bit: 24..27 CLKB Source Clock Selection */
DECL|PTRCS|member|uint32_t PTRCS:3; /**< bit: 21..23 DMA Controller Transfer Request Comparison Selection */
DECL|PTRM|member|uint32_t PTRM:1; /**< bit: 20 DMA Controller Transfer Request Mode */
DECL|PWMCHNUM_NUMBER|macro|PWMCHNUM_NUMBER
DECL|PWMCMP_NUMBER|macro|PWMCMP_NUMBER
DECL|PWMHFEN|member|uint32_t PWMHFEN:1; /**< bit: 18 PWMH Falling Edge Enable */
DECL|PWMHFEN|member|uint32_t PWMHFEN:1; /**< bit: 18 PWMH Falling Edge Enable */
DECL|PWMHREN|member|uint32_t PWMHREN:1; /**< bit: 19 PWMH Rising Edge Enable */
DECL|PWMHREN|member|uint32_t PWMHREN:1; /**< bit: 19 PWMH Rising Edge Enable */
DECL|PWMLFEN|member|uint32_t PWMLFEN:1; /**< bit: 16 PWML Falling Edge Enable */
DECL|PWMLFEN|member|uint32_t PWMLFEN:1; /**< bit: 16 PWML Falling Edge Enable */
DECL|PWMLREN|member|uint32_t PWMLREN:1; /**< bit: 17 PWML Rising Edge Enable */
DECL|PWMLREN|member|uint32_t PWMLREN:1; /**< bit: 17 PWML Rising Edge Enable */
DECL|PWM_6343|macro|PWM_6343
DECL|PWM_CCNT_CNT_Msk|macro|PWM_CCNT_CNT_Msk
DECL|PWM_CCNT_CNT_Pos|macro|PWM_CCNT_CNT_Pos
DECL|PWM_CCNT_CNT|macro|PWM_CCNT_CNT
DECL|PWM_CCNT_MASK|macro|PWM_CCNT_MASK
DECL|PWM_CCNT_Msk|macro|PWM_CCNT_Msk
DECL|PWM_CCNT_OFFSET|macro|PWM_CCNT_OFFSET
DECL|PWM_CCNT_Type|typedef|} PWM_CCNT_Type;
DECL|PWM_CCNT|member|__I PWM_CCNT_Type PWM_CCNT; /**< Offset: 0x14 (R/ 32) PWM Channel Counter Register (ch_num = 0) */
DECL|PWM_CCNT|member|__I uint32_t PWM_CCNT; /**< (PWM_CH_NUM Offset: 0x14) PWM Channel Counter Register (ch_num = 0) */
DECL|PWM_CDTYUPD_CDTYUPD_Msk|macro|PWM_CDTYUPD_CDTYUPD_Msk
DECL|PWM_CDTYUPD_CDTYUPD_Pos|macro|PWM_CDTYUPD_CDTYUPD_Pos
DECL|PWM_CDTYUPD_CDTYUPD|macro|PWM_CDTYUPD_CDTYUPD
DECL|PWM_CDTYUPD_MASK|macro|PWM_CDTYUPD_MASK
DECL|PWM_CDTYUPD_Msk|macro|PWM_CDTYUPD_Msk
DECL|PWM_CDTYUPD_OFFSET|macro|PWM_CDTYUPD_OFFSET
DECL|PWM_CDTYUPD_Type|typedef|} PWM_CDTYUPD_Type;
DECL|PWM_CDTYUPD|member|__O PWM_CDTYUPD_Type PWM_CDTYUPD; /**< Offset: 0x08 ( /W 32) PWM Channel Duty Cycle Update Register (ch_num = 0) */
DECL|PWM_CDTYUPD|member|__O uint32_t PWM_CDTYUPD; /**< (PWM_CH_NUM Offset: 0x08) PWM Channel Duty Cycle Update Register (ch_num = 0) */
DECL|PWM_CDTY_CDTY_Msk|macro|PWM_CDTY_CDTY_Msk
DECL|PWM_CDTY_CDTY_Pos|macro|PWM_CDTY_CDTY_Pos
DECL|PWM_CDTY_CDTY|macro|PWM_CDTY_CDTY
DECL|PWM_CDTY_MASK|macro|PWM_CDTY_MASK
DECL|PWM_CDTY_Msk|macro|PWM_CDTY_Msk
DECL|PWM_CDTY_OFFSET|macro|PWM_CDTY_OFFSET
DECL|PWM_CDTY_Type|typedef|} PWM_CDTY_Type;
DECL|PWM_CDTY|member|__IO PWM_CDTY_Type PWM_CDTY; /**< Offset: 0x04 (R/W 32) PWM Channel Duty Cycle Register (ch_num = 0) */
DECL|PWM_CDTY|member|__IO uint32_t PWM_CDTY; /**< (PWM_CH_NUM Offset: 0x04) PWM Channel Duty Cycle Register (ch_num = 0) */
DECL|PWM_CH_NUM|member|PwmChNum PWM_CH_NUM[4]; /**< Offset: 0x200 PWM Channel Mode Register (ch_num = 0) */
DECL|PWM_CH_NUM|member|PwmChNum PWM_CH_NUM[PWMCHNUM_NUMBER]; /**< Offset: 0x200 PWM Channel Mode Register (ch_num = 0) */
DECL|PWM_CLK_DIVA_CLKA_POFF_Val|macro|PWM_CLK_DIVA_CLKA_POFF_Val
DECL|PWM_CLK_DIVA_CLKA_POFF|macro|PWM_CLK_DIVA_CLKA_POFF
DECL|PWM_CLK_DIVA_Msk|macro|PWM_CLK_DIVA_Msk
DECL|PWM_CLK_DIVA_PREA_Val|macro|PWM_CLK_DIVA_PREA_Val
DECL|PWM_CLK_DIVA_PREA|macro|PWM_CLK_DIVA_PREA
DECL|PWM_CLK_DIVA_Pos|macro|PWM_CLK_DIVA_Pos
DECL|PWM_CLK_DIVA|macro|PWM_CLK_DIVA
DECL|PWM_CLK_DIVB_CLKB_POFF_Val|macro|PWM_CLK_DIVB_CLKB_POFF_Val
DECL|PWM_CLK_DIVB_CLKB_POFF|macro|PWM_CLK_DIVB_CLKB_POFF
DECL|PWM_CLK_DIVB_Msk|macro|PWM_CLK_DIVB_Msk
DECL|PWM_CLK_DIVB_PREB_Val|macro|PWM_CLK_DIVB_PREB_Val
DECL|PWM_CLK_DIVB_PREB|macro|PWM_CLK_DIVB_PREB
DECL|PWM_CLK_DIVB_Pos|macro|PWM_CLK_DIVB_Pos
DECL|PWM_CLK_DIVB|macro|PWM_CLK_DIVB
DECL|PWM_CLK_MASK|macro|PWM_CLK_MASK
DECL|PWM_CLK_Msk|macro|PWM_CLK_Msk
DECL|PWM_CLK_OFFSET|macro|PWM_CLK_OFFSET
DECL|PWM_CLK_PREA_CLK_DIV1024_Val|macro|PWM_CLK_PREA_CLK_DIV1024_Val
DECL|PWM_CLK_PREA_CLK_DIV1024|macro|PWM_CLK_PREA_CLK_DIV1024
DECL|PWM_CLK_PREA_CLK_DIV128_Val|macro|PWM_CLK_PREA_CLK_DIV128_Val
DECL|PWM_CLK_PREA_CLK_DIV128|macro|PWM_CLK_PREA_CLK_DIV128
DECL|PWM_CLK_PREA_CLK_DIV16_Val|macro|PWM_CLK_PREA_CLK_DIV16_Val
DECL|PWM_CLK_PREA_CLK_DIV16|macro|PWM_CLK_PREA_CLK_DIV16
DECL|PWM_CLK_PREA_CLK_DIV256_Val|macro|PWM_CLK_PREA_CLK_DIV256_Val
DECL|PWM_CLK_PREA_CLK_DIV256|macro|PWM_CLK_PREA_CLK_DIV256
DECL|PWM_CLK_PREA_CLK_DIV2_Val|macro|PWM_CLK_PREA_CLK_DIV2_Val
DECL|PWM_CLK_PREA_CLK_DIV2|macro|PWM_CLK_PREA_CLK_DIV2
DECL|PWM_CLK_PREA_CLK_DIV32_Val|macro|PWM_CLK_PREA_CLK_DIV32_Val
DECL|PWM_CLK_PREA_CLK_DIV32|macro|PWM_CLK_PREA_CLK_DIV32
DECL|PWM_CLK_PREA_CLK_DIV4_Val|macro|PWM_CLK_PREA_CLK_DIV4_Val
DECL|PWM_CLK_PREA_CLK_DIV4|macro|PWM_CLK_PREA_CLK_DIV4
DECL|PWM_CLK_PREA_CLK_DIV512_Val|macro|PWM_CLK_PREA_CLK_DIV512_Val
DECL|PWM_CLK_PREA_CLK_DIV512|macro|PWM_CLK_PREA_CLK_DIV512
DECL|PWM_CLK_PREA_CLK_DIV64_Val|macro|PWM_CLK_PREA_CLK_DIV64_Val
DECL|PWM_CLK_PREA_CLK_DIV64|macro|PWM_CLK_PREA_CLK_DIV64
DECL|PWM_CLK_PREA_CLK_DIV8_Val|macro|PWM_CLK_PREA_CLK_DIV8_Val
DECL|PWM_CLK_PREA_CLK_DIV8|macro|PWM_CLK_PREA_CLK_DIV8
DECL|PWM_CLK_PREA_CLK_Val|macro|PWM_CLK_PREA_CLK_Val
DECL|PWM_CLK_PREA_CLK|macro|PWM_CLK_PREA_CLK
DECL|PWM_CLK_PREA_Msk|macro|PWM_CLK_PREA_Msk
DECL|PWM_CLK_PREA_Pos|macro|PWM_CLK_PREA_Pos
DECL|PWM_CLK_PREA|macro|PWM_CLK_PREA
DECL|PWM_CLK_PREB_CLK_DIV1024_Val|macro|PWM_CLK_PREB_CLK_DIV1024_Val
DECL|PWM_CLK_PREB_CLK_DIV1024|macro|PWM_CLK_PREB_CLK_DIV1024
DECL|PWM_CLK_PREB_CLK_DIV128_Val|macro|PWM_CLK_PREB_CLK_DIV128_Val
DECL|PWM_CLK_PREB_CLK_DIV128|macro|PWM_CLK_PREB_CLK_DIV128
DECL|PWM_CLK_PREB_CLK_DIV16_Val|macro|PWM_CLK_PREB_CLK_DIV16_Val
DECL|PWM_CLK_PREB_CLK_DIV16|macro|PWM_CLK_PREB_CLK_DIV16
DECL|PWM_CLK_PREB_CLK_DIV256_Val|macro|PWM_CLK_PREB_CLK_DIV256_Val
DECL|PWM_CLK_PREB_CLK_DIV256|macro|PWM_CLK_PREB_CLK_DIV256
DECL|PWM_CLK_PREB_CLK_DIV2_Val|macro|PWM_CLK_PREB_CLK_DIV2_Val
DECL|PWM_CLK_PREB_CLK_DIV2|macro|PWM_CLK_PREB_CLK_DIV2
DECL|PWM_CLK_PREB_CLK_DIV32_Val|macro|PWM_CLK_PREB_CLK_DIV32_Val
DECL|PWM_CLK_PREB_CLK_DIV32|macro|PWM_CLK_PREB_CLK_DIV32
DECL|PWM_CLK_PREB_CLK_DIV4_Val|macro|PWM_CLK_PREB_CLK_DIV4_Val
DECL|PWM_CLK_PREB_CLK_DIV4|macro|PWM_CLK_PREB_CLK_DIV4
DECL|PWM_CLK_PREB_CLK_DIV512_Val|macro|PWM_CLK_PREB_CLK_DIV512_Val
DECL|PWM_CLK_PREB_CLK_DIV512|macro|PWM_CLK_PREB_CLK_DIV512
DECL|PWM_CLK_PREB_CLK_DIV64_Val|macro|PWM_CLK_PREB_CLK_DIV64_Val
DECL|PWM_CLK_PREB_CLK_DIV64|macro|PWM_CLK_PREB_CLK_DIV64
DECL|PWM_CLK_PREB_CLK_DIV8_Val|macro|PWM_CLK_PREB_CLK_DIV8_Val
DECL|PWM_CLK_PREB_CLK_DIV8|macro|PWM_CLK_PREB_CLK_DIV8
DECL|PWM_CLK_PREB_CLK_Val|macro|PWM_CLK_PREB_CLK_Val
DECL|PWM_CLK_PREB_CLK|macro|PWM_CLK_PREB_CLK
DECL|PWM_CLK_PREB_Msk|macro|PWM_CLK_PREB_Msk
DECL|PWM_CLK_PREB_Pos|macro|PWM_CLK_PREB_Pos
DECL|PWM_CLK_PREB|macro|PWM_CLK_PREB
DECL|PWM_CLK_Type|typedef|} PWM_CLK_Type;
DECL|PWM_CLK|member|__IO PWM_CLK_Type PWM_CLK; /**< Offset: 0x00 (R/W 32) PWM Clock Register */
DECL|PWM_CLK|member|__IO uint32_t PWM_CLK; /**< (PWM Offset: 0x00) PWM Clock Register */
DECL|PWM_CMPMUPD_CENUPD_Msk|macro|PWM_CMPMUPD_CENUPD_Msk
DECL|PWM_CMPMUPD_CENUPD_Pos|macro|PWM_CMPMUPD_CENUPD_Pos
DECL|PWM_CMPMUPD_CENUPD|macro|PWM_CMPMUPD_CENUPD
DECL|PWM_CMPMUPD_CPRUPD_Msk|macro|PWM_CMPMUPD_CPRUPD_Msk
DECL|PWM_CMPMUPD_CPRUPD_Pos|macro|PWM_CMPMUPD_CPRUPD_Pos
DECL|PWM_CMPMUPD_CPRUPD|macro|PWM_CMPMUPD_CPRUPD
DECL|PWM_CMPMUPD_CTRUPD_Msk|macro|PWM_CMPMUPD_CTRUPD_Msk
DECL|PWM_CMPMUPD_CTRUPD_Pos|macro|PWM_CMPMUPD_CTRUPD_Pos
DECL|PWM_CMPMUPD_CTRUPD|macro|PWM_CMPMUPD_CTRUPD
DECL|PWM_CMPMUPD_CUPRUPD_Msk|macro|PWM_CMPMUPD_CUPRUPD_Msk
DECL|PWM_CMPMUPD_CUPRUPD_Pos|macro|PWM_CMPMUPD_CUPRUPD_Pos
DECL|PWM_CMPMUPD_CUPRUPD|macro|PWM_CMPMUPD_CUPRUPD
DECL|PWM_CMPMUPD_MASK|macro|PWM_CMPMUPD_MASK
DECL|PWM_CMPMUPD_Msk|macro|PWM_CMPMUPD_Msk
DECL|PWM_CMPMUPD_OFFSET|macro|PWM_CMPMUPD_OFFSET
DECL|PWM_CMPMUPD_Type|typedef|} PWM_CMPMUPD_Type;
DECL|PWM_CMPMUPD|member|__O PWM_CMPMUPD_Type PWM_CMPMUPD; /**< Offset: 0x0C ( /W 32) PWM Comparison 0 Mode Update Register */
DECL|PWM_CMPMUPD|member|__O uint32_t PWM_CMPMUPD; /**< (PWM_CMP Offset: 0x0C) PWM Comparison 0 Mode Update Register */
DECL|PWM_CMPM_CEN_Msk|macro|PWM_CMPM_CEN_Msk
DECL|PWM_CMPM_CEN_Pos|macro|PWM_CMPM_CEN_Pos
DECL|PWM_CMPM_CEN|macro|PWM_CMPM_CEN
DECL|PWM_CMPM_CPRCNT_Msk|macro|PWM_CMPM_CPRCNT_Msk
DECL|PWM_CMPM_CPRCNT_Pos|macro|PWM_CMPM_CPRCNT_Pos
DECL|PWM_CMPM_CPRCNT|macro|PWM_CMPM_CPRCNT
DECL|PWM_CMPM_CPR_Msk|macro|PWM_CMPM_CPR_Msk
DECL|PWM_CMPM_CPR_Pos|macro|PWM_CMPM_CPR_Pos
DECL|PWM_CMPM_CPR|macro|PWM_CMPM_CPR
DECL|PWM_CMPM_CTR_Msk|macro|PWM_CMPM_CTR_Msk
DECL|PWM_CMPM_CTR_Pos|macro|PWM_CMPM_CTR_Pos
DECL|PWM_CMPM_CTR|macro|PWM_CMPM_CTR
DECL|PWM_CMPM_CUPRCNT_Msk|macro|PWM_CMPM_CUPRCNT_Msk
DECL|PWM_CMPM_CUPRCNT_Pos|macro|PWM_CMPM_CUPRCNT_Pos
DECL|PWM_CMPM_CUPRCNT|macro|PWM_CMPM_CUPRCNT
DECL|PWM_CMPM_CUPR_Msk|macro|PWM_CMPM_CUPR_Msk
DECL|PWM_CMPM_CUPR_Pos|macro|PWM_CMPM_CUPR_Pos
DECL|PWM_CMPM_CUPR|macro|PWM_CMPM_CUPR
DECL|PWM_CMPM_MASK|macro|PWM_CMPM_MASK
DECL|PWM_CMPM_Msk|macro|PWM_CMPM_Msk
DECL|PWM_CMPM_OFFSET|macro|PWM_CMPM_OFFSET
DECL|PWM_CMPM_Type|typedef|} PWM_CMPM_Type;
DECL|PWM_CMPM|member|__IO PWM_CMPM_Type PWM_CMPM; /**< Offset: 0x08 (R/W 32) PWM Comparison 0 Mode Register */
DECL|PWM_CMPM|member|__IO uint32_t PWM_CMPM; /**< (PWM_CMP Offset: 0x08) PWM Comparison 0 Mode Register */
DECL|PWM_CMPVUPD_CVMUPD_Msk|macro|PWM_CMPVUPD_CVMUPD_Msk
DECL|PWM_CMPVUPD_CVMUPD_Pos|macro|PWM_CMPVUPD_CVMUPD_Pos
DECL|PWM_CMPVUPD_CVMUPD|macro|PWM_CMPVUPD_CVMUPD
DECL|PWM_CMPVUPD_CVUPD_Msk|macro|PWM_CMPVUPD_CVUPD_Msk
DECL|PWM_CMPVUPD_CVUPD_Pos|macro|PWM_CMPVUPD_CVUPD_Pos
DECL|PWM_CMPVUPD_CVUPD|macro|PWM_CMPVUPD_CVUPD
DECL|PWM_CMPVUPD_MASK|macro|PWM_CMPVUPD_MASK
DECL|PWM_CMPVUPD_Msk|macro|PWM_CMPVUPD_Msk
DECL|PWM_CMPVUPD_OFFSET|macro|PWM_CMPVUPD_OFFSET
DECL|PWM_CMPVUPD_Type|typedef|} PWM_CMPVUPD_Type;
DECL|PWM_CMPVUPD|member|__O PWM_CMPVUPD_Type PWM_CMPVUPD; /**< Offset: 0x04 ( /W 32) PWM Comparison 0 Value Update Register */
DECL|PWM_CMPVUPD|member|__O uint32_t PWM_CMPVUPD; /**< (PWM_CMP Offset: 0x04) PWM Comparison 0 Value Update Register */
DECL|PWM_CMPV_CVM_Msk|macro|PWM_CMPV_CVM_Msk
DECL|PWM_CMPV_CVM_Pos|macro|PWM_CMPV_CVM_Pos
DECL|PWM_CMPV_CVM|macro|PWM_CMPV_CVM
DECL|PWM_CMPV_CV_Msk|macro|PWM_CMPV_CV_Msk
DECL|PWM_CMPV_CV_Pos|macro|PWM_CMPV_CV_Pos
DECL|PWM_CMPV_CV|macro|PWM_CMPV_CV
DECL|PWM_CMPV_MASK|macro|PWM_CMPV_MASK
DECL|PWM_CMPV_Msk|macro|PWM_CMPV_Msk
DECL|PWM_CMPV_OFFSET|macro|PWM_CMPV_OFFSET
DECL|PWM_CMPV_Type|typedef|} PWM_CMPV_Type;
DECL|PWM_CMPV|member|__IO PWM_CMPV_Type PWM_CMPV; /**< Offset: 0x00 (R/W 32) PWM Comparison 0 Value Register */
DECL|PWM_CMPV|member|__IO uint32_t PWM_CMPV; /**< (PWM_CMP Offset: 0x00) PWM Comparison 0 Value Register */
DECL|PWM_CMP|member|PwmCmp PWM_CMP[8]; /**< Offset: 0x130 PWM Comparison 0 Value Register */
DECL|PWM_CMP|member|PwmCmp PWM_CMP[PWMCMP_NUMBER]; /**< Offset: 0x130 PWM Comparison 0 Value Register */
DECL|PWM_CMR_CALG_Msk|macro|PWM_CMR_CALG_Msk
DECL|PWM_CMR_CALG_Pos|macro|PWM_CMR_CALG_Pos
DECL|PWM_CMR_CALG|macro|PWM_CMR_CALG
DECL|PWM_CMR_CES_Msk|macro|PWM_CMR_CES_Msk
DECL|PWM_CMR_CES_Pos|macro|PWM_CMR_CES_Pos
DECL|PWM_CMR_CES|macro|PWM_CMR_CES
DECL|PWM_CMR_CPOL_Msk|macro|PWM_CMR_CPOL_Msk
DECL|PWM_CMR_CPOL_Pos|macro|PWM_CMR_CPOL_Pos
DECL|PWM_CMR_CPOL|macro|PWM_CMR_CPOL
DECL|PWM_CMR_CPRE_CLKA_Val|macro|PWM_CMR_CPRE_CLKA_Val
DECL|PWM_CMR_CPRE_CLKA|macro|PWM_CMR_CPRE_CLKA
DECL|PWM_CMR_CPRE_CLKB_Val|macro|PWM_CMR_CPRE_CLKB_Val
DECL|PWM_CMR_CPRE_CLKB|macro|PWM_CMR_CPRE_CLKB
DECL|PWM_CMR_CPRE_MCK_DIV_1024_Val|macro|PWM_CMR_CPRE_MCK_DIV_1024_Val
DECL|PWM_CMR_CPRE_MCK_DIV_1024|macro|PWM_CMR_CPRE_MCK_DIV_1024
DECL|PWM_CMR_CPRE_MCK_DIV_128_Val|macro|PWM_CMR_CPRE_MCK_DIV_128_Val
DECL|PWM_CMR_CPRE_MCK_DIV_128|macro|PWM_CMR_CPRE_MCK_DIV_128
DECL|PWM_CMR_CPRE_MCK_DIV_16_Val|macro|PWM_CMR_CPRE_MCK_DIV_16_Val
DECL|PWM_CMR_CPRE_MCK_DIV_16|macro|PWM_CMR_CPRE_MCK_DIV_16
DECL|PWM_CMR_CPRE_MCK_DIV_256_Val|macro|PWM_CMR_CPRE_MCK_DIV_256_Val
DECL|PWM_CMR_CPRE_MCK_DIV_256|macro|PWM_CMR_CPRE_MCK_DIV_256
DECL|PWM_CMR_CPRE_MCK_DIV_2_Val|macro|PWM_CMR_CPRE_MCK_DIV_2_Val
DECL|PWM_CMR_CPRE_MCK_DIV_2|macro|PWM_CMR_CPRE_MCK_DIV_2
DECL|PWM_CMR_CPRE_MCK_DIV_32_Val|macro|PWM_CMR_CPRE_MCK_DIV_32_Val
DECL|PWM_CMR_CPRE_MCK_DIV_32|macro|PWM_CMR_CPRE_MCK_DIV_32
DECL|PWM_CMR_CPRE_MCK_DIV_4_Val|macro|PWM_CMR_CPRE_MCK_DIV_4_Val
DECL|PWM_CMR_CPRE_MCK_DIV_4|macro|PWM_CMR_CPRE_MCK_DIV_4
DECL|PWM_CMR_CPRE_MCK_DIV_512_Val|macro|PWM_CMR_CPRE_MCK_DIV_512_Val
DECL|PWM_CMR_CPRE_MCK_DIV_512|macro|PWM_CMR_CPRE_MCK_DIV_512
DECL|PWM_CMR_CPRE_MCK_DIV_64_Val|macro|PWM_CMR_CPRE_MCK_DIV_64_Val
DECL|PWM_CMR_CPRE_MCK_DIV_64|macro|PWM_CMR_CPRE_MCK_DIV_64
DECL|PWM_CMR_CPRE_MCK_DIV_8_Val|macro|PWM_CMR_CPRE_MCK_DIV_8_Val
DECL|PWM_CMR_CPRE_MCK_DIV_8|macro|PWM_CMR_CPRE_MCK_DIV_8
DECL|PWM_CMR_CPRE_MCK_Val|macro|PWM_CMR_CPRE_MCK_Val
DECL|PWM_CMR_CPRE_MCK|macro|PWM_CMR_CPRE_MCK
DECL|PWM_CMR_CPRE_Msk|macro|PWM_CMR_CPRE_Msk
DECL|PWM_CMR_CPRE_Pos|macro|PWM_CMR_CPRE_Pos
DECL|PWM_CMR_CPRE|macro|PWM_CMR_CPRE
DECL|PWM_CMR_DPOLI_Msk|macro|PWM_CMR_DPOLI_Msk
DECL|PWM_CMR_DPOLI_Pos|macro|PWM_CMR_DPOLI_Pos
DECL|PWM_CMR_DPOLI|macro|PWM_CMR_DPOLI
DECL|PWM_CMR_DTE_Msk|macro|PWM_CMR_DTE_Msk
DECL|PWM_CMR_DTE_Pos|macro|PWM_CMR_DTE_Pos
DECL|PWM_CMR_DTE|macro|PWM_CMR_DTE
DECL|PWM_CMR_DTHI_Msk|macro|PWM_CMR_DTHI_Msk
DECL|PWM_CMR_DTHI_Pos|macro|PWM_CMR_DTHI_Pos
DECL|PWM_CMR_DTHI|macro|PWM_CMR_DTHI
DECL|PWM_CMR_DTLI_Msk|macro|PWM_CMR_DTLI_Msk
DECL|PWM_CMR_DTLI_Pos|macro|PWM_CMR_DTLI_Pos
DECL|PWM_CMR_DTLI|macro|PWM_CMR_DTLI
DECL|PWM_CMR_MASK|macro|PWM_CMR_MASK
DECL|PWM_CMR_Msk|macro|PWM_CMR_Msk
DECL|PWM_CMR_OFFSET|macro|PWM_CMR_OFFSET
DECL|PWM_CMR_PPM_Msk|macro|PWM_CMR_PPM_Msk
DECL|PWM_CMR_PPM_Pos|macro|PWM_CMR_PPM_Pos
DECL|PWM_CMR_PPM|macro|PWM_CMR_PPM
DECL|PWM_CMR_TCTS_Msk|macro|PWM_CMR_TCTS_Msk
DECL|PWM_CMR_TCTS_Pos|macro|PWM_CMR_TCTS_Pos
DECL|PWM_CMR_TCTS|macro|PWM_CMR_TCTS
DECL|PWM_CMR_Type|typedef|} PWM_CMR_Type;
DECL|PWM_CMR_UPDS_Msk|macro|PWM_CMR_UPDS_Msk
DECL|PWM_CMR_UPDS_Pos|macro|PWM_CMR_UPDS_Pos
DECL|PWM_CMR_UPDS|macro|PWM_CMR_UPDS
DECL|PWM_CMR|member|__IO PWM_CMR_Type PWM_CMR; /**< Offset: 0x00 (R/W 32) PWM Channel Mode Register (ch_num = 0) */
DECL|PWM_CMR|member|__IO uint32_t PWM_CMR; /**< (PWM_CH_NUM Offset: 0x00) PWM Channel Mode Register (ch_num = 0) */
DECL|PWM_CMUPD0_CPOLINVUP_Msk|macro|PWM_CMUPD0_CPOLINVUP_Msk
DECL|PWM_CMUPD0_CPOLINVUP_Pos|macro|PWM_CMUPD0_CPOLINVUP_Pos
DECL|PWM_CMUPD0_CPOLINVUP|macro|PWM_CMUPD0_CPOLINVUP
DECL|PWM_CMUPD0_CPOLUP_Msk|macro|PWM_CMUPD0_CPOLUP_Msk
DECL|PWM_CMUPD0_CPOLUP_Pos|macro|PWM_CMUPD0_CPOLUP_Pos
DECL|PWM_CMUPD0_CPOLUP|macro|PWM_CMUPD0_CPOLUP
DECL|PWM_CMUPD0_MASK|macro|PWM_CMUPD0_MASK
DECL|PWM_CMUPD0_Msk|macro|PWM_CMUPD0_Msk
DECL|PWM_CMUPD0_OFFSET|macro|PWM_CMUPD0_OFFSET
DECL|PWM_CMUPD0_Type|typedef|} PWM_CMUPD0_Type;
DECL|PWM_CMUPD0|member|__O PWM_CMUPD0_Type PWM_CMUPD0; /**< Offset: 0x400 ( /W 32) PWM Channel Mode Update Register (ch_num = 0) */
DECL|PWM_CMUPD0|member|__O uint32_t PWM_CMUPD0; /**< (PWM Offset: 0x400) PWM Channel Mode Update Register (ch_num = 0) */
DECL|PWM_CMUPD1_CPOLINVUP_Msk|macro|PWM_CMUPD1_CPOLINVUP_Msk
DECL|PWM_CMUPD1_CPOLINVUP_Pos|macro|PWM_CMUPD1_CPOLINVUP_Pos
DECL|PWM_CMUPD1_CPOLINVUP|macro|PWM_CMUPD1_CPOLINVUP
DECL|PWM_CMUPD1_CPOLUP_Msk|macro|PWM_CMUPD1_CPOLUP_Msk
DECL|PWM_CMUPD1_CPOLUP_Pos|macro|PWM_CMUPD1_CPOLUP_Pos
DECL|PWM_CMUPD1_CPOLUP|macro|PWM_CMUPD1_CPOLUP
DECL|PWM_CMUPD1_MASK|macro|PWM_CMUPD1_MASK
DECL|PWM_CMUPD1_Msk|macro|PWM_CMUPD1_Msk
DECL|PWM_CMUPD1_OFFSET|macro|PWM_CMUPD1_OFFSET
DECL|PWM_CMUPD1_Type|typedef|} PWM_CMUPD1_Type;
DECL|PWM_CMUPD1|member|__O PWM_CMUPD1_Type PWM_CMUPD1; /**< Offset: 0x420 ( /W 32) PWM Channel Mode Update Register (ch_num = 1) */
DECL|PWM_CMUPD1|member|__O uint32_t PWM_CMUPD1; /**< (PWM Offset: 0x420) PWM Channel Mode Update Register (ch_num = 1) */
DECL|PWM_CMUPD2_CPOLINVUP_Msk|macro|PWM_CMUPD2_CPOLINVUP_Msk
DECL|PWM_CMUPD2_CPOLINVUP_Pos|macro|PWM_CMUPD2_CPOLINVUP_Pos
DECL|PWM_CMUPD2_CPOLINVUP|macro|PWM_CMUPD2_CPOLINVUP
DECL|PWM_CMUPD2_CPOLUP_Msk|macro|PWM_CMUPD2_CPOLUP_Msk
DECL|PWM_CMUPD2_CPOLUP_Pos|macro|PWM_CMUPD2_CPOLUP_Pos
DECL|PWM_CMUPD2_CPOLUP|macro|PWM_CMUPD2_CPOLUP
DECL|PWM_CMUPD2_MASK|macro|PWM_CMUPD2_MASK
DECL|PWM_CMUPD2_Msk|macro|PWM_CMUPD2_Msk
DECL|PWM_CMUPD2_OFFSET|macro|PWM_CMUPD2_OFFSET
DECL|PWM_CMUPD2_Type|typedef|} PWM_CMUPD2_Type;
DECL|PWM_CMUPD2|member|__O PWM_CMUPD2_Type PWM_CMUPD2; /**< Offset: 0x440 ( /W 32) PWM Channel Mode Update Register (ch_num = 2) */
DECL|PWM_CMUPD2|member|__O uint32_t PWM_CMUPD2; /**< (PWM Offset: 0x440) PWM Channel Mode Update Register (ch_num = 2) */
DECL|PWM_CMUPD3_CPOLINVUP_Msk|macro|PWM_CMUPD3_CPOLINVUP_Msk
DECL|PWM_CMUPD3_CPOLINVUP_Pos|macro|PWM_CMUPD3_CPOLINVUP_Pos
DECL|PWM_CMUPD3_CPOLINVUP|macro|PWM_CMUPD3_CPOLINVUP
DECL|PWM_CMUPD3_CPOLUP_Msk|macro|PWM_CMUPD3_CPOLUP_Msk
DECL|PWM_CMUPD3_CPOLUP_Pos|macro|PWM_CMUPD3_CPOLUP_Pos
DECL|PWM_CMUPD3_CPOLUP|macro|PWM_CMUPD3_CPOLUP
DECL|PWM_CMUPD3_MASK|macro|PWM_CMUPD3_MASK
DECL|PWM_CMUPD3_Msk|macro|PWM_CMUPD3_Msk
DECL|PWM_CMUPD3_OFFSET|macro|PWM_CMUPD3_OFFSET
DECL|PWM_CMUPD3_Type|typedef|} PWM_CMUPD3_Type;
DECL|PWM_CMUPD3|member|__O PWM_CMUPD3_Type PWM_CMUPD3; /**< Offset: 0x460 ( /W 32) PWM Channel Mode Update Register (ch_num = 3) */
DECL|PWM_CMUPD3|member|__O uint32_t PWM_CMUPD3; /**< (PWM Offset: 0x460) PWM Channel Mode Update Register (ch_num = 3) */
DECL|PWM_CPRDUPD_CPRDUPD_Msk|macro|PWM_CPRDUPD_CPRDUPD_Msk
DECL|PWM_CPRDUPD_CPRDUPD_Pos|macro|PWM_CPRDUPD_CPRDUPD_Pos
DECL|PWM_CPRDUPD_CPRDUPD|macro|PWM_CPRDUPD_CPRDUPD
DECL|PWM_CPRDUPD_MASK|macro|PWM_CPRDUPD_MASK
DECL|PWM_CPRDUPD_Msk|macro|PWM_CPRDUPD_Msk
DECL|PWM_CPRDUPD_OFFSET|macro|PWM_CPRDUPD_OFFSET
DECL|PWM_CPRDUPD_Type|typedef|} PWM_CPRDUPD_Type;
DECL|PWM_CPRDUPD|member|__O PWM_CPRDUPD_Type PWM_CPRDUPD; /**< Offset: 0x10 ( /W 32) PWM Channel Period Update Register (ch_num = 0) */
DECL|PWM_CPRDUPD|member|__O uint32_t PWM_CPRDUPD; /**< (PWM_CH_NUM Offset: 0x10) PWM Channel Period Update Register (ch_num = 0) */
DECL|PWM_CPRD_CPRD_Msk|macro|PWM_CPRD_CPRD_Msk
DECL|PWM_CPRD_CPRD_Pos|macro|PWM_CPRD_CPRD_Pos
DECL|PWM_CPRD_CPRD|macro|PWM_CPRD_CPRD
DECL|PWM_CPRD_MASK|macro|PWM_CPRD_MASK
DECL|PWM_CPRD_Msk|macro|PWM_CPRD_Msk
DECL|PWM_CPRD_OFFSET|macro|PWM_CPRD_OFFSET
DECL|PWM_CPRD_Type|typedef|} PWM_CPRD_Type;
DECL|PWM_CPRD|member|__IO PWM_CPRD_Type PWM_CPRD; /**< Offset: 0x0C (R/W 32) PWM Channel Period Register (ch_num = 0) */
DECL|PWM_CPRD|member|__IO uint32_t PWM_CPRD; /**< (PWM_CH_NUM Offset: 0x0C) PWM Channel Period Register (ch_num = 0) */
DECL|PWM_DIS_CHID0_Msk|macro|PWM_DIS_CHID0_Msk
DECL|PWM_DIS_CHID0_Pos|macro|PWM_DIS_CHID0_Pos
DECL|PWM_DIS_CHID0|macro|PWM_DIS_CHID0
DECL|PWM_DIS_CHID1_Msk|macro|PWM_DIS_CHID1_Msk
DECL|PWM_DIS_CHID1_Pos|macro|PWM_DIS_CHID1_Pos
DECL|PWM_DIS_CHID1|macro|PWM_DIS_CHID1
DECL|PWM_DIS_CHID2_Msk|macro|PWM_DIS_CHID2_Msk
DECL|PWM_DIS_CHID2_Pos|macro|PWM_DIS_CHID2_Pos
DECL|PWM_DIS_CHID2|macro|PWM_DIS_CHID2
DECL|PWM_DIS_CHID3_Msk|macro|PWM_DIS_CHID3_Msk
DECL|PWM_DIS_CHID3_Pos|macro|PWM_DIS_CHID3_Pos
DECL|PWM_DIS_CHID3|macro|PWM_DIS_CHID3
DECL|PWM_DIS_CHID_Msk|macro|PWM_DIS_CHID_Msk
DECL|PWM_DIS_CHID_Pos|macro|PWM_DIS_CHID_Pos
DECL|PWM_DIS_CHID|macro|PWM_DIS_CHID
DECL|PWM_DIS_MASK|macro|PWM_DIS_MASK
DECL|PWM_DIS_Msk|macro|PWM_DIS_Msk
DECL|PWM_DIS_OFFSET|macro|PWM_DIS_OFFSET
DECL|PWM_DIS_Type|typedef|} PWM_DIS_Type;
DECL|PWM_DIS|member|__O PWM_DIS_Type PWM_DIS; /**< Offset: 0x08 ( /W 32) PWM Disable Register */
DECL|PWM_DIS|member|__O uint32_t PWM_DIS; /**< (PWM Offset: 0x08) PWM Disable Register */
DECL|PWM_DMAR_DMADUTY_Msk|macro|PWM_DMAR_DMADUTY_Msk
DECL|PWM_DMAR_DMADUTY_Pos|macro|PWM_DMAR_DMADUTY_Pos
DECL|PWM_DMAR_DMADUTY|macro|PWM_DMAR_DMADUTY
DECL|PWM_DMAR_MASK|macro|PWM_DMAR_MASK
DECL|PWM_DMAR_Msk|macro|PWM_DMAR_Msk
DECL|PWM_DMAR_OFFSET|macro|PWM_DMAR_OFFSET
DECL|PWM_DMAR_Type|typedef|} PWM_DMAR_Type;
DECL|PWM_DMAR|member|__O PWM_DMAR_Type PWM_DMAR; /**< Offset: 0x24 ( /W 32) PWM DMA Register */
DECL|PWM_DMAR|member|__O uint32_t PWM_DMAR; /**< (PWM Offset: 0x24) PWM DMA Register */
DECL|PWM_DTUPD_DTHUPD_Msk|macro|PWM_DTUPD_DTHUPD_Msk
DECL|PWM_DTUPD_DTHUPD_Pos|macro|PWM_DTUPD_DTHUPD_Pos
DECL|PWM_DTUPD_DTHUPD|macro|PWM_DTUPD_DTHUPD
DECL|PWM_DTUPD_DTLUPD_Msk|macro|PWM_DTUPD_DTLUPD_Msk
DECL|PWM_DTUPD_DTLUPD_Pos|macro|PWM_DTUPD_DTLUPD_Pos
DECL|PWM_DTUPD_DTLUPD|macro|PWM_DTUPD_DTLUPD
DECL|PWM_DTUPD_MASK|macro|PWM_DTUPD_MASK
DECL|PWM_DTUPD_Msk|macro|PWM_DTUPD_Msk
DECL|PWM_DTUPD_OFFSET|macro|PWM_DTUPD_OFFSET
DECL|PWM_DTUPD_Type|typedef|} PWM_DTUPD_Type;
DECL|PWM_DTUPD|member|__O PWM_DTUPD_Type PWM_DTUPD; /**< Offset: 0x1C ( /W 32) PWM Channel Dead Time Update Register (ch_num = 0) */
DECL|PWM_DTUPD|member|__O uint32_t PWM_DTUPD; /**< (PWM_CH_NUM Offset: 0x1C) PWM Channel Dead Time Update Register (ch_num = 0) */
DECL|PWM_DT_DTH_Msk|macro|PWM_DT_DTH_Msk
DECL|PWM_DT_DTH_Pos|macro|PWM_DT_DTH_Pos
DECL|PWM_DT_DTH|macro|PWM_DT_DTH
DECL|PWM_DT_DTL_Msk|macro|PWM_DT_DTL_Msk
DECL|PWM_DT_DTL_Pos|macro|PWM_DT_DTL_Pos
DECL|PWM_DT_DTL|macro|PWM_DT_DTL
DECL|PWM_DT_MASK|macro|PWM_DT_MASK
DECL|PWM_DT_Msk|macro|PWM_DT_Msk
DECL|PWM_DT_OFFSET|macro|PWM_DT_OFFSET
DECL|PWM_DT_Type|typedef|} PWM_DT_Type;
DECL|PWM_DT|member|__IO PWM_DT_Type PWM_DT; /**< Offset: 0x18 (R/W 32) PWM Channel Dead Time Register (ch_num = 0) */
DECL|PWM_DT|member|__IO uint32_t PWM_DT; /**< (PWM_CH_NUM Offset: 0x18) PWM Channel Dead Time Register (ch_num = 0) */
DECL|PWM_ELMR_CSEL0_Msk|macro|PWM_ELMR_CSEL0_Msk
DECL|PWM_ELMR_CSEL0_Pos|macro|PWM_ELMR_CSEL0_Pos
DECL|PWM_ELMR_CSEL0|macro|PWM_ELMR_CSEL0
DECL|PWM_ELMR_CSEL1_Msk|macro|PWM_ELMR_CSEL1_Msk
DECL|PWM_ELMR_CSEL1_Pos|macro|PWM_ELMR_CSEL1_Pos
DECL|PWM_ELMR_CSEL1|macro|PWM_ELMR_CSEL1
DECL|PWM_ELMR_CSEL2_Msk|macro|PWM_ELMR_CSEL2_Msk
DECL|PWM_ELMR_CSEL2_Pos|macro|PWM_ELMR_CSEL2_Pos
DECL|PWM_ELMR_CSEL2|macro|PWM_ELMR_CSEL2
DECL|PWM_ELMR_CSEL3_Msk|macro|PWM_ELMR_CSEL3_Msk
DECL|PWM_ELMR_CSEL3_Pos|macro|PWM_ELMR_CSEL3_Pos
DECL|PWM_ELMR_CSEL3|macro|PWM_ELMR_CSEL3
DECL|PWM_ELMR_CSEL4_Msk|macro|PWM_ELMR_CSEL4_Msk
DECL|PWM_ELMR_CSEL4_Pos|macro|PWM_ELMR_CSEL4_Pos
DECL|PWM_ELMR_CSEL4|macro|PWM_ELMR_CSEL4
DECL|PWM_ELMR_CSEL5_Msk|macro|PWM_ELMR_CSEL5_Msk
DECL|PWM_ELMR_CSEL5_Pos|macro|PWM_ELMR_CSEL5_Pos
DECL|PWM_ELMR_CSEL5|macro|PWM_ELMR_CSEL5
DECL|PWM_ELMR_CSEL6_Msk|macro|PWM_ELMR_CSEL6_Msk
DECL|PWM_ELMR_CSEL6_Pos|macro|PWM_ELMR_CSEL6_Pos
DECL|PWM_ELMR_CSEL6|macro|PWM_ELMR_CSEL6
DECL|PWM_ELMR_CSEL7_Msk|macro|PWM_ELMR_CSEL7_Msk
DECL|PWM_ELMR_CSEL7_Pos|macro|PWM_ELMR_CSEL7_Pos
DECL|PWM_ELMR_CSEL7|macro|PWM_ELMR_CSEL7
DECL|PWM_ELMR_CSEL_Msk|macro|PWM_ELMR_CSEL_Msk
DECL|PWM_ELMR_CSEL_Pos|macro|PWM_ELMR_CSEL_Pos
DECL|PWM_ELMR_CSEL|macro|PWM_ELMR_CSEL
DECL|PWM_ELMR_MASK|macro|PWM_ELMR_MASK
DECL|PWM_ELMR_Msk|macro|PWM_ELMR_Msk
DECL|PWM_ELMR_OFFSET|macro|PWM_ELMR_OFFSET
DECL|PWM_ELMR_Type|typedef|} PWM_ELMR_Type;
DECL|PWM_ELMR|member|__IO PWM_ELMR_Type PWM_ELMR[2]; /**< Offset: 0x7C (R/W 32) PWM Event Line 0 Mode Register 0 */
DECL|PWM_ELMR|member|__IO uint32_t PWM_ELMR[2]; /**< (PWM Offset: 0x7C) PWM Event Line 0 Mode Register 0 */
DECL|PWM_ENA_CHID0_Msk|macro|PWM_ENA_CHID0_Msk
DECL|PWM_ENA_CHID0_Pos|macro|PWM_ENA_CHID0_Pos
DECL|PWM_ENA_CHID0|macro|PWM_ENA_CHID0
DECL|PWM_ENA_CHID1_Msk|macro|PWM_ENA_CHID1_Msk
DECL|PWM_ENA_CHID1_Pos|macro|PWM_ENA_CHID1_Pos
DECL|PWM_ENA_CHID1|macro|PWM_ENA_CHID1
DECL|PWM_ENA_CHID2_Msk|macro|PWM_ENA_CHID2_Msk
DECL|PWM_ENA_CHID2_Pos|macro|PWM_ENA_CHID2_Pos
DECL|PWM_ENA_CHID2|macro|PWM_ENA_CHID2
DECL|PWM_ENA_CHID3_Msk|macro|PWM_ENA_CHID3_Msk
DECL|PWM_ENA_CHID3_Pos|macro|PWM_ENA_CHID3_Pos
DECL|PWM_ENA_CHID3|macro|PWM_ENA_CHID3
DECL|PWM_ENA_CHID_Msk|macro|PWM_ENA_CHID_Msk
DECL|PWM_ENA_CHID_Pos|macro|PWM_ENA_CHID_Pos
DECL|PWM_ENA_CHID|macro|PWM_ENA_CHID
DECL|PWM_ENA_MASK|macro|PWM_ENA_MASK
DECL|PWM_ENA_Msk|macro|PWM_ENA_Msk
DECL|PWM_ENA_OFFSET|macro|PWM_ENA_OFFSET
DECL|PWM_ENA_Type|typedef|} PWM_ENA_Type;
DECL|PWM_ENA|member|__O PWM_ENA_Type PWM_ENA; /**< Offset: 0x04 ( /W 32) PWM Enable Register */
DECL|PWM_ENA|member|__O uint32_t PWM_ENA; /**< (PWM Offset: 0x04) PWM Enable Register */
DECL|PWM_ETRG1_MASK|macro|PWM_ETRG1_MASK
DECL|PWM_ETRG1_MAXCNT_Msk|macro|PWM_ETRG1_MAXCNT_Msk
DECL|PWM_ETRG1_MAXCNT_Pos|macro|PWM_ETRG1_MAXCNT_Pos
DECL|PWM_ETRG1_MAXCNT|macro|PWM_ETRG1_MAXCNT
DECL|PWM_ETRG1_Msk|macro|PWM_ETRG1_Msk
DECL|PWM_ETRG1_OFFSET|macro|PWM_ETRG1_OFFSET
DECL|PWM_ETRG1_RFEN_Msk|macro|PWM_ETRG1_RFEN_Msk
DECL|PWM_ETRG1_RFEN_Pos|macro|PWM_ETRG1_RFEN_Pos
DECL|PWM_ETRG1_RFEN|macro|PWM_ETRG1_RFEN
DECL|PWM_ETRG1_TRGEDGE_FALLING_ZERO_Val|macro|PWM_ETRG1_TRGEDGE_FALLING_ZERO_Val
DECL|PWM_ETRG1_TRGEDGE_FALLING_ZERO|macro|PWM_ETRG1_TRGEDGE_FALLING_ZERO
DECL|PWM_ETRG1_TRGEDGE_Msk|macro|PWM_ETRG1_TRGEDGE_Msk
DECL|PWM_ETRG1_TRGEDGE_Pos|macro|PWM_ETRG1_TRGEDGE_Pos
DECL|PWM_ETRG1_TRGEDGE_RISING_ONE_Val|macro|PWM_ETRG1_TRGEDGE_RISING_ONE_Val
DECL|PWM_ETRG1_TRGEDGE_RISING_ONE|macro|PWM_ETRG1_TRGEDGE_RISING_ONE
DECL|PWM_ETRG1_TRGEDGE|macro|PWM_ETRG1_TRGEDGE
DECL|PWM_ETRG1_TRGFILT_Msk|macro|PWM_ETRG1_TRGFILT_Msk
DECL|PWM_ETRG1_TRGFILT_Pos|macro|PWM_ETRG1_TRGFILT_Pos
DECL|PWM_ETRG1_TRGFILT|macro|PWM_ETRG1_TRGFILT
DECL|PWM_ETRG1_TRGMODE_MODE1_Val|macro|PWM_ETRG1_TRGMODE_MODE1_Val
DECL|PWM_ETRG1_TRGMODE_MODE1|macro|PWM_ETRG1_TRGMODE_MODE1
DECL|PWM_ETRG1_TRGMODE_MODE2_Val|macro|PWM_ETRG1_TRGMODE_MODE2_Val
DECL|PWM_ETRG1_TRGMODE_MODE2|macro|PWM_ETRG1_TRGMODE_MODE2
DECL|PWM_ETRG1_TRGMODE_MODE3_Val|macro|PWM_ETRG1_TRGMODE_MODE3_Val
DECL|PWM_ETRG1_TRGMODE_MODE3|macro|PWM_ETRG1_TRGMODE_MODE3
DECL|PWM_ETRG1_TRGMODE_Msk|macro|PWM_ETRG1_TRGMODE_Msk
DECL|PWM_ETRG1_TRGMODE_OFF_Val|macro|PWM_ETRG1_TRGMODE_OFF_Val
DECL|PWM_ETRG1_TRGMODE_OFF|macro|PWM_ETRG1_TRGMODE_OFF
DECL|PWM_ETRG1_TRGMODE_Pos|macro|PWM_ETRG1_TRGMODE_Pos
DECL|PWM_ETRG1_TRGMODE|macro|PWM_ETRG1_TRGMODE
DECL|PWM_ETRG1_TRGSRC_Msk|macro|PWM_ETRG1_TRGSRC_Msk
DECL|PWM_ETRG1_TRGSRC_Pos|macro|PWM_ETRG1_TRGSRC_Pos
DECL|PWM_ETRG1_TRGSRC|macro|PWM_ETRG1_TRGSRC
DECL|PWM_ETRG1_Type|typedef|} PWM_ETRG1_Type;
DECL|PWM_ETRG1|member|__IO PWM_ETRG1_Type PWM_ETRG1; /**< Offset: 0x42C (R/W 32) PWM External Trigger Register (trg_num = 1) */
DECL|PWM_ETRG1|member|__IO uint32_t PWM_ETRG1; /**< (PWM Offset: 0x42C) PWM External Trigger Register (trg_num = 1) */
DECL|PWM_ETRG2_MASK|macro|PWM_ETRG2_MASK
DECL|PWM_ETRG2_MAXCNT_Msk|macro|PWM_ETRG2_MAXCNT_Msk
DECL|PWM_ETRG2_MAXCNT_Pos|macro|PWM_ETRG2_MAXCNT_Pos
DECL|PWM_ETRG2_MAXCNT|macro|PWM_ETRG2_MAXCNT
DECL|PWM_ETRG2_Msk|macro|PWM_ETRG2_Msk
DECL|PWM_ETRG2_OFFSET|macro|PWM_ETRG2_OFFSET
DECL|PWM_ETRG2_RFEN_Msk|macro|PWM_ETRG2_RFEN_Msk
DECL|PWM_ETRG2_RFEN_Pos|macro|PWM_ETRG2_RFEN_Pos
DECL|PWM_ETRG2_RFEN|macro|PWM_ETRG2_RFEN
DECL|PWM_ETRG2_TRGEDGE_FALLING_ZERO_Val|macro|PWM_ETRG2_TRGEDGE_FALLING_ZERO_Val
DECL|PWM_ETRG2_TRGEDGE_FALLING_ZERO|macro|PWM_ETRG2_TRGEDGE_FALLING_ZERO
DECL|PWM_ETRG2_TRGEDGE_Msk|macro|PWM_ETRG2_TRGEDGE_Msk
DECL|PWM_ETRG2_TRGEDGE_Pos|macro|PWM_ETRG2_TRGEDGE_Pos
DECL|PWM_ETRG2_TRGEDGE_RISING_ONE_Val|macro|PWM_ETRG2_TRGEDGE_RISING_ONE_Val
DECL|PWM_ETRG2_TRGEDGE_RISING_ONE|macro|PWM_ETRG2_TRGEDGE_RISING_ONE
DECL|PWM_ETRG2_TRGEDGE|macro|PWM_ETRG2_TRGEDGE
DECL|PWM_ETRG2_TRGFILT_Msk|macro|PWM_ETRG2_TRGFILT_Msk
DECL|PWM_ETRG2_TRGFILT_Pos|macro|PWM_ETRG2_TRGFILT_Pos
DECL|PWM_ETRG2_TRGFILT|macro|PWM_ETRG2_TRGFILT
DECL|PWM_ETRG2_TRGMODE_MODE1_Val|macro|PWM_ETRG2_TRGMODE_MODE1_Val
DECL|PWM_ETRG2_TRGMODE_MODE1|macro|PWM_ETRG2_TRGMODE_MODE1
DECL|PWM_ETRG2_TRGMODE_MODE2_Val|macro|PWM_ETRG2_TRGMODE_MODE2_Val
DECL|PWM_ETRG2_TRGMODE_MODE2|macro|PWM_ETRG2_TRGMODE_MODE2
DECL|PWM_ETRG2_TRGMODE_MODE3_Val|macro|PWM_ETRG2_TRGMODE_MODE3_Val
DECL|PWM_ETRG2_TRGMODE_MODE3|macro|PWM_ETRG2_TRGMODE_MODE3
DECL|PWM_ETRG2_TRGMODE_Msk|macro|PWM_ETRG2_TRGMODE_Msk
DECL|PWM_ETRG2_TRGMODE_OFF_Val|macro|PWM_ETRG2_TRGMODE_OFF_Val
DECL|PWM_ETRG2_TRGMODE_OFF|macro|PWM_ETRG2_TRGMODE_OFF
DECL|PWM_ETRG2_TRGMODE_Pos|macro|PWM_ETRG2_TRGMODE_Pos
DECL|PWM_ETRG2_TRGMODE|macro|PWM_ETRG2_TRGMODE
DECL|PWM_ETRG2_TRGSRC_Msk|macro|PWM_ETRG2_TRGSRC_Msk
DECL|PWM_ETRG2_TRGSRC_Pos|macro|PWM_ETRG2_TRGSRC_Pos
DECL|PWM_ETRG2_TRGSRC|macro|PWM_ETRG2_TRGSRC
DECL|PWM_ETRG2_Type|typedef|} PWM_ETRG2_Type;
DECL|PWM_ETRG2|member|__IO PWM_ETRG2_Type PWM_ETRG2; /**< Offset: 0x44C (R/W 32) PWM External Trigger Register (trg_num = 2) */
DECL|PWM_ETRG2|member|__IO uint32_t PWM_ETRG2; /**< (PWM Offset: 0x44C) PWM External Trigger Register (trg_num = 2) */
DECL|PWM_FCR_FCLR_Msk|macro|PWM_FCR_FCLR_Msk
DECL|PWM_FCR_FCLR_Pos|macro|PWM_FCR_FCLR_Pos
DECL|PWM_FCR_FCLR|macro|PWM_FCR_FCLR
DECL|PWM_FCR_MASK|macro|PWM_FCR_MASK
DECL|PWM_FCR_Msk|macro|PWM_FCR_Msk
DECL|PWM_FCR_OFFSET|macro|PWM_FCR_OFFSET
DECL|PWM_FCR_Type|typedef|} PWM_FCR_Type;
DECL|PWM_FCR|member|__O PWM_FCR_Type PWM_FCR; /**< Offset: 0x64 ( /W 32) PWM Fault Clear Register */
DECL|PWM_FCR|member|__O uint32_t PWM_FCR; /**< (PWM Offset: 0x64) PWM Fault Clear Register */
DECL|PWM_FMR_FFIL_Msk|macro|PWM_FMR_FFIL_Msk
DECL|PWM_FMR_FFIL_Pos|macro|PWM_FMR_FFIL_Pos
DECL|PWM_FMR_FFIL|macro|PWM_FMR_FFIL
DECL|PWM_FMR_FMOD_Msk|macro|PWM_FMR_FMOD_Msk
DECL|PWM_FMR_FMOD_Pos|macro|PWM_FMR_FMOD_Pos
DECL|PWM_FMR_FMOD|macro|PWM_FMR_FMOD
DECL|PWM_FMR_FPOL_Msk|macro|PWM_FMR_FPOL_Msk
DECL|PWM_FMR_FPOL_Pos|macro|PWM_FMR_FPOL_Pos
DECL|PWM_FMR_FPOL|macro|PWM_FMR_FPOL
DECL|PWM_FMR_MASK|macro|PWM_FMR_MASK
DECL|PWM_FMR_Msk|macro|PWM_FMR_Msk
DECL|PWM_FMR_OFFSET|macro|PWM_FMR_OFFSET
DECL|PWM_FMR_Type|typedef|} PWM_FMR_Type;
DECL|PWM_FMR|member|__IO PWM_FMR_Type PWM_FMR; /**< Offset: 0x5C (R/W 32) PWM Fault Mode Register */
DECL|PWM_FMR|member|__IO uint32_t PWM_FMR; /**< (PWM Offset: 0x5C) PWM Fault Mode Register */
DECL|PWM_FPE_FPE0_Msk|macro|PWM_FPE_FPE0_Msk
DECL|PWM_FPE_FPE0_Pos|macro|PWM_FPE_FPE0_Pos
DECL|PWM_FPE_FPE0|macro|PWM_FPE_FPE0
DECL|PWM_FPE_FPE1_Msk|macro|PWM_FPE_FPE1_Msk
DECL|PWM_FPE_FPE1_Pos|macro|PWM_FPE_FPE1_Pos
DECL|PWM_FPE_FPE1|macro|PWM_FPE_FPE1
DECL|PWM_FPE_FPE2_Msk|macro|PWM_FPE_FPE2_Msk
DECL|PWM_FPE_FPE2_Pos|macro|PWM_FPE_FPE2_Pos
DECL|PWM_FPE_FPE2|macro|PWM_FPE_FPE2
DECL|PWM_FPE_FPE3_Msk|macro|PWM_FPE_FPE3_Msk
DECL|PWM_FPE_FPE3_Pos|macro|PWM_FPE_FPE3_Pos
DECL|PWM_FPE_FPE3|macro|PWM_FPE_FPE3
DECL|PWM_FPE_MASK|macro|PWM_FPE_MASK
DECL|PWM_FPE_Msk|macro|PWM_FPE_Msk
DECL|PWM_FPE_OFFSET|macro|PWM_FPE_OFFSET
DECL|PWM_FPE_Type|typedef|} PWM_FPE_Type;
DECL|PWM_FPE|member|__IO PWM_FPE_Type PWM_FPE; /**< Offset: 0x6C (R/W 32) PWM Fault Protection Enable Register */
DECL|PWM_FPE|member|__IO uint32_t PWM_FPE; /**< (PWM Offset: 0x6C) PWM Fault Protection Enable Register */
DECL|PWM_FPV1_FPVH0_Msk|macro|PWM_FPV1_FPVH0_Msk
DECL|PWM_FPV1_FPVH0_Pos|macro|PWM_FPV1_FPVH0_Pos
DECL|PWM_FPV1_FPVH0|macro|PWM_FPV1_FPVH0
DECL|PWM_FPV1_FPVH1_Msk|macro|PWM_FPV1_FPVH1_Msk
DECL|PWM_FPV1_FPVH1_Pos|macro|PWM_FPV1_FPVH1_Pos
DECL|PWM_FPV1_FPVH1|macro|PWM_FPV1_FPVH1
DECL|PWM_FPV1_FPVH2_Msk|macro|PWM_FPV1_FPVH2_Msk
DECL|PWM_FPV1_FPVH2_Pos|macro|PWM_FPV1_FPVH2_Pos
DECL|PWM_FPV1_FPVH2|macro|PWM_FPV1_FPVH2
DECL|PWM_FPV1_FPVH3_Msk|macro|PWM_FPV1_FPVH3_Msk
DECL|PWM_FPV1_FPVH3_Pos|macro|PWM_FPV1_FPVH3_Pos
DECL|PWM_FPV1_FPVH3|macro|PWM_FPV1_FPVH3
DECL|PWM_FPV1_FPVH_Msk|macro|PWM_FPV1_FPVH_Msk
DECL|PWM_FPV1_FPVH_Pos|macro|PWM_FPV1_FPVH_Pos
DECL|PWM_FPV1_FPVH|macro|PWM_FPV1_FPVH
DECL|PWM_FPV1_FPVL0_Msk|macro|PWM_FPV1_FPVL0_Msk
DECL|PWM_FPV1_FPVL0_Pos|macro|PWM_FPV1_FPVL0_Pos
DECL|PWM_FPV1_FPVL0|macro|PWM_FPV1_FPVL0
DECL|PWM_FPV1_FPVL1_Msk|macro|PWM_FPV1_FPVL1_Msk
DECL|PWM_FPV1_FPVL1_Pos|macro|PWM_FPV1_FPVL1_Pos
DECL|PWM_FPV1_FPVL1|macro|PWM_FPV1_FPVL1
DECL|PWM_FPV1_FPVL2_Msk|macro|PWM_FPV1_FPVL2_Msk
DECL|PWM_FPV1_FPVL2_Pos|macro|PWM_FPV1_FPVL2_Pos
DECL|PWM_FPV1_FPVL2|macro|PWM_FPV1_FPVL2
DECL|PWM_FPV1_FPVL3_Msk|macro|PWM_FPV1_FPVL3_Msk
DECL|PWM_FPV1_FPVL3_Pos|macro|PWM_FPV1_FPVL3_Pos
DECL|PWM_FPV1_FPVL3|macro|PWM_FPV1_FPVL3
DECL|PWM_FPV1_FPVL_Msk|macro|PWM_FPV1_FPVL_Msk
DECL|PWM_FPV1_FPVL_Pos|macro|PWM_FPV1_FPVL_Pos
DECL|PWM_FPV1_FPVL|macro|PWM_FPV1_FPVL
DECL|PWM_FPV1_MASK|macro|PWM_FPV1_MASK
DECL|PWM_FPV1_Msk|macro|PWM_FPV1_Msk
DECL|PWM_FPV1_OFFSET|macro|PWM_FPV1_OFFSET
DECL|PWM_FPV1_Type|typedef|} PWM_FPV1_Type;
DECL|PWM_FPV1|member|__IO PWM_FPV1_Type PWM_FPV1; /**< Offset: 0x68 (R/W 32) PWM Fault Protection Value Register 1 */
DECL|PWM_FPV1|member|__IO uint32_t PWM_FPV1; /**< (PWM Offset: 0x68) PWM Fault Protection Value Register 1 */
DECL|PWM_FPV2_FPZH0_Msk|macro|PWM_FPV2_FPZH0_Msk
DECL|PWM_FPV2_FPZH0_Pos|macro|PWM_FPV2_FPZH0_Pos
DECL|PWM_FPV2_FPZH0|macro|PWM_FPV2_FPZH0
DECL|PWM_FPV2_FPZH1_Msk|macro|PWM_FPV2_FPZH1_Msk
DECL|PWM_FPV2_FPZH1_Pos|macro|PWM_FPV2_FPZH1_Pos
DECL|PWM_FPV2_FPZH1|macro|PWM_FPV2_FPZH1
DECL|PWM_FPV2_FPZH2_Msk|macro|PWM_FPV2_FPZH2_Msk
DECL|PWM_FPV2_FPZH2_Pos|macro|PWM_FPV2_FPZH2_Pos
DECL|PWM_FPV2_FPZH2|macro|PWM_FPV2_FPZH2
DECL|PWM_FPV2_FPZH3_Msk|macro|PWM_FPV2_FPZH3_Msk
DECL|PWM_FPV2_FPZH3_Pos|macro|PWM_FPV2_FPZH3_Pos
DECL|PWM_FPV2_FPZH3|macro|PWM_FPV2_FPZH3
DECL|PWM_FPV2_FPZH_Msk|macro|PWM_FPV2_FPZH_Msk
DECL|PWM_FPV2_FPZH_Pos|macro|PWM_FPV2_FPZH_Pos
DECL|PWM_FPV2_FPZH|macro|PWM_FPV2_FPZH
DECL|PWM_FPV2_FPZL0_Msk|macro|PWM_FPV2_FPZL0_Msk
DECL|PWM_FPV2_FPZL0_Pos|macro|PWM_FPV2_FPZL0_Pos
DECL|PWM_FPV2_FPZL0|macro|PWM_FPV2_FPZL0
DECL|PWM_FPV2_FPZL1_Msk|macro|PWM_FPV2_FPZL1_Msk
DECL|PWM_FPV2_FPZL1_Pos|macro|PWM_FPV2_FPZL1_Pos
DECL|PWM_FPV2_FPZL1|macro|PWM_FPV2_FPZL1
DECL|PWM_FPV2_FPZL2_Msk|macro|PWM_FPV2_FPZL2_Msk
DECL|PWM_FPV2_FPZL2_Pos|macro|PWM_FPV2_FPZL2_Pos
DECL|PWM_FPV2_FPZL2|macro|PWM_FPV2_FPZL2
DECL|PWM_FPV2_FPZL3_Msk|macro|PWM_FPV2_FPZL3_Msk
DECL|PWM_FPV2_FPZL3_Pos|macro|PWM_FPV2_FPZL3_Pos
DECL|PWM_FPV2_FPZL3|macro|PWM_FPV2_FPZL3
DECL|PWM_FPV2_FPZL_Msk|macro|PWM_FPV2_FPZL_Msk
DECL|PWM_FPV2_FPZL_Pos|macro|PWM_FPV2_FPZL_Pos
DECL|PWM_FPV2_FPZL|macro|PWM_FPV2_FPZL
DECL|PWM_FPV2_MASK|macro|PWM_FPV2_MASK
DECL|PWM_FPV2_Msk|macro|PWM_FPV2_Msk
DECL|PWM_FPV2_OFFSET|macro|PWM_FPV2_OFFSET
DECL|PWM_FPV2_Type|typedef|} PWM_FPV2_Type;
DECL|PWM_FPV2|member|__IO PWM_FPV2_Type PWM_FPV2; /**< Offset: 0xC0 (R/W 32) PWM Fault Protection Value 2 Register */
DECL|PWM_FPV2|member|__IO uint32_t PWM_FPV2; /**< (PWM Offset: 0xC0) PWM Fault Protection Value 2 Register */
DECL|PWM_FSR_FIV_Msk|macro|PWM_FSR_FIV_Msk
DECL|PWM_FSR_FIV_Pos|macro|PWM_FSR_FIV_Pos
DECL|PWM_FSR_FIV|macro|PWM_FSR_FIV
DECL|PWM_FSR_FS_Msk|macro|PWM_FSR_FS_Msk
DECL|PWM_FSR_FS_Pos|macro|PWM_FSR_FS_Pos
DECL|PWM_FSR_FS|macro|PWM_FSR_FS
DECL|PWM_FSR_MASK|macro|PWM_FSR_MASK
DECL|PWM_FSR_Msk|macro|PWM_FSR_Msk
DECL|PWM_FSR_OFFSET|macro|PWM_FSR_OFFSET
DECL|PWM_FSR_Type|typedef|} PWM_FSR_Type;
DECL|PWM_FSR|member|__I PWM_FSR_Type PWM_FSR; /**< Offset: 0x60 (R/ 32) PWM Fault Status Register */
DECL|PWM_FSR|member|__I uint32_t PWM_FSR; /**< (PWM Offset: 0x60) PWM Fault Status Register */
DECL|PWM_IDR1_CHID0_Msk|macro|PWM_IDR1_CHID0_Msk
DECL|PWM_IDR1_CHID0_Pos|macro|PWM_IDR1_CHID0_Pos
DECL|PWM_IDR1_CHID0|macro|PWM_IDR1_CHID0
DECL|PWM_IDR1_CHID1_Msk|macro|PWM_IDR1_CHID1_Msk
DECL|PWM_IDR1_CHID1_Pos|macro|PWM_IDR1_CHID1_Pos
DECL|PWM_IDR1_CHID1|macro|PWM_IDR1_CHID1
DECL|PWM_IDR1_CHID2_Msk|macro|PWM_IDR1_CHID2_Msk
DECL|PWM_IDR1_CHID2_Pos|macro|PWM_IDR1_CHID2_Pos
DECL|PWM_IDR1_CHID2|macro|PWM_IDR1_CHID2
DECL|PWM_IDR1_CHID3_Msk|macro|PWM_IDR1_CHID3_Msk
DECL|PWM_IDR1_CHID3_Pos|macro|PWM_IDR1_CHID3_Pos
DECL|PWM_IDR1_CHID3|macro|PWM_IDR1_CHID3
DECL|PWM_IDR1_CHID_Msk|macro|PWM_IDR1_CHID_Msk
DECL|PWM_IDR1_CHID_Pos|macro|PWM_IDR1_CHID_Pos
DECL|PWM_IDR1_CHID|macro|PWM_IDR1_CHID
DECL|PWM_IDR1_FCHID0_Msk|macro|PWM_IDR1_FCHID0_Msk
DECL|PWM_IDR1_FCHID0_Pos|macro|PWM_IDR1_FCHID0_Pos
DECL|PWM_IDR1_FCHID0|macro|PWM_IDR1_FCHID0
DECL|PWM_IDR1_FCHID1_Msk|macro|PWM_IDR1_FCHID1_Msk
DECL|PWM_IDR1_FCHID1_Pos|macro|PWM_IDR1_FCHID1_Pos
DECL|PWM_IDR1_FCHID1|macro|PWM_IDR1_FCHID1
DECL|PWM_IDR1_FCHID2_Msk|macro|PWM_IDR1_FCHID2_Msk
DECL|PWM_IDR1_FCHID2_Pos|macro|PWM_IDR1_FCHID2_Pos
DECL|PWM_IDR1_FCHID2|macro|PWM_IDR1_FCHID2
DECL|PWM_IDR1_FCHID3_Msk|macro|PWM_IDR1_FCHID3_Msk
DECL|PWM_IDR1_FCHID3_Pos|macro|PWM_IDR1_FCHID3_Pos
DECL|PWM_IDR1_FCHID3|macro|PWM_IDR1_FCHID3
DECL|PWM_IDR1_FCHID_Msk|macro|PWM_IDR1_FCHID_Msk
DECL|PWM_IDR1_FCHID_Pos|macro|PWM_IDR1_FCHID_Pos
DECL|PWM_IDR1_FCHID|macro|PWM_IDR1_FCHID
DECL|PWM_IDR1_MASK|macro|PWM_IDR1_MASK
DECL|PWM_IDR1_Msk|macro|PWM_IDR1_Msk
DECL|PWM_IDR1_OFFSET|macro|PWM_IDR1_OFFSET
DECL|PWM_IDR1_Type|typedef|} PWM_IDR1_Type;
DECL|PWM_IDR1|member|__O PWM_IDR1_Type PWM_IDR1; /**< Offset: 0x14 ( /W 32) PWM Interrupt Disable Register 1 */
DECL|PWM_IDR1|member|__O uint32_t PWM_IDR1; /**< (PWM Offset: 0x14) PWM Interrupt Disable Register 1 */
DECL|PWM_IDR2_CMPM0_Msk|macro|PWM_IDR2_CMPM0_Msk
DECL|PWM_IDR2_CMPM0_Pos|macro|PWM_IDR2_CMPM0_Pos
DECL|PWM_IDR2_CMPM0|macro|PWM_IDR2_CMPM0
DECL|PWM_IDR2_CMPM1_Msk|macro|PWM_IDR2_CMPM1_Msk
DECL|PWM_IDR2_CMPM1_Pos|macro|PWM_IDR2_CMPM1_Pos
DECL|PWM_IDR2_CMPM1|macro|PWM_IDR2_CMPM1
DECL|PWM_IDR2_CMPM2_Msk|macro|PWM_IDR2_CMPM2_Msk
DECL|PWM_IDR2_CMPM2_Pos|macro|PWM_IDR2_CMPM2_Pos
DECL|PWM_IDR2_CMPM2|macro|PWM_IDR2_CMPM2
DECL|PWM_IDR2_CMPM3_Msk|macro|PWM_IDR2_CMPM3_Msk
DECL|PWM_IDR2_CMPM3_Pos|macro|PWM_IDR2_CMPM3_Pos
DECL|PWM_IDR2_CMPM3|macro|PWM_IDR2_CMPM3
DECL|PWM_IDR2_CMPM4_Msk|macro|PWM_IDR2_CMPM4_Msk
DECL|PWM_IDR2_CMPM4_Pos|macro|PWM_IDR2_CMPM4_Pos
DECL|PWM_IDR2_CMPM4|macro|PWM_IDR2_CMPM4
DECL|PWM_IDR2_CMPM5_Msk|macro|PWM_IDR2_CMPM5_Msk
DECL|PWM_IDR2_CMPM5_Pos|macro|PWM_IDR2_CMPM5_Pos
DECL|PWM_IDR2_CMPM5|macro|PWM_IDR2_CMPM5
DECL|PWM_IDR2_CMPM6_Msk|macro|PWM_IDR2_CMPM6_Msk
DECL|PWM_IDR2_CMPM6_Pos|macro|PWM_IDR2_CMPM6_Pos
DECL|PWM_IDR2_CMPM6|macro|PWM_IDR2_CMPM6
DECL|PWM_IDR2_CMPM7_Msk|macro|PWM_IDR2_CMPM7_Msk
DECL|PWM_IDR2_CMPM7_Pos|macro|PWM_IDR2_CMPM7_Pos
DECL|PWM_IDR2_CMPM7|macro|PWM_IDR2_CMPM7
DECL|PWM_IDR2_CMPM_Msk|macro|PWM_IDR2_CMPM_Msk
DECL|PWM_IDR2_CMPM_Pos|macro|PWM_IDR2_CMPM_Pos
DECL|PWM_IDR2_CMPM|macro|PWM_IDR2_CMPM
DECL|PWM_IDR2_CMPU0_Msk|macro|PWM_IDR2_CMPU0_Msk
DECL|PWM_IDR2_CMPU0_Pos|macro|PWM_IDR2_CMPU0_Pos
DECL|PWM_IDR2_CMPU0|macro|PWM_IDR2_CMPU0
DECL|PWM_IDR2_CMPU1_Msk|macro|PWM_IDR2_CMPU1_Msk
DECL|PWM_IDR2_CMPU1_Pos|macro|PWM_IDR2_CMPU1_Pos
DECL|PWM_IDR2_CMPU1|macro|PWM_IDR2_CMPU1
DECL|PWM_IDR2_CMPU2_Msk|macro|PWM_IDR2_CMPU2_Msk
DECL|PWM_IDR2_CMPU2_Pos|macro|PWM_IDR2_CMPU2_Pos
DECL|PWM_IDR2_CMPU2|macro|PWM_IDR2_CMPU2
DECL|PWM_IDR2_CMPU3_Msk|macro|PWM_IDR2_CMPU3_Msk
DECL|PWM_IDR2_CMPU3_Pos|macro|PWM_IDR2_CMPU3_Pos
DECL|PWM_IDR2_CMPU3|macro|PWM_IDR2_CMPU3
DECL|PWM_IDR2_CMPU4_Msk|macro|PWM_IDR2_CMPU4_Msk
DECL|PWM_IDR2_CMPU4_Pos|macro|PWM_IDR2_CMPU4_Pos
DECL|PWM_IDR2_CMPU4|macro|PWM_IDR2_CMPU4
DECL|PWM_IDR2_CMPU5_Msk|macro|PWM_IDR2_CMPU5_Msk
DECL|PWM_IDR2_CMPU5_Pos|macro|PWM_IDR2_CMPU5_Pos
DECL|PWM_IDR2_CMPU5|macro|PWM_IDR2_CMPU5
DECL|PWM_IDR2_CMPU6_Msk|macro|PWM_IDR2_CMPU6_Msk
DECL|PWM_IDR2_CMPU6_Pos|macro|PWM_IDR2_CMPU6_Pos
DECL|PWM_IDR2_CMPU6|macro|PWM_IDR2_CMPU6
DECL|PWM_IDR2_CMPU7_Msk|macro|PWM_IDR2_CMPU7_Msk
DECL|PWM_IDR2_CMPU7_Pos|macro|PWM_IDR2_CMPU7_Pos
DECL|PWM_IDR2_CMPU7|macro|PWM_IDR2_CMPU7
DECL|PWM_IDR2_CMPU_Msk|macro|PWM_IDR2_CMPU_Msk
DECL|PWM_IDR2_CMPU_Pos|macro|PWM_IDR2_CMPU_Pos
DECL|PWM_IDR2_CMPU|macro|PWM_IDR2_CMPU
DECL|PWM_IDR2_MASK|macro|PWM_IDR2_MASK
DECL|PWM_IDR2_Msk|macro|PWM_IDR2_Msk
DECL|PWM_IDR2_OFFSET|macro|PWM_IDR2_OFFSET
DECL|PWM_IDR2_Type|typedef|} PWM_IDR2_Type;
DECL|PWM_IDR2_UNRE_Msk|macro|PWM_IDR2_UNRE_Msk
DECL|PWM_IDR2_UNRE_Pos|macro|PWM_IDR2_UNRE_Pos
DECL|PWM_IDR2_UNRE|macro|PWM_IDR2_UNRE
DECL|PWM_IDR2_WRDY_Msk|macro|PWM_IDR2_WRDY_Msk
DECL|PWM_IDR2_WRDY_Pos|macro|PWM_IDR2_WRDY_Pos
DECL|PWM_IDR2_WRDY|macro|PWM_IDR2_WRDY
DECL|PWM_IDR2|member|__O PWM_IDR2_Type PWM_IDR2; /**< Offset: 0x38 ( /W 32) PWM Interrupt Disable Register 2 */
DECL|PWM_IDR2|member|__O uint32_t PWM_IDR2; /**< (PWM Offset: 0x38) PWM Interrupt Disable Register 2 */
DECL|PWM_IER1_CHID0_Msk|macro|PWM_IER1_CHID0_Msk
DECL|PWM_IER1_CHID0_Pos|macro|PWM_IER1_CHID0_Pos
DECL|PWM_IER1_CHID0|macro|PWM_IER1_CHID0
DECL|PWM_IER1_CHID1_Msk|macro|PWM_IER1_CHID1_Msk
DECL|PWM_IER1_CHID1_Pos|macro|PWM_IER1_CHID1_Pos
DECL|PWM_IER1_CHID1|macro|PWM_IER1_CHID1
DECL|PWM_IER1_CHID2_Msk|macro|PWM_IER1_CHID2_Msk
DECL|PWM_IER1_CHID2_Pos|macro|PWM_IER1_CHID2_Pos
DECL|PWM_IER1_CHID2|macro|PWM_IER1_CHID2
DECL|PWM_IER1_CHID3_Msk|macro|PWM_IER1_CHID3_Msk
DECL|PWM_IER1_CHID3_Pos|macro|PWM_IER1_CHID3_Pos
DECL|PWM_IER1_CHID3|macro|PWM_IER1_CHID3
DECL|PWM_IER1_CHID_Msk|macro|PWM_IER1_CHID_Msk
DECL|PWM_IER1_CHID_Pos|macro|PWM_IER1_CHID_Pos
DECL|PWM_IER1_CHID|macro|PWM_IER1_CHID
DECL|PWM_IER1_FCHID0_Msk|macro|PWM_IER1_FCHID0_Msk
DECL|PWM_IER1_FCHID0_Pos|macro|PWM_IER1_FCHID0_Pos
DECL|PWM_IER1_FCHID0|macro|PWM_IER1_FCHID0
DECL|PWM_IER1_FCHID1_Msk|macro|PWM_IER1_FCHID1_Msk
DECL|PWM_IER1_FCHID1_Pos|macro|PWM_IER1_FCHID1_Pos
DECL|PWM_IER1_FCHID1|macro|PWM_IER1_FCHID1
DECL|PWM_IER1_FCHID2_Msk|macro|PWM_IER1_FCHID2_Msk
DECL|PWM_IER1_FCHID2_Pos|macro|PWM_IER1_FCHID2_Pos
DECL|PWM_IER1_FCHID2|macro|PWM_IER1_FCHID2
DECL|PWM_IER1_FCHID3_Msk|macro|PWM_IER1_FCHID3_Msk
DECL|PWM_IER1_FCHID3_Pos|macro|PWM_IER1_FCHID3_Pos
DECL|PWM_IER1_FCHID3|macro|PWM_IER1_FCHID3
DECL|PWM_IER1_FCHID_Msk|macro|PWM_IER1_FCHID_Msk
DECL|PWM_IER1_FCHID_Pos|macro|PWM_IER1_FCHID_Pos
DECL|PWM_IER1_FCHID|macro|PWM_IER1_FCHID
DECL|PWM_IER1_MASK|macro|PWM_IER1_MASK
DECL|PWM_IER1_Msk|macro|PWM_IER1_Msk
DECL|PWM_IER1_OFFSET|macro|PWM_IER1_OFFSET
DECL|PWM_IER1_Type|typedef|} PWM_IER1_Type;
DECL|PWM_IER1|member|__O PWM_IER1_Type PWM_IER1; /**< Offset: 0x10 ( /W 32) PWM Interrupt Enable Register 1 */
DECL|PWM_IER1|member|__O uint32_t PWM_IER1; /**< (PWM Offset: 0x10) PWM Interrupt Enable Register 1 */
DECL|PWM_IER2_CMPM0_Msk|macro|PWM_IER2_CMPM0_Msk
DECL|PWM_IER2_CMPM0_Pos|macro|PWM_IER2_CMPM0_Pos
DECL|PWM_IER2_CMPM0|macro|PWM_IER2_CMPM0
DECL|PWM_IER2_CMPM1_Msk|macro|PWM_IER2_CMPM1_Msk
DECL|PWM_IER2_CMPM1_Pos|macro|PWM_IER2_CMPM1_Pos
DECL|PWM_IER2_CMPM1|macro|PWM_IER2_CMPM1
DECL|PWM_IER2_CMPM2_Msk|macro|PWM_IER2_CMPM2_Msk
DECL|PWM_IER2_CMPM2_Pos|macro|PWM_IER2_CMPM2_Pos
DECL|PWM_IER2_CMPM2|macro|PWM_IER2_CMPM2
DECL|PWM_IER2_CMPM3_Msk|macro|PWM_IER2_CMPM3_Msk
DECL|PWM_IER2_CMPM3_Pos|macro|PWM_IER2_CMPM3_Pos
DECL|PWM_IER2_CMPM3|macro|PWM_IER2_CMPM3
DECL|PWM_IER2_CMPM4_Msk|macro|PWM_IER2_CMPM4_Msk
DECL|PWM_IER2_CMPM4_Pos|macro|PWM_IER2_CMPM4_Pos
DECL|PWM_IER2_CMPM4|macro|PWM_IER2_CMPM4
DECL|PWM_IER2_CMPM5_Msk|macro|PWM_IER2_CMPM5_Msk
DECL|PWM_IER2_CMPM5_Pos|macro|PWM_IER2_CMPM5_Pos
DECL|PWM_IER2_CMPM5|macro|PWM_IER2_CMPM5
DECL|PWM_IER2_CMPM6_Msk|macro|PWM_IER2_CMPM6_Msk
DECL|PWM_IER2_CMPM6_Pos|macro|PWM_IER2_CMPM6_Pos
DECL|PWM_IER2_CMPM6|macro|PWM_IER2_CMPM6
DECL|PWM_IER2_CMPM7_Msk|macro|PWM_IER2_CMPM7_Msk
DECL|PWM_IER2_CMPM7_Pos|macro|PWM_IER2_CMPM7_Pos
DECL|PWM_IER2_CMPM7|macro|PWM_IER2_CMPM7
DECL|PWM_IER2_CMPM_Msk|macro|PWM_IER2_CMPM_Msk
DECL|PWM_IER2_CMPM_Pos|macro|PWM_IER2_CMPM_Pos
DECL|PWM_IER2_CMPM|macro|PWM_IER2_CMPM
DECL|PWM_IER2_CMPU0_Msk|macro|PWM_IER2_CMPU0_Msk
DECL|PWM_IER2_CMPU0_Pos|macro|PWM_IER2_CMPU0_Pos
DECL|PWM_IER2_CMPU0|macro|PWM_IER2_CMPU0
DECL|PWM_IER2_CMPU1_Msk|macro|PWM_IER2_CMPU1_Msk
DECL|PWM_IER2_CMPU1_Pos|macro|PWM_IER2_CMPU1_Pos
DECL|PWM_IER2_CMPU1|macro|PWM_IER2_CMPU1
DECL|PWM_IER2_CMPU2_Msk|macro|PWM_IER2_CMPU2_Msk
DECL|PWM_IER2_CMPU2_Pos|macro|PWM_IER2_CMPU2_Pos
DECL|PWM_IER2_CMPU2|macro|PWM_IER2_CMPU2
DECL|PWM_IER2_CMPU3_Msk|macro|PWM_IER2_CMPU3_Msk
DECL|PWM_IER2_CMPU3_Pos|macro|PWM_IER2_CMPU3_Pos
DECL|PWM_IER2_CMPU3|macro|PWM_IER2_CMPU3
DECL|PWM_IER2_CMPU4_Msk|macro|PWM_IER2_CMPU4_Msk
DECL|PWM_IER2_CMPU4_Pos|macro|PWM_IER2_CMPU4_Pos
DECL|PWM_IER2_CMPU4|macro|PWM_IER2_CMPU4
DECL|PWM_IER2_CMPU5_Msk|macro|PWM_IER2_CMPU5_Msk
DECL|PWM_IER2_CMPU5_Pos|macro|PWM_IER2_CMPU5_Pos
DECL|PWM_IER2_CMPU5|macro|PWM_IER2_CMPU5
DECL|PWM_IER2_CMPU6_Msk|macro|PWM_IER2_CMPU6_Msk
DECL|PWM_IER2_CMPU6_Pos|macro|PWM_IER2_CMPU6_Pos
DECL|PWM_IER2_CMPU6|macro|PWM_IER2_CMPU6
DECL|PWM_IER2_CMPU7_Msk|macro|PWM_IER2_CMPU7_Msk
DECL|PWM_IER2_CMPU7_Pos|macro|PWM_IER2_CMPU7_Pos
DECL|PWM_IER2_CMPU7|macro|PWM_IER2_CMPU7
DECL|PWM_IER2_CMPU_Msk|macro|PWM_IER2_CMPU_Msk
DECL|PWM_IER2_CMPU_Pos|macro|PWM_IER2_CMPU_Pos
DECL|PWM_IER2_CMPU|macro|PWM_IER2_CMPU
DECL|PWM_IER2_MASK|macro|PWM_IER2_MASK
DECL|PWM_IER2_Msk|macro|PWM_IER2_Msk
DECL|PWM_IER2_OFFSET|macro|PWM_IER2_OFFSET
DECL|PWM_IER2_Type|typedef|} PWM_IER2_Type;
DECL|PWM_IER2_UNRE_Msk|macro|PWM_IER2_UNRE_Msk
DECL|PWM_IER2_UNRE_Pos|macro|PWM_IER2_UNRE_Pos
DECL|PWM_IER2_UNRE|macro|PWM_IER2_UNRE
DECL|PWM_IER2_WRDY_Msk|macro|PWM_IER2_WRDY_Msk
DECL|PWM_IER2_WRDY_Pos|macro|PWM_IER2_WRDY_Pos
DECL|PWM_IER2_WRDY|macro|PWM_IER2_WRDY
DECL|PWM_IER2|member|__O PWM_IER2_Type PWM_IER2; /**< Offset: 0x34 ( /W 32) PWM Interrupt Enable Register 2 */
DECL|PWM_IER2|member|__O uint32_t PWM_IER2; /**< (PWM Offset: 0x34) PWM Interrupt Enable Register 2 */
DECL|PWM_IMR1_CHID0_Msk|macro|PWM_IMR1_CHID0_Msk
DECL|PWM_IMR1_CHID0_Pos|macro|PWM_IMR1_CHID0_Pos
DECL|PWM_IMR1_CHID0|macro|PWM_IMR1_CHID0
DECL|PWM_IMR1_CHID1_Msk|macro|PWM_IMR1_CHID1_Msk
DECL|PWM_IMR1_CHID1_Pos|macro|PWM_IMR1_CHID1_Pos
DECL|PWM_IMR1_CHID1|macro|PWM_IMR1_CHID1
DECL|PWM_IMR1_CHID2_Msk|macro|PWM_IMR1_CHID2_Msk
DECL|PWM_IMR1_CHID2_Pos|macro|PWM_IMR1_CHID2_Pos
DECL|PWM_IMR1_CHID2|macro|PWM_IMR1_CHID2
DECL|PWM_IMR1_CHID3_Msk|macro|PWM_IMR1_CHID3_Msk
DECL|PWM_IMR1_CHID3_Pos|macro|PWM_IMR1_CHID3_Pos
DECL|PWM_IMR1_CHID3|macro|PWM_IMR1_CHID3
DECL|PWM_IMR1_CHID_Msk|macro|PWM_IMR1_CHID_Msk
DECL|PWM_IMR1_CHID_Pos|macro|PWM_IMR1_CHID_Pos
DECL|PWM_IMR1_CHID|macro|PWM_IMR1_CHID
DECL|PWM_IMR1_FCHID0_Msk|macro|PWM_IMR1_FCHID0_Msk
DECL|PWM_IMR1_FCHID0_Pos|macro|PWM_IMR1_FCHID0_Pos
DECL|PWM_IMR1_FCHID0|macro|PWM_IMR1_FCHID0
DECL|PWM_IMR1_FCHID1_Msk|macro|PWM_IMR1_FCHID1_Msk
DECL|PWM_IMR1_FCHID1_Pos|macro|PWM_IMR1_FCHID1_Pos
DECL|PWM_IMR1_FCHID1|macro|PWM_IMR1_FCHID1
DECL|PWM_IMR1_FCHID2_Msk|macro|PWM_IMR1_FCHID2_Msk
DECL|PWM_IMR1_FCHID2_Pos|macro|PWM_IMR1_FCHID2_Pos
DECL|PWM_IMR1_FCHID2|macro|PWM_IMR1_FCHID2
DECL|PWM_IMR1_FCHID3_Msk|macro|PWM_IMR1_FCHID3_Msk
DECL|PWM_IMR1_FCHID3_Pos|macro|PWM_IMR1_FCHID3_Pos
DECL|PWM_IMR1_FCHID3|macro|PWM_IMR1_FCHID3
DECL|PWM_IMR1_FCHID_Msk|macro|PWM_IMR1_FCHID_Msk
DECL|PWM_IMR1_FCHID_Pos|macro|PWM_IMR1_FCHID_Pos
DECL|PWM_IMR1_FCHID|macro|PWM_IMR1_FCHID
DECL|PWM_IMR1_MASK|macro|PWM_IMR1_MASK
DECL|PWM_IMR1_Msk|macro|PWM_IMR1_Msk
DECL|PWM_IMR1_OFFSET|macro|PWM_IMR1_OFFSET
DECL|PWM_IMR1_Type|typedef|} PWM_IMR1_Type;
DECL|PWM_IMR1|member|__I PWM_IMR1_Type PWM_IMR1; /**< Offset: 0x18 (R/ 32) PWM Interrupt Mask Register 1 */
DECL|PWM_IMR1|member|__I uint32_t PWM_IMR1; /**< (PWM Offset: 0x18) PWM Interrupt Mask Register 1 */
DECL|PWM_IMR2_CMPM0_Msk|macro|PWM_IMR2_CMPM0_Msk
DECL|PWM_IMR2_CMPM0_Pos|macro|PWM_IMR2_CMPM0_Pos
DECL|PWM_IMR2_CMPM0|macro|PWM_IMR2_CMPM0
DECL|PWM_IMR2_CMPM1_Msk|macro|PWM_IMR2_CMPM1_Msk
DECL|PWM_IMR2_CMPM1_Pos|macro|PWM_IMR2_CMPM1_Pos
DECL|PWM_IMR2_CMPM1|macro|PWM_IMR2_CMPM1
DECL|PWM_IMR2_CMPM2_Msk|macro|PWM_IMR2_CMPM2_Msk
DECL|PWM_IMR2_CMPM2_Pos|macro|PWM_IMR2_CMPM2_Pos
DECL|PWM_IMR2_CMPM2|macro|PWM_IMR2_CMPM2
DECL|PWM_IMR2_CMPM3_Msk|macro|PWM_IMR2_CMPM3_Msk
DECL|PWM_IMR2_CMPM3_Pos|macro|PWM_IMR2_CMPM3_Pos
DECL|PWM_IMR2_CMPM3|macro|PWM_IMR2_CMPM3
DECL|PWM_IMR2_CMPM4_Msk|macro|PWM_IMR2_CMPM4_Msk
DECL|PWM_IMR2_CMPM4_Pos|macro|PWM_IMR2_CMPM4_Pos
DECL|PWM_IMR2_CMPM4|macro|PWM_IMR2_CMPM4
DECL|PWM_IMR2_CMPM5_Msk|macro|PWM_IMR2_CMPM5_Msk
DECL|PWM_IMR2_CMPM5_Pos|macro|PWM_IMR2_CMPM5_Pos
DECL|PWM_IMR2_CMPM5|macro|PWM_IMR2_CMPM5
DECL|PWM_IMR2_CMPM6_Msk|macro|PWM_IMR2_CMPM6_Msk
DECL|PWM_IMR2_CMPM6_Pos|macro|PWM_IMR2_CMPM6_Pos
DECL|PWM_IMR2_CMPM6|macro|PWM_IMR2_CMPM6
DECL|PWM_IMR2_CMPM7_Msk|macro|PWM_IMR2_CMPM7_Msk
DECL|PWM_IMR2_CMPM7_Pos|macro|PWM_IMR2_CMPM7_Pos
DECL|PWM_IMR2_CMPM7|macro|PWM_IMR2_CMPM7
DECL|PWM_IMR2_CMPM_Msk|macro|PWM_IMR2_CMPM_Msk
DECL|PWM_IMR2_CMPM_Pos|macro|PWM_IMR2_CMPM_Pos
DECL|PWM_IMR2_CMPM|macro|PWM_IMR2_CMPM
DECL|PWM_IMR2_CMPU0_Msk|macro|PWM_IMR2_CMPU0_Msk
DECL|PWM_IMR2_CMPU0_Pos|macro|PWM_IMR2_CMPU0_Pos
DECL|PWM_IMR2_CMPU0|macro|PWM_IMR2_CMPU0
DECL|PWM_IMR2_CMPU1_Msk|macro|PWM_IMR2_CMPU1_Msk
DECL|PWM_IMR2_CMPU1_Pos|macro|PWM_IMR2_CMPU1_Pos
DECL|PWM_IMR2_CMPU1|macro|PWM_IMR2_CMPU1
DECL|PWM_IMR2_CMPU2_Msk|macro|PWM_IMR2_CMPU2_Msk
DECL|PWM_IMR2_CMPU2_Pos|macro|PWM_IMR2_CMPU2_Pos
DECL|PWM_IMR2_CMPU2|macro|PWM_IMR2_CMPU2
DECL|PWM_IMR2_CMPU3_Msk|macro|PWM_IMR2_CMPU3_Msk
DECL|PWM_IMR2_CMPU3_Pos|macro|PWM_IMR2_CMPU3_Pos
DECL|PWM_IMR2_CMPU3|macro|PWM_IMR2_CMPU3
DECL|PWM_IMR2_CMPU4_Msk|macro|PWM_IMR2_CMPU4_Msk
DECL|PWM_IMR2_CMPU4_Pos|macro|PWM_IMR2_CMPU4_Pos
DECL|PWM_IMR2_CMPU4|macro|PWM_IMR2_CMPU4
DECL|PWM_IMR2_CMPU5_Msk|macro|PWM_IMR2_CMPU5_Msk
DECL|PWM_IMR2_CMPU5_Pos|macro|PWM_IMR2_CMPU5_Pos
DECL|PWM_IMR2_CMPU5|macro|PWM_IMR2_CMPU5
DECL|PWM_IMR2_CMPU6_Msk|macro|PWM_IMR2_CMPU6_Msk
DECL|PWM_IMR2_CMPU6_Pos|macro|PWM_IMR2_CMPU6_Pos
DECL|PWM_IMR2_CMPU6|macro|PWM_IMR2_CMPU6
DECL|PWM_IMR2_CMPU7_Msk|macro|PWM_IMR2_CMPU7_Msk
DECL|PWM_IMR2_CMPU7_Pos|macro|PWM_IMR2_CMPU7_Pos
DECL|PWM_IMR2_CMPU7|macro|PWM_IMR2_CMPU7
DECL|PWM_IMR2_CMPU_Msk|macro|PWM_IMR2_CMPU_Msk
DECL|PWM_IMR2_CMPU_Pos|macro|PWM_IMR2_CMPU_Pos
DECL|PWM_IMR2_CMPU|macro|PWM_IMR2_CMPU
DECL|PWM_IMR2_MASK|macro|PWM_IMR2_MASK
DECL|PWM_IMR2_Msk|macro|PWM_IMR2_Msk
DECL|PWM_IMR2_OFFSET|macro|PWM_IMR2_OFFSET
DECL|PWM_IMR2_Type|typedef|} PWM_IMR2_Type;
DECL|PWM_IMR2_UNRE_Msk|macro|PWM_IMR2_UNRE_Msk
DECL|PWM_IMR2_UNRE_Pos|macro|PWM_IMR2_UNRE_Pos
DECL|PWM_IMR2_UNRE|macro|PWM_IMR2_UNRE
DECL|PWM_IMR2_WRDY_Msk|macro|PWM_IMR2_WRDY_Msk
DECL|PWM_IMR2_WRDY_Pos|macro|PWM_IMR2_WRDY_Pos
DECL|PWM_IMR2_WRDY|macro|PWM_IMR2_WRDY
DECL|PWM_IMR2|member|__I PWM_IMR2_Type PWM_IMR2; /**< Offset: 0x3C (R/ 32) PWM Interrupt Mask Register 2 */
DECL|PWM_IMR2|member|__I uint32_t PWM_IMR2; /**< (PWM Offset: 0x3C) PWM Interrupt Mask Register 2 */
DECL|PWM_ISR1_CHID0_Msk|macro|PWM_ISR1_CHID0_Msk
DECL|PWM_ISR1_CHID0_Pos|macro|PWM_ISR1_CHID0_Pos
DECL|PWM_ISR1_CHID0|macro|PWM_ISR1_CHID0
DECL|PWM_ISR1_CHID1_Msk|macro|PWM_ISR1_CHID1_Msk
DECL|PWM_ISR1_CHID1_Pos|macro|PWM_ISR1_CHID1_Pos
DECL|PWM_ISR1_CHID1|macro|PWM_ISR1_CHID1
DECL|PWM_ISR1_CHID2_Msk|macro|PWM_ISR1_CHID2_Msk
DECL|PWM_ISR1_CHID2_Pos|macro|PWM_ISR1_CHID2_Pos
DECL|PWM_ISR1_CHID2|macro|PWM_ISR1_CHID2
DECL|PWM_ISR1_CHID3_Msk|macro|PWM_ISR1_CHID3_Msk
DECL|PWM_ISR1_CHID3_Pos|macro|PWM_ISR1_CHID3_Pos
DECL|PWM_ISR1_CHID3|macro|PWM_ISR1_CHID3
DECL|PWM_ISR1_CHID_Msk|macro|PWM_ISR1_CHID_Msk
DECL|PWM_ISR1_CHID_Pos|macro|PWM_ISR1_CHID_Pos
DECL|PWM_ISR1_CHID|macro|PWM_ISR1_CHID
DECL|PWM_ISR1_FCHID0_Msk|macro|PWM_ISR1_FCHID0_Msk
DECL|PWM_ISR1_FCHID0_Pos|macro|PWM_ISR1_FCHID0_Pos
DECL|PWM_ISR1_FCHID0|macro|PWM_ISR1_FCHID0
DECL|PWM_ISR1_FCHID1_Msk|macro|PWM_ISR1_FCHID1_Msk
DECL|PWM_ISR1_FCHID1_Pos|macro|PWM_ISR1_FCHID1_Pos
DECL|PWM_ISR1_FCHID1|macro|PWM_ISR1_FCHID1
DECL|PWM_ISR1_FCHID2_Msk|macro|PWM_ISR1_FCHID2_Msk
DECL|PWM_ISR1_FCHID2_Pos|macro|PWM_ISR1_FCHID2_Pos
DECL|PWM_ISR1_FCHID2|macro|PWM_ISR1_FCHID2
DECL|PWM_ISR1_FCHID3_Msk|macro|PWM_ISR1_FCHID3_Msk
DECL|PWM_ISR1_FCHID3_Pos|macro|PWM_ISR1_FCHID3_Pos
DECL|PWM_ISR1_FCHID3|macro|PWM_ISR1_FCHID3
DECL|PWM_ISR1_FCHID_Msk|macro|PWM_ISR1_FCHID_Msk
DECL|PWM_ISR1_FCHID_Pos|macro|PWM_ISR1_FCHID_Pos
DECL|PWM_ISR1_FCHID|macro|PWM_ISR1_FCHID
DECL|PWM_ISR1_MASK|macro|PWM_ISR1_MASK
DECL|PWM_ISR1_Msk|macro|PWM_ISR1_Msk
DECL|PWM_ISR1_OFFSET|macro|PWM_ISR1_OFFSET
DECL|PWM_ISR1_Type|typedef|} PWM_ISR1_Type;
DECL|PWM_ISR1|member|__I PWM_ISR1_Type PWM_ISR1; /**< Offset: 0x1C (R/ 32) PWM Interrupt Status Register 1 */
DECL|PWM_ISR1|member|__I uint32_t PWM_ISR1; /**< (PWM Offset: 0x1C) PWM Interrupt Status Register 1 */
DECL|PWM_ISR2_CMPM0_Msk|macro|PWM_ISR2_CMPM0_Msk
DECL|PWM_ISR2_CMPM0_Pos|macro|PWM_ISR2_CMPM0_Pos
DECL|PWM_ISR2_CMPM0|macro|PWM_ISR2_CMPM0
DECL|PWM_ISR2_CMPM1_Msk|macro|PWM_ISR2_CMPM1_Msk
DECL|PWM_ISR2_CMPM1_Pos|macro|PWM_ISR2_CMPM1_Pos
DECL|PWM_ISR2_CMPM1|macro|PWM_ISR2_CMPM1
DECL|PWM_ISR2_CMPM2_Msk|macro|PWM_ISR2_CMPM2_Msk
DECL|PWM_ISR2_CMPM2_Pos|macro|PWM_ISR2_CMPM2_Pos
DECL|PWM_ISR2_CMPM2|macro|PWM_ISR2_CMPM2
DECL|PWM_ISR2_CMPM3_Msk|macro|PWM_ISR2_CMPM3_Msk
DECL|PWM_ISR2_CMPM3_Pos|macro|PWM_ISR2_CMPM3_Pos
DECL|PWM_ISR2_CMPM3|macro|PWM_ISR2_CMPM3
DECL|PWM_ISR2_CMPM4_Msk|macro|PWM_ISR2_CMPM4_Msk
DECL|PWM_ISR2_CMPM4_Pos|macro|PWM_ISR2_CMPM4_Pos
DECL|PWM_ISR2_CMPM4|macro|PWM_ISR2_CMPM4
DECL|PWM_ISR2_CMPM5_Msk|macro|PWM_ISR2_CMPM5_Msk
DECL|PWM_ISR2_CMPM5_Pos|macro|PWM_ISR2_CMPM5_Pos
DECL|PWM_ISR2_CMPM5|macro|PWM_ISR2_CMPM5
DECL|PWM_ISR2_CMPM6_Msk|macro|PWM_ISR2_CMPM6_Msk
DECL|PWM_ISR2_CMPM6_Pos|macro|PWM_ISR2_CMPM6_Pos
DECL|PWM_ISR2_CMPM6|macro|PWM_ISR2_CMPM6
DECL|PWM_ISR2_CMPM7_Msk|macro|PWM_ISR2_CMPM7_Msk
DECL|PWM_ISR2_CMPM7_Pos|macro|PWM_ISR2_CMPM7_Pos
DECL|PWM_ISR2_CMPM7|macro|PWM_ISR2_CMPM7
DECL|PWM_ISR2_CMPM_Msk|macro|PWM_ISR2_CMPM_Msk
DECL|PWM_ISR2_CMPM_Pos|macro|PWM_ISR2_CMPM_Pos
DECL|PWM_ISR2_CMPM|macro|PWM_ISR2_CMPM
DECL|PWM_ISR2_CMPU0_Msk|macro|PWM_ISR2_CMPU0_Msk
DECL|PWM_ISR2_CMPU0_Pos|macro|PWM_ISR2_CMPU0_Pos
DECL|PWM_ISR2_CMPU0|macro|PWM_ISR2_CMPU0
DECL|PWM_ISR2_CMPU1_Msk|macro|PWM_ISR2_CMPU1_Msk
DECL|PWM_ISR2_CMPU1_Pos|macro|PWM_ISR2_CMPU1_Pos
DECL|PWM_ISR2_CMPU1|macro|PWM_ISR2_CMPU1
DECL|PWM_ISR2_CMPU2_Msk|macro|PWM_ISR2_CMPU2_Msk
DECL|PWM_ISR2_CMPU2_Pos|macro|PWM_ISR2_CMPU2_Pos
DECL|PWM_ISR2_CMPU2|macro|PWM_ISR2_CMPU2
DECL|PWM_ISR2_CMPU3_Msk|macro|PWM_ISR2_CMPU3_Msk
DECL|PWM_ISR2_CMPU3_Pos|macro|PWM_ISR2_CMPU3_Pos
DECL|PWM_ISR2_CMPU3|macro|PWM_ISR2_CMPU3
DECL|PWM_ISR2_CMPU4_Msk|macro|PWM_ISR2_CMPU4_Msk
DECL|PWM_ISR2_CMPU4_Pos|macro|PWM_ISR2_CMPU4_Pos
DECL|PWM_ISR2_CMPU4|macro|PWM_ISR2_CMPU4
DECL|PWM_ISR2_CMPU5_Msk|macro|PWM_ISR2_CMPU5_Msk
DECL|PWM_ISR2_CMPU5_Pos|macro|PWM_ISR2_CMPU5_Pos
DECL|PWM_ISR2_CMPU5|macro|PWM_ISR2_CMPU5
DECL|PWM_ISR2_CMPU6_Msk|macro|PWM_ISR2_CMPU6_Msk
DECL|PWM_ISR2_CMPU6_Pos|macro|PWM_ISR2_CMPU6_Pos
DECL|PWM_ISR2_CMPU6|macro|PWM_ISR2_CMPU6
DECL|PWM_ISR2_CMPU7_Msk|macro|PWM_ISR2_CMPU7_Msk
DECL|PWM_ISR2_CMPU7_Pos|macro|PWM_ISR2_CMPU7_Pos
DECL|PWM_ISR2_CMPU7|macro|PWM_ISR2_CMPU7
DECL|PWM_ISR2_CMPU_Msk|macro|PWM_ISR2_CMPU_Msk
DECL|PWM_ISR2_CMPU_Pos|macro|PWM_ISR2_CMPU_Pos
DECL|PWM_ISR2_CMPU|macro|PWM_ISR2_CMPU
DECL|PWM_ISR2_MASK|macro|PWM_ISR2_MASK
DECL|PWM_ISR2_Msk|macro|PWM_ISR2_Msk
DECL|PWM_ISR2_OFFSET|macro|PWM_ISR2_OFFSET
DECL|PWM_ISR2_Type|typedef|} PWM_ISR2_Type;
DECL|PWM_ISR2_UNRE_Msk|macro|PWM_ISR2_UNRE_Msk
DECL|PWM_ISR2_UNRE_Pos|macro|PWM_ISR2_UNRE_Pos
DECL|PWM_ISR2_UNRE|macro|PWM_ISR2_UNRE
DECL|PWM_ISR2_WRDY_Msk|macro|PWM_ISR2_WRDY_Msk
DECL|PWM_ISR2_WRDY_Pos|macro|PWM_ISR2_WRDY_Pos
DECL|PWM_ISR2_WRDY|macro|PWM_ISR2_WRDY
DECL|PWM_ISR2|member|__I PWM_ISR2_Type PWM_ISR2; /**< Offset: 0x40 (R/ 32) PWM Interrupt Status Register 2 */
DECL|PWM_ISR2|member|__I uint32_t PWM_ISR2; /**< (PWM Offset: 0x40) PWM Interrupt Status Register 2 */
DECL|PWM_LEBR1_LEBDELAY_Msk|macro|PWM_LEBR1_LEBDELAY_Msk
DECL|PWM_LEBR1_LEBDELAY_Pos|macro|PWM_LEBR1_LEBDELAY_Pos
DECL|PWM_LEBR1_LEBDELAY|macro|PWM_LEBR1_LEBDELAY
DECL|PWM_LEBR1_MASK|macro|PWM_LEBR1_MASK
DECL|PWM_LEBR1_Msk|macro|PWM_LEBR1_Msk
DECL|PWM_LEBR1_OFFSET|macro|PWM_LEBR1_OFFSET
DECL|PWM_LEBR1_PWMHFEN_Msk|macro|PWM_LEBR1_PWMHFEN_Msk
DECL|PWM_LEBR1_PWMHFEN_Pos|macro|PWM_LEBR1_PWMHFEN_Pos
DECL|PWM_LEBR1_PWMHFEN|macro|PWM_LEBR1_PWMHFEN
DECL|PWM_LEBR1_PWMHREN_Msk|macro|PWM_LEBR1_PWMHREN_Msk
DECL|PWM_LEBR1_PWMHREN_Pos|macro|PWM_LEBR1_PWMHREN_Pos
DECL|PWM_LEBR1_PWMHREN|macro|PWM_LEBR1_PWMHREN
DECL|PWM_LEBR1_PWMLFEN_Msk|macro|PWM_LEBR1_PWMLFEN_Msk
DECL|PWM_LEBR1_PWMLFEN_Pos|macro|PWM_LEBR1_PWMLFEN_Pos
DECL|PWM_LEBR1_PWMLFEN|macro|PWM_LEBR1_PWMLFEN
DECL|PWM_LEBR1_PWMLREN_Msk|macro|PWM_LEBR1_PWMLREN_Msk
DECL|PWM_LEBR1_PWMLREN_Pos|macro|PWM_LEBR1_PWMLREN_Pos
DECL|PWM_LEBR1_PWMLREN|macro|PWM_LEBR1_PWMLREN
DECL|PWM_LEBR1_Type|typedef|} PWM_LEBR1_Type;
DECL|PWM_LEBR1|member|__IO PWM_LEBR1_Type PWM_LEBR1; /**< Offset: 0x430 (R/W 32) PWM Leading-Edge Blanking Register (trg_num = 1) */
DECL|PWM_LEBR1|member|__IO uint32_t PWM_LEBR1; /**< (PWM Offset: 0x430) PWM Leading-Edge Blanking Register (trg_num = 1) */
DECL|PWM_LEBR2_LEBDELAY_Msk|macro|PWM_LEBR2_LEBDELAY_Msk
DECL|PWM_LEBR2_LEBDELAY_Pos|macro|PWM_LEBR2_LEBDELAY_Pos
DECL|PWM_LEBR2_LEBDELAY|macro|PWM_LEBR2_LEBDELAY
DECL|PWM_LEBR2_MASK|macro|PWM_LEBR2_MASK
DECL|PWM_LEBR2_Msk|macro|PWM_LEBR2_Msk
DECL|PWM_LEBR2_OFFSET|macro|PWM_LEBR2_OFFSET
DECL|PWM_LEBR2_PWMHFEN_Msk|macro|PWM_LEBR2_PWMHFEN_Msk
DECL|PWM_LEBR2_PWMHFEN_Pos|macro|PWM_LEBR2_PWMHFEN_Pos
DECL|PWM_LEBR2_PWMHFEN|macro|PWM_LEBR2_PWMHFEN
DECL|PWM_LEBR2_PWMHREN_Msk|macro|PWM_LEBR2_PWMHREN_Msk
DECL|PWM_LEBR2_PWMHREN_Pos|macro|PWM_LEBR2_PWMHREN_Pos
DECL|PWM_LEBR2_PWMHREN|macro|PWM_LEBR2_PWMHREN
DECL|PWM_LEBR2_PWMLFEN_Msk|macro|PWM_LEBR2_PWMLFEN_Msk
DECL|PWM_LEBR2_PWMLFEN_Pos|macro|PWM_LEBR2_PWMLFEN_Pos
DECL|PWM_LEBR2_PWMLFEN|macro|PWM_LEBR2_PWMLFEN
DECL|PWM_LEBR2_PWMLREN_Msk|macro|PWM_LEBR2_PWMLREN_Msk
DECL|PWM_LEBR2_PWMLREN_Pos|macro|PWM_LEBR2_PWMLREN_Pos
DECL|PWM_LEBR2_PWMLREN|macro|PWM_LEBR2_PWMLREN
DECL|PWM_LEBR2_Type|typedef|} PWM_LEBR2_Type;
DECL|PWM_LEBR2|member|__IO PWM_LEBR2_Type PWM_LEBR2; /**< Offset: 0x450 (R/W 32) PWM Leading-Edge Blanking Register (trg_num = 2) */
DECL|PWM_LEBR2|member|__IO uint32_t PWM_LEBR2; /**< (PWM Offset: 0x450) PWM Leading-Edge Blanking Register (trg_num = 2) */
DECL|PWM_OOV_MASK|macro|PWM_OOV_MASK
DECL|PWM_OOV_Msk|macro|PWM_OOV_Msk
DECL|PWM_OOV_OFFSET|macro|PWM_OOV_OFFSET
DECL|PWM_OOV_OOVH0_Msk|macro|PWM_OOV_OOVH0_Msk
DECL|PWM_OOV_OOVH0_Pos|macro|PWM_OOV_OOVH0_Pos
DECL|PWM_OOV_OOVH0|macro|PWM_OOV_OOVH0
DECL|PWM_OOV_OOVH1_Msk|macro|PWM_OOV_OOVH1_Msk
DECL|PWM_OOV_OOVH1_Pos|macro|PWM_OOV_OOVH1_Pos
DECL|PWM_OOV_OOVH1|macro|PWM_OOV_OOVH1
DECL|PWM_OOV_OOVH2_Msk|macro|PWM_OOV_OOVH2_Msk
DECL|PWM_OOV_OOVH2_Pos|macro|PWM_OOV_OOVH2_Pos
DECL|PWM_OOV_OOVH2|macro|PWM_OOV_OOVH2
DECL|PWM_OOV_OOVH3_Msk|macro|PWM_OOV_OOVH3_Msk
DECL|PWM_OOV_OOVH3_Pos|macro|PWM_OOV_OOVH3_Pos
DECL|PWM_OOV_OOVH3|macro|PWM_OOV_OOVH3
DECL|PWM_OOV_OOVH_Msk|macro|PWM_OOV_OOVH_Msk
DECL|PWM_OOV_OOVH_Pos|macro|PWM_OOV_OOVH_Pos
DECL|PWM_OOV_OOVH|macro|PWM_OOV_OOVH
DECL|PWM_OOV_OOVL0_Msk|macro|PWM_OOV_OOVL0_Msk
DECL|PWM_OOV_OOVL0_Pos|macro|PWM_OOV_OOVL0_Pos
DECL|PWM_OOV_OOVL0|macro|PWM_OOV_OOVL0
DECL|PWM_OOV_OOVL1_Msk|macro|PWM_OOV_OOVL1_Msk
DECL|PWM_OOV_OOVL1_Pos|macro|PWM_OOV_OOVL1_Pos
DECL|PWM_OOV_OOVL1|macro|PWM_OOV_OOVL1
DECL|PWM_OOV_OOVL2_Msk|macro|PWM_OOV_OOVL2_Msk
DECL|PWM_OOV_OOVL2_Pos|macro|PWM_OOV_OOVL2_Pos
DECL|PWM_OOV_OOVL2|macro|PWM_OOV_OOVL2
DECL|PWM_OOV_OOVL3_Msk|macro|PWM_OOV_OOVL3_Msk
DECL|PWM_OOV_OOVL3_Pos|macro|PWM_OOV_OOVL3_Pos
DECL|PWM_OOV_OOVL3|macro|PWM_OOV_OOVL3
DECL|PWM_OOV_OOVL_Msk|macro|PWM_OOV_OOVL_Msk
DECL|PWM_OOV_OOVL_Pos|macro|PWM_OOV_OOVL_Pos
DECL|PWM_OOV_OOVL|macro|PWM_OOV_OOVL
DECL|PWM_OOV_Type|typedef|} PWM_OOV_Type;
DECL|PWM_OOV|member|__IO PWM_OOV_Type PWM_OOV; /**< Offset: 0x44 (R/W 32) PWM Output Override Value Register */
DECL|PWM_OOV|member|__IO uint32_t PWM_OOV; /**< (PWM Offset: 0x44) PWM Output Override Value Register */
DECL|PWM_OSCUPD_MASK|macro|PWM_OSCUPD_MASK
DECL|PWM_OSCUPD_Msk|macro|PWM_OSCUPD_Msk
DECL|PWM_OSCUPD_OFFSET|macro|PWM_OSCUPD_OFFSET
DECL|PWM_OSCUPD_OSCUPH0_Msk|macro|PWM_OSCUPD_OSCUPH0_Msk
DECL|PWM_OSCUPD_OSCUPH0_Pos|macro|PWM_OSCUPD_OSCUPH0_Pos
DECL|PWM_OSCUPD_OSCUPH0|macro|PWM_OSCUPD_OSCUPH0
DECL|PWM_OSCUPD_OSCUPH1_Msk|macro|PWM_OSCUPD_OSCUPH1_Msk
DECL|PWM_OSCUPD_OSCUPH1_Pos|macro|PWM_OSCUPD_OSCUPH1_Pos
DECL|PWM_OSCUPD_OSCUPH1|macro|PWM_OSCUPD_OSCUPH1
DECL|PWM_OSCUPD_OSCUPH2_Msk|macro|PWM_OSCUPD_OSCUPH2_Msk
DECL|PWM_OSCUPD_OSCUPH2_Pos|macro|PWM_OSCUPD_OSCUPH2_Pos
DECL|PWM_OSCUPD_OSCUPH2|macro|PWM_OSCUPD_OSCUPH2
DECL|PWM_OSCUPD_OSCUPH3_Msk|macro|PWM_OSCUPD_OSCUPH3_Msk
DECL|PWM_OSCUPD_OSCUPH3_Pos|macro|PWM_OSCUPD_OSCUPH3_Pos
DECL|PWM_OSCUPD_OSCUPH3|macro|PWM_OSCUPD_OSCUPH3
DECL|PWM_OSCUPD_OSCUPH_Msk|macro|PWM_OSCUPD_OSCUPH_Msk
DECL|PWM_OSCUPD_OSCUPH_Pos|macro|PWM_OSCUPD_OSCUPH_Pos
DECL|PWM_OSCUPD_OSCUPH|macro|PWM_OSCUPD_OSCUPH
DECL|PWM_OSCUPD_OSCUPL0_Msk|macro|PWM_OSCUPD_OSCUPL0_Msk
DECL|PWM_OSCUPD_OSCUPL0_Pos|macro|PWM_OSCUPD_OSCUPL0_Pos
DECL|PWM_OSCUPD_OSCUPL0|macro|PWM_OSCUPD_OSCUPL0
DECL|PWM_OSCUPD_OSCUPL1_Msk|macro|PWM_OSCUPD_OSCUPL1_Msk
DECL|PWM_OSCUPD_OSCUPL1_Pos|macro|PWM_OSCUPD_OSCUPL1_Pos
DECL|PWM_OSCUPD_OSCUPL1|macro|PWM_OSCUPD_OSCUPL1
DECL|PWM_OSCUPD_OSCUPL2_Msk|macro|PWM_OSCUPD_OSCUPL2_Msk
DECL|PWM_OSCUPD_OSCUPL2_Pos|macro|PWM_OSCUPD_OSCUPL2_Pos
DECL|PWM_OSCUPD_OSCUPL2|macro|PWM_OSCUPD_OSCUPL2
DECL|PWM_OSCUPD_OSCUPL3_Msk|macro|PWM_OSCUPD_OSCUPL3_Msk
DECL|PWM_OSCUPD_OSCUPL3_Pos|macro|PWM_OSCUPD_OSCUPL3_Pos
DECL|PWM_OSCUPD_OSCUPL3|macro|PWM_OSCUPD_OSCUPL3
DECL|PWM_OSCUPD_OSCUPL_Msk|macro|PWM_OSCUPD_OSCUPL_Msk
DECL|PWM_OSCUPD_OSCUPL_Pos|macro|PWM_OSCUPD_OSCUPL_Pos
DECL|PWM_OSCUPD_OSCUPL|macro|PWM_OSCUPD_OSCUPL
DECL|PWM_OSCUPD_Type|typedef|} PWM_OSCUPD_Type;
DECL|PWM_OSCUPD|member|__O PWM_OSCUPD_Type PWM_OSCUPD; /**< Offset: 0x58 ( /W 32) PWM Output Selection Clear Update Register */
DECL|PWM_OSCUPD|member|__O uint32_t PWM_OSCUPD; /**< (PWM Offset: 0x58) PWM Output Selection Clear Update Register */
DECL|PWM_OSC_MASK|macro|PWM_OSC_MASK
DECL|PWM_OSC_Msk|macro|PWM_OSC_Msk
DECL|PWM_OSC_OFFSET|macro|PWM_OSC_OFFSET
DECL|PWM_OSC_OSCH0_Msk|macro|PWM_OSC_OSCH0_Msk
DECL|PWM_OSC_OSCH0_Pos|macro|PWM_OSC_OSCH0_Pos
DECL|PWM_OSC_OSCH0|macro|PWM_OSC_OSCH0
DECL|PWM_OSC_OSCH1_Msk|macro|PWM_OSC_OSCH1_Msk
DECL|PWM_OSC_OSCH1_Pos|macro|PWM_OSC_OSCH1_Pos
DECL|PWM_OSC_OSCH1|macro|PWM_OSC_OSCH1
DECL|PWM_OSC_OSCH2_Msk|macro|PWM_OSC_OSCH2_Msk
DECL|PWM_OSC_OSCH2_Pos|macro|PWM_OSC_OSCH2_Pos
DECL|PWM_OSC_OSCH2|macro|PWM_OSC_OSCH2
DECL|PWM_OSC_OSCH3_Msk|macro|PWM_OSC_OSCH3_Msk
DECL|PWM_OSC_OSCH3_Pos|macro|PWM_OSC_OSCH3_Pos
DECL|PWM_OSC_OSCH3|macro|PWM_OSC_OSCH3
DECL|PWM_OSC_OSCH_Msk|macro|PWM_OSC_OSCH_Msk
DECL|PWM_OSC_OSCH_Pos|macro|PWM_OSC_OSCH_Pos
DECL|PWM_OSC_OSCH|macro|PWM_OSC_OSCH
DECL|PWM_OSC_OSCL0_Msk|macro|PWM_OSC_OSCL0_Msk
DECL|PWM_OSC_OSCL0_Pos|macro|PWM_OSC_OSCL0_Pos
DECL|PWM_OSC_OSCL0|macro|PWM_OSC_OSCL0
DECL|PWM_OSC_OSCL1_Msk|macro|PWM_OSC_OSCL1_Msk
DECL|PWM_OSC_OSCL1_Pos|macro|PWM_OSC_OSCL1_Pos
DECL|PWM_OSC_OSCL1|macro|PWM_OSC_OSCL1
DECL|PWM_OSC_OSCL2_Msk|macro|PWM_OSC_OSCL2_Msk
DECL|PWM_OSC_OSCL2_Pos|macro|PWM_OSC_OSCL2_Pos
DECL|PWM_OSC_OSCL2|macro|PWM_OSC_OSCL2
DECL|PWM_OSC_OSCL3_Msk|macro|PWM_OSC_OSCL3_Msk
DECL|PWM_OSC_OSCL3_Pos|macro|PWM_OSC_OSCL3_Pos
DECL|PWM_OSC_OSCL3|macro|PWM_OSC_OSCL3
DECL|PWM_OSC_OSCL_Msk|macro|PWM_OSC_OSCL_Msk
DECL|PWM_OSC_OSCL_Pos|macro|PWM_OSC_OSCL_Pos
DECL|PWM_OSC_OSCL|macro|PWM_OSC_OSCL
DECL|PWM_OSC_Type|typedef|} PWM_OSC_Type;
DECL|PWM_OSC|member|__O PWM_OSC_Type PWM_OSC; /**< Offset: 0x50 ( /W 32) PWM Output Selection Clear Register */
DECL|PWM_OSC|member|__O uint32_t PWM_OSC; /**< (PWM Offset: 0x50) PWM Output Selection Clear Register */
DECL|PWM_OSSUPD_MASK|macro|PWM_OSSUPD_MASK
DECL|PWM_OSSUPD_Msk|macro|PWM_OSSUPD_Msk
DECL|PWM_OSSUPD_OFFSET|macro|PWM_OSSUPD_OFFSET
DECL|PWM_OSSUPD_OSSUPH0_Msk|macro|PWM_OSSUPD_OSSUPH0_Msk
DECL|PWM_OSSUPD_OSSUPH0_Pos|macro|PWM_OSSUPD_OSSUPH0_Pos
DECL|PWM_OSSUPD_OSSUPH0|macro|PWM_OSSUPD_OSSUPH0
DECL|PWM_OSSUPD_OSSUPH1_Msk|macro|PWM_OSSUPD_OSSUPH1_Msk
DECL|PWM_OSSUPD_OSSUPH1_Pos|macro|PWM_OSSUPD_OSSUPH1_Pos
DECL|PWM_OSSUPD_OSSUPH1|macro|PWM_OSSUPD_OSSUPH1
DECL|PWM_OSSUPD_OSSUPH2_Msk|macro|PWM_OSSUPD_OSSUPH2_Msk
DECL|PWM_OSSUPD_OSSUPH2_Pos|macro|PWM_OSSUPD_OSSUPH2_Pos
DECL|PWM_OSSUPD_OSSUPH2|macro|PWM_OSSUPD_OSSUPH2
DECL|PWM_OSSUPD_OSSUPH3_Msk|macro|PWM_OSSUPD_OSSUPH3_Msk
DECL|PWM_OSSUPD_OSSUPH3_Pos|macro|PWM_OSSUPD_OSSUPH3_Pos
DECL|PWM_OSSUPD_OSSUPH3|macro|PWM_OSSUPD_OSSUPH3
DECL|PWM_OSSUPD_OSSUPH_Msk|macro|PWM_OSSUPD_OSSUPH_Msk
DECL|PWM_OSSUPD_OSSUPH_Pos|macro|PWM_OSSUPD_OSSUPH_Pos
DECL|PWM_OSSUPD_OSSUPH|macro|PWM_OSSUPD_OSSUPH
DECL|PWM_OSSUPD_OSSUPL0_Msk|macro|PWM_OSSUPD_OSSUPL0_Msk
DECL|PWM_OSSUPD_OSSUPL0_Pos|macro|PWM_OSSUPD_OSSUPL0_Pos
DECL|PWM_OSSUPD_OSSUPL0|macro|PWM_OSSUPD_OSSUPL0
DECL|PWM_OSSUPD_OSSUPL1_Msk|macro|PWM_OSSUPD_OSSUPL1_Msk
DECL|PWM_OSSUPD_OSSUPL1_Pos|macro|PWM_OSSUPD_OSSUPL1_Pos
DECL|PWM_OSSUPD_OSSUPL1|macro|PWM_OSSUPD_OSSUPL1
DECL|PWM_OSSUPD_OSSUPL2_Msk|macro|PWM_OSSUPD_OSSUPL2_Msk
DECL|PWM_OSSUPD_OSSUPL2_Pos|macro|PWM_OSSUPD_OSSUPL2_Pos
DECL|PWM_OSSUPD_OSSUPL2|macro|PWM_OSSUPD_OSSUPL2
DECL|PWM_OSSUPD_OSSUPL3_Msk|macro|PWM_OSSUPD_OSSUPL3_Msk
DECL|PWM_OSSUPD_OSSUPL3_Pos|macro|PWM_OSSUPD_OSSUPL3_Pos
DECL|PWM_OSSUPD_OSSUPL3|macro|PWM_OSSUPD_OSSUPL3
DECL|PWM_OSSUPD_OSSUPL_Msk|macro|PWM_OSSUPD_OSSUPL_Msk
DECL|PWM_OSSUPD_OSSUPL_Pos|macro|PWM_OSSUPD_OSSUPL_Pos
DECL|PWM_OSSUPD_OSSUPL|macro|PWM_OSSUPD_OSSUPL
DECL|PWM_OSSUPD_Type|typedef|} PWM_OSSUPD_Type;
DECL|PWM_OSSUPD|member|__O PWM_OSSUPD_Type PWM_OSSUPD; /**< Offset: 0x54 ( /W 32) PWM Output Selection Set Update Register */
DECL|PWM_OSSUPD|member|__O uint32_t PWM_OSSUPD; /**< (PWM Offset: 0x54) PWM Output Selection Set Update Register */
DECL|PWM_OSS_MASK|macro|PWM_OSS_MASK
DECL|PWM_OSS_Msk|macro|PWM_OSS_Msk
DECL|PWM_OSS_OFFSET|macro|PWM_OSS_OFFSET
DECL|PWM_OSS_OSSH0_Msk|macro|PWM_OSS_OSSH0_Msk
DECL|PWM_OSS_OSSH0_Pos|macro|PWM_OSS_OSSH0_Pos
DECL|PWM_OSS_OSSH0|macro|PWM_OSS_OSSH0
DECL|PWM_OSS_OSSH1_Msk|macro|PWM_OSS_OSSH1_Msk
DECL|PWM_OSS_OSSH1_Pos|macro|PWM_OSS_OSSH1_Pos
DECL|PWM_OSS_OSSH1|macro|PWM_OSS_OSSH1
DECL|PWM_OSS_OSSH2_Msk|macro|PWM_OSS_OSSH2_Msk
DECL|PWM_OSS_OSSH2_Pos|macro|PWM_OSS_OSSH2_Pos
DECL|PWM_OSS_OSSH2|macro|PWM_OSS_OSSH2
DECL|PWM_OSS_OSSH3_Msk|macro|PWM_OSS_OSSH3_Msk
DECL|PWM_OSS_OSSH3_Pos|macro|PWM_OSS_OSSH3_Pos
DECL|PWM_OSS_OSSH3|macro|PWM_OSS_OSSH3
DECL|PWM_OSS_OSSH_Msk|macro|PWM_OSS_OSSH_Msk
DECL|PWM_OSS_OSSH_Pos|macro|PWM_OSS_OSSH_Pos
DECL|PWM_OSS_OSSH|macro|PWM_OSS_OSSH
DECL|PWM_OSS_OSSL0_Msk|macro|PWM_OSS_OSSL0_Msk
DECL|PWM_OSS_OSSL0_Pos|macro|PWM_OSS_OSSL0_Pos
DECL|PWM_OSS_OSSL0|macro|PWM_OSS_OSSL0
DECL|PWM_OSS_OSSL1_Msk|macro|PWM_OSS_OSSL1_Msk
DECL|PWM_OSS_OSSL1_Pos|macro|PWM_OSS_OSSL1_Pos
DECL|PWM_OSS_OSSL1|macro|PWM_OSS_OSSL1
DECL|PWM_OSS_OSSL2_Msk|macro|PWM_OSS_OSSL2_Msk
DECL|PWM_OSS_OSSL2_Pos|macro|PWM_OSS_OSSL2_Pos
DECL|PWM_OSS_OSSL2|macro|PWM_OSS_OSSL2
DECL|PWM_OSS_OSSL3_Msk|macro|PWM_OSS_OSSL3_Msk
DECL|PWM_OSS_OSSL3_Pos|macro|PWM_OSS_OSSL3_Pos
DECL|PWM_OSS_OSSL3|macro|PWM_OSS_OSSL3
DECL|PWM_OSS_OSSL_Msk|macro|PWM_OSS_OSSL_Msk
DECL|PWM_OSS_OSSL_Pos|macro|PWM_OSS_OSSL_Pos
DECL|PWM_OSS_OSSL|macro|PWM_OSS_OSSL
DECL|PWM_OSS_Type|typedef|} PWM_OSS_Type;
DECL|PWM_OSS|member|__O PWM_OSS_Type PWM_OSS; /**< Offset: 0x4C ( /W 32) PWM Output Selection Set Register */
DECL|PWM_OSS|member|__O uint32_t PWM_OSS; /**< (PWM Offset: 0x4C) PWM Output Selection Set Register */
DECL|PWM_OS_MASK|macro|PWM_OS_MASK
DECL|PWM_OS_Msk|macro|PWM_OS_Msk
DECL|PWM_OS_OFFSET|macro|PWM_OS_OFFSET
DECL|PWM_OS_OSH0_Msk|macro|PWM_OS_OSH0_Msk
DECL|PWM_OS_OSH0_Pos|macro|PWM_OS_OSH0_Pos
DECL|PWM_OS_OSH0|macro|PWM_OS_OSH0
DECL|PWM_OS_OSH1_Msk|macro|PWM_OS_OSH1_Msk
DECL|PWM_OS_OSH1_Pos|macro|PWM_OS_OSH1_Pos
DECL|PWM_OS_OSH1|macro|PWM_OS_OSH1
DECL|PWM_OS_OSH2_Msk|macro|PWM_OS_OSH2_Msk
DECL|PWM_OS_OSH2_Pos|macro|PWM_OS_OSH2_Pos
DECL|PWM_OS_OSH2|macro|PWM_OS_OSH2
DECL|PWM_OS_OSH3_Msk|macro|PWM_OS_OSH3_Msk
DECL|PWM_OS_OSH3_Pos|macro|PWM_OS_OSH3_Pos
DECL|PWM_OS_OSH3|macro|PWM_OS_OSH3
DECL|PWM_OS_OSH_Msk|macro|PWM_OS_OSH_Msk
DECL|PWM_OS_OSH_Pos|macro|PWM_OS_OSH_Pos
DECL|PWM_OS_OSH|macro|PWM_OS_OSH
DECL|PWM_OS_OSL0_Msk|macro|PWM_OS_OSL0_Msk
DECL|PWM_OS_OSL0_Pos|macro|PWM_OS_OSL0_Pos
DECL|PWM_OS_OSL0|macro|PWM_OS_OSL0
DECL|PWM_OS_OSL1_Msk|macro|PWM_OS_OSL1_Msk
DECL|PWM_OS_OSL1_Pos|macro|PWM_OS_OSL1_Pos
DECL|PWM_OS_OSL1|macro|PWM_OS_OSL1
DECL|PWM_OS_OSL2_Msk|macro|PWM_OS_OSL2_Msk
DECL|PWM_OS_OSL2_Pos|macro|PWM_OS_OSL2_Pos
DECL|PWM_OS_OSL2|macro|PWM_OS_OSL2
DECL|PWM_OS_OSL3_Msk|macro|PWM_OS_OSL3_Msk
DECL|PWM_OS_OSL3_Pos|macro|PWM_OS_OSL3_Pos
DECL|PWM_OS_OSL3|macro|PWM_OS_OSL3
DECL|PWM_OS_OSL_Msk|macro|PWM_OS_OSL_Msk
DECL|PWM_OS_OSL_Pos|macro|PWM_OS_OSL_Pos
DECL|PWM_OS_OSL|macro|PWM_OS_OSL
DECL|PWM_OS_Type|typedef|} PWM_OS_Type;
DECL|PWM_OS|member|__IO PWM_OS_Type PWM_OS; /**< Offset: 0x48 (R/W 32) PWM Output Selection Register */
DECL|PWM_OS|member|__IO uint32_t PWM_OS; /**< (PWM Offset: 0x48) PWM Output Selection Register */
DECL|PWM_SCM_MASK|macro|PWM_SCM_MASK
DECL|PWM_SCM_Msk|macro|PWM_SCM_Msk
DECL|PWM_SCM_OFFSET|macro|PWM_SCM_OFFSET
DECL|PWM_SCM_PTRCS_Msk|macro|PWM_SCM_PTRCS_Msk
DECL|PWM_SCM_PTRCS_Pos|macro|PWM_SCM_PTRCS_Pos
DECL|PWM_SCM_PTRCS|macro|PWM_SCM_PTRCS
DECL|PWM_SCM_PTRM_Msk|macro|PWM_SCM_PTRM_Msk
DECL|PWM_SCM_PTRM_Pos|macro|PWM_SCM_PTRM_Pos
DECL|PWM_SCM_PTRM|macro|PWM_SCM_PTRM
DECL|PWM_SCM_SYNC0_Msk|macro|PWM_SCM_SYNC0_Msk
DECL|PWM_SCM_SYNC0_Pos|macro|PWM_SCM_SYNC0_Pos
DECL|PWM_SCM_SYNC0|macro|PWM_SCM_SYNC0
DECL|PWM_SCM_SYNC1_Msk|macro|PWM_SCM_SYNC1_Msk
DECL|PWM_SCM_SYNC1_Pos|macro|PWM_SCM_SYNC1_Pos
DECL|PWM_SCM_SYNC1|macro|PWM_SCM_SYNC1
DECL|PWM_SCM_SYNC2_Msk|macro|PWM_SCM_SYNC2_Msk
DECL|PWM_SCM_SYNC2_Pos|macro|PWM_SCM_SYNC2_Pos
DECL|PWM_SCM_SYNC2|macro|PWM_SCM_SYNC2
DECL|PWM_SCM_SYNC3_Msk|macro|PWM_SCM_SYNC3_Msk
DECL|PWM_SCM_SYNC3_Pos|macro|PWM_SCM_SYNC3_Pos
DECL|PWM_SCM_SYNC3|macro|PWM_SCM_SYNC3
DECL|PWM_SCM_Type|typedef|} PWM_SCM_Type;
DECL|PWM_SCM_UPDM_MODE0_Val|macro|PWM_SCM_UPDM_MODE0_Val
DECL|PWM_SCM_UPDM_MODE0|macro|PWM_SCM_UPDM_MODE0
DECL|PWM_SCM_UPDM_MODE1_Val|macro|PWM_SCM_UPDM_MODE1_Val
DECL|PWM_SCM_UPDM_MODE1|macro|PWM_SCM_UPDM_MODE1
DECL|PWM_SCM_UPDM_MODE2_Val|macro|PWM_SCM_UPDM_MODE2_Val
DECL|PWM_SCM_UPDM_MODE2|macro|PWM_SCM_UPDM_MODE2
DECL|PWM_SCM_UPDM_Msk|macro|PWM_SCM_UPDM_Msk
DECL|PWM_SCM_UPDM_Pos|macro|PWM_SCM_UPDM_Pos
DECL|PWM_SCM_UPDM|macro|PWM_SCM_UPDM
DECL|PWM_SCM|member|__IO PWM_SCM_Type PWM_SCM; /**< Offset: 0x20 (R/W 32) PWM Sync Channels Mode Register */
DECL|PWM_SCM|member|__IO uint32_t PWM_SCM; /**< (PWM Offset: 0x20) PWM Sync Channels Mode Register */
DECL|PWM_SCUC_MASK|macro|PWM_SCUC_MASK
DECL|PWM_SCUC_Msk|macro|PWM_SCUC_Msk
DECL|PWM_SCUC_OFFSET|macro|PWM_SCUC_OFFSET
DECL|PWM_SCUC_Type|typedef|} PWM_SCUC_Type;
DECL|PWM_SCUC_UPDULOCK_Msk|macro|PWM_SCUC_UPDULOCK_Msk
DECL|PWM_SCUC_UPDULOCK_Pos|macro|PWM_SCUC_UPDULOCK_Pos
DECL|PWM_SCUC_UPDULOCK|macro|PWM_SCUC_UPDULOCK
DECL|PWM_SCUC|member|__IO PWM_SCUC_Type PWM_SCUC; /**< Offset: 0x28 (R/W 32) PWM Sync Channels Update Control Register */
DECL|PWM_SCUC|member|__IO uint32_t PWM_SCUC; /**< (PWM Offset: 0x28) PWM Sync Channels Update Control Register */
DECL|PWM_SCUPUPD_MASK|macro|PWM_SCUPUPD_MASK
DECL|PWM_SCUPUPD_Msk|macro|PWM_SCUPUPD_Msk
DECL|PWM_SCUPUPD_OFFSET|macro|PWM_SCUPUPD_OFFSET
DECL|PWM_SCUPUPD_Type|typedef|} PWM_SCUPUPD_Type;
DECL|PWM_SCUPUPD_UPRUPD_Msk|macro|PWM_SCUPUPD_UPRUPD_Msk
DECL|PWM_SCUPUPD_UPRUPD_Pos|macro|PWM_SCUPUPD_UPRUPD_Pos
DECL|PWM_SCUPUPD_UPRUPD|macro|PWM_SCUPUPD_UPRUPD
DECL|PWM_SCUPUPD|member|__O PWM_SCUPUPD_Type PWM_SCUPUPD; /**< Offset: 0x30 ( /W 32) PWM Sync Channels Update Period Update Register */
DECL|PWM_SCUPUPD|member|__O uint32_t PWM_SCUPUPD; /**< (PWM Offset: 0x30) PWM Sync Channels Update Period Update Register */
DECL|PWM_SCUP_MASK|macro|PWM_SCUP_MASK
DECL|PWM_SCUP_Msk|macro|PWM_SCUP_Msk
DECL|PWM_SCUP_OFFSET|macro|PWM_SCUP_OFFSET
DECL|PWM_SCUP_Type|typedef|} PWM_SCUP_Type;
DECL|PWM_SCUP_UPRCNT_Msk|macro|PWM_SCUP_UPRCNT_Msk
DECL|PWM_SCUP_UPRCNT_Pos|macro|PWM_SCUP_UPRCNT_Pos
DECL|PWM_SCUP_UPRCNT|macro|PWM_SCUP_UPRCNT
DECL|PWM_SCUP_UPR_Msk|macro|PWM_SCUP_UPR_Msk
DECL|PWM_SCUP_UPR_Pos|macro|PWM_SCUP_UPR_Pos
DECL|PWM_SCUP_UPR|macro|PWM_SCUP_UPR
DECL|PWM_SCUP|member|__IO PWM_SCUP_Type PWM_SCUP; /**< Offset: 0x2C (R/W 32) PWM Sync Channels Update Period Register */
DECL|PWM_SCUP|member|__IO uint32_t PWM_SCUP; /**< (PWM Offset: 0x2C) PWM Sync Channels Update Period Register */
DECL|PWM_SMMR_DOWN0_Msk|macro|PWM_SMMR_DOWN0_Msk
DECL|PWM_SMMR_DOWN0_Pos|macro|PWM_SMMR_DOWN0_Pos
DECL|PWM_SMMR_DOWN0|macro|PWM_SMMR_DOWN0
DECL|PWM_SMMR_DOWN1_Msk|macro|PWM_SMMR_DOWN1_Msk
DECL|PWM_SMMR_DOWN1_Pos|macro|PWM_SMMR_DOWN1_Pos
DECL|PWM_SMMR_DOWN1|macro|PWM_SMMR_DOWN1
DECL|PWM_SMMR_DOWN_Msk|macro|PWM_SMMR_DOWN_Msk
DECL|PWM_SMMR_DOWN_Pos|macro|PWM_SMMR_DOWN_Pos
DECL|PWM_SMMR_DOWN|macro|PWM_SMMR_DOWN
DECL|PWM_SMMR_GCEN0_Msk|macro|PWM_SMMR_GCEN0_Msk
DECL|PWM_SMMR_GCEN0_Pos|macro|PWM_SMMR_GCEN0_Pos
DECL|PWM_SMMR_GCEN0|macro|PWM_SMMR_GCEN0
DECL|PWM_SMMR_GCEN1_Msk|macro|PWM_SMMR_GCEN1_Msk
DECL|PWM_SMMR_GCEN1_Pos|macro|PWM_SMMR_GCEN1_Pos
DECL|PWM_SMMR_GCEN1|macro|PWM_SMMR_GCEN1
DECL|PWM_SMMR_GCEN_Msk|macro|PWM_SMMR_GCEN_Msk
DECL|PWM_SMMR_GCEN_Pos|macro|PWM_SMMR_GCEN_Pos
DECL|PWM_SMMR_GCEN|macro|PWM_SMMR_GCEN
DECL|PWM_SMMR_MASK|macro|PWM_SMMR_MASK
DECL|PWM_SMMR_Msk|macro|PWM_SMMR_Msk
DECL|PWM_SMMR_OFFSET|macro|PWM_SMMR_OFFSET
DECL|PWM_SMMR_Type|typedef|} PWM_SMMR_Type;
DECL|PWM_SMMR|member|__IO PWM_SMMR_Type PWM_SMMR; /**< Offset: 0xB0 (R/W 32) PWM Stepper Motor Mode Register */
DECL|PWM_SMMR|member|__IO uint32_t PWM_SMMR; /**< (PWM Offset: 0xB0) PWM Stepper Motor Mode Register */
DECL|PWM_SR_CHID0_Msk|macro|PWM_SR_CHID0_Msk
DECL|PWM_SR_CHID0_Pos|macro|PWM_SR_CHID0_Pos
DECL|PWM_SR_CHID0|macro|PWM_SR_CHID0
DECL|PWM_SR_CHID1_Msk|macro|PWM_SR_CHID1_Msk
DECL|PWM_SR_CHID1_Pos|macro|PWM_SR_CHID1_Pos
DECL|PWM_SR_CHID1|macro|PWM_SR_CHID1
DECL|PWM_SR_CHID2_Msk|macro|PWM_SR_CHID2_Msk
DECL|PWM_SR_CHID2_Pos|macro|PWM_SR_CHID2_Pos
DECL|PWM_SR_CHID2|macro|PWM_SR_CHID2
DECL|PWM_SR_CHID3_Msk|macro|PWM_SR_CHID3_Msk
DECL|PWM_SR_CHID3_Pos|macro|PWM_SR_CHID3_Pos
DECL|PWM_SR_CHID3|macro|PWM_SR_CHID3
DECL|PWM_SR_CHID_Msk|macro|PWM_SR_CHID_Msk
DECL|PWM_SR_CHID_Pos|macro|PWM_SR_CHID_Pos
DECL|PWM_SR_CHID|macro|PWM_SR_CHID
DECL|PWM_SR_MASK|macro|PWM_SR_MASK
DECL|PWM_SR_Msk|macro|PWM_SR_Msk
DECL|PWM_SR_OFFSET|macro|PWM_SR_OFFSET
DECL|PWM_SR_Type|typedef|} PWM_SR_Type;
DECL|PWM_SR|member|__I PWM_SR_Type PWM_SR; /**< Offset: 0x0C (R/ 32) PWM Status Register */
DECL|PWM_SR|member|__I uint32_t PWM_SR; /**< (PWM Offset: 0x0C) PWM Status Register */
DECL|PWM_SSPR_MASK|macro|PWM_SSPR_MASK
DECL|PWM_SSPR_Msk|macro|PWM_SSPR_Msk
DECL|PWM_SSPR_OFFSET|macro|PWM_SSPR_OFFSET
DECL|PWM_SSPR_SPRDM_Msk|macro|PWM_SSPR_SPRDM_Msk
DECL|PWM_SSPR_SPRDM_Pos|macro|PWM_SSPR_SPRDM_Pos
DECL|PWM_SSPR_SPRDM|macro|PWM_SSPR_SPRDM
DECL|PWM_SSPR_SPRD_Msk|macro|PWM_SSPR_SPRD_Msk
DECL|PWM_SSPR_SPRD_Pos|macro|PWM_SSPR_SPRD_Pos
DECL|PWM_SSPR_SPRD|macro|PWM_SSPR_SPRD
DECL|PWM_SSPR_Type|typedef|} PWM_SSPR_Type;
DECL|PWM_SSPR|member|__IO PWM_SSPR_Type PWM_SSPR; /**< Offset: 0xA0 (R/W 32) PWM Spread Spectrum Register */
DECL|PWM_SSPR|member|__IO uint32_t PWM_SSPR; /**< (PWM Offset: 0xA0) PWM Spread Spectrum Register */
DECL|PWM_SSPUP_MASK|macro|PWM_SSPUP_MASK
DECL|PWM_SSPUP_Msk|macro|PWM_SSPUP_Msk
DECL|PWM_SSPUP_OFFSET|macro|PWM_SSPUP_OFFSET
DECL|PWM_SSPUP_SPRDUP_Msk|macro|PWM_SSPUP_SPRDUP_Msk
DECL|PWM_SSPUP_SPRDUP_Pos|macro|PWM_SSPUP_SPRDUP_Pos
DECL|PWM_SSPUP_SPRDUP|macro|PWM_SSPUP_SPRDUP
DECL|PWM_SSPUP_Type|typedef|} PWM_SSPUP_Type;
DECL|PWM_SSPUP|member|__O PWM_SSPUP_Type PWM_SSPUP; /**< Offset: 0xA4 ( /W 32) PWM Spread Spectrum Update Register */
DECL|PWM_SSPUP|member|__O uint32_t PWM_SSPUP; /**< (PWM Offset: 0xA4) PWM Spread Spectrum Update Register */
DECL|PWM_WPCR_MASK|macro|PWM_WPCR_MASK
DECL|PWM_WPCR_Msk|macro|PWM_WPCR_Msk
DECL|PWM_WPCR_OFFSET|macro|PWM_WPCR_OFFSET
DECL|PWM_WPCR_Type|typedef|} PWM_WPCR_Type;
DECL|PWM_WPCR_WPCMD_DISABLE_SW_PROT_Val|macro|PWM_WPCR_WPCMD_DISABLE_SW_PROT_Val
DECL|PWM_WPCR_WPCMD_DISABLE_SW_PROT|macro|PWM_WPCR_WPCMD_DISABLE_SW_PROT
DECL|PWM_WPCR_WPCMD_ENABLE_HW_PROT_Val|macro|PWM_WPCR_WPCMD_ENABLE_HW_PROT_Val
DECL|PWM_WPCR_WPCMD_ENABLE_HW_PROT|macro|PWM_WPCR_WPCMD_ENABLE_HW_PROT
DECL|PWM_WPCR_WPCMD_ENABLE_SW_PROT_Val|macro|PWM_WPCR_WPCMD_ENABLE_SW_PROT_Val
DECL|PWM_WPCR_WPCMD_ENABLE_SW_PROT|macro|PWM_WPCR_WPCMD_ENABLE_SW_PROT
DECL|PWM_WPCR_WPCMD_Msk|macro|PWM_WPCR_WPCMD_Msk
DECL|PWM_WPCR_WPCMD_Pos|macro|PWM_WPCR_WPCMD_Pos
DECL|PWM_WPCR_WPCMD|macro|PWM_WPCR_WPCMD
DECL|PWM_WPCR_WPKEY_Msk|macro|PWM_WPCR_WPKEY_Msk
DECL|PWM_WPCR_WPKEY_PASSWD_Val|macro|PWM_WPCR_WPKEY_PASSWD_Val
DECL|PWM_WPCR_WPKEY_PASSWD|macro|PWM_WPCR_WPKEY_PASSWD
DECL|PWM_WPCR_WPKEY_Pos|macro|PWM_WPCR_WPKEY_Pos
DECL|PWM_WPCR_WPKEY|macro|PWM_WPCR_WPKEY
DECL|PWM_WPCR_WPRG0_Msk|macro|PWM_WPCR_WPRG0_Msk
DECL|PWM_WPCR_WPRG0_Pos|macro|PWM_WPCR_WPRG0_Pos
DECL|PWM_WPCR_WPRG0|macro|PWM_WPCR_WPRG0
DECL|PWM_WPCR_WPRG1_Msk|macro|PWM_WPCR_WPRG1_Msk
DECL|PWM_WPCR_WPRG1_Pos|macro|PWM_WPCR_WPRG1_Pos
DECL|PWM_WPCR_WPRG1|macro|PWM_WPCR_WPRG1
DECL|PWM_WPCR_WPRG2_Msk|macro|PWM_WPCR_WPRG2_Msk
DECL|PWM_WPCR_WPRG2_Pos|macro|PWM_WPCR_WPRG2_Pos
DECL|PWM_WPCR_WPRG2|macro|PWM_WPCR_WPRG2
DECL|PWM_WPCR_WPRG3_Msk|macro|PWM_WPCR_WPRG3_Msk
DECL|PWM_WPCR_WPRG3_Pos|macro|PWM_WPCR_WPRG3_Pos
DECL|PWM_WPCR_WPRG3|macro|PWM_WPCR_WPRG3
DECL|PWM_WPCR_WPRG4_Msk|macro|PWM_WPCR_WPRG4_Msk
DECL|PWM_WPCR_WPRG4_Pos|macro|PWM_WPCR_WPRG4_Pos
DECL|PWM_WPCR_WPRG4|macro|PWM_WPCR_WPRG4
DECL|PWM_WPCR_WPRG5_Msk|macro|PWM_WPCR_WPRG5_Msk
DECL|PWM_WPCR_WPRG5_Pos|macro|PWM_WPCR_WPRG5_Pos
DECL|PWM_WPCR_WPRG5|macro|PWM_WPCR_WPRG5
DECL|PWM_WPCR|member|__O PWM_WPCR_Type PWM_WPCR; /**< Offset: 0xE4 ( /W 32) PWM Write Protection Control Register */
DECL|PWM_WPCR|member|__O uint32_t PWM_WPCR; /**< (PWM Offset: 0xE4) PWM Write Protection Control Register */
DECL|PWM_WPSR_MASK|macro|PWM_WPSR_MASK
DECL|PWM_WPSR_Msk|macro|PWM_WPSR_Msk
DECL|PWM_WPSR_OFFSET|macro|PWM_WPSR_OFFSET
DECL|PWM_WPSR_Type|typedef|} PWM_WPSR_Type;
DECL|PWM_WPSR_WPHWS0_Msk|macro|PWM_WPSR_WPHWS0_Msk
DECL|PWM_WPSR_WPHWS0_Pos|macro|PWM_WPSR_WPHWS0_Pos
DECL|PWM_WPSR_WPHWS0|macro|PWM_WPSR_WPHWS0
DECL|PWM_WPSR_WPHWS1_Msk|macro|PWM_WPSR_WPHWS1_Msk
DECL|PWM_WPSR_WPHWS1_Pos|macro|PWM_WPSR_WPHWS1_Pos
DECL|PWM_WPSR_WPHWS1|macro|PWM_WPSR_WPHWS1
DECL|PWM_WPSR_WPHWS2_Msk|macro|PWM_WPSR_WPHWS2_Msk
DECL|PWM_WPSR_WPHWS2_Pos|macro|PWM_WPSR_WPHWS2_Pos
DECL|PWM_WPSR_WPHWS2|macro|PWM_WPSR_WPHWS2
DECL|PWM_WPSR_WPHWS3_Msk|macro|PWM_WPSR_WPHWS3_Msk
DECL|PWM_WPSR_WPHWS3_Pos|macro|PWM_WPSR_WPHWS3_Pos
DECL|PWM_WPSR_WPHWS3|macro|PWM_WPSR_WPHWS3
DECL|PWM_WPSR_WPHWS4_Msk|macro|PWM_WPSR_WPHWS4_Msk
DECL|PWM_WPSR_WPHWS4_Pos|macro|PWM_WPSR_WPHWS4_Pos
DECL|PWM_WPSR_WPHWS4|macro|PWM_WPSR_WPHWS4
DECL|PWM_WPSR_WPHWS5_Msk|macro|PWM_WPSR_WPHWS5_Msk
DECL|PWM_WPSR_WPHWS5_Pos|macro|PWM_WPSR_WPHWS5_Pos
DECL|PWM_WPSR_WPHWS5|macro|PWM_WPSR_WPHWS5
DECL|PWM_WPSR_WPSWS0_Msk|macro|PWM_WPSR_WPSWS0_Msk
DECL|PWM_WPSR_WPSWS0_Pos|macro|PWM_WPSR_WPSWS0_Pos
DECL|PWM_WPSR_WPSWS0|macro|PWM_WPSR_WPSWS0
DECL|PWM_WPSR_WPSWS1_Msk|macro|PWM_WPSR_WPSWS1_Msk
DECL|PWM_WPSR_WPSWS1_Pos|macro|PWM_WPSR_WPSWS1_Pos
DECL|PWM_WPSR_WPSWS1|macro|PWM_WPSR_WPSWS1
DECL|PWM_WPSR_WPSWS2_Msk|macro|PWM_WPSR_WPSWS2_Msk
DECL|PWM_WPSR_WPSWS2_Pos|macro|PWM_WPSR_WPSWS2_Pos
DECL|PWM_WPSR_WPSWS2|macro|PWM_WPSR_WPSWS2
DECL|PWM_WPSR_WPSWS3_Msk|macro|PWM_WPSR_WPSWS3_Msk
DECL|PWM_WPSR_WPSWS3_Pos|macro|PWM_WPSR_WPSWS3_Pos
DECL|PWM_WPSR_WPSWS3|macro|PWM_WPSR_WPSWS3
DECL|PWM_WPSR_WPSWS4_Msk|macro|PWM_WPSR_WPSWS4_Msk
DECL|PWM_WPSR_WPSWS4_Pos|macro|PWM_WPSR_WPSWS4_Pos
DECL|PWM_WPSR_WPSWS4|macro|PWM_WPSR_WPSWS4
DECL|PWM_WPSR_WPSWS5_Msk|macro|PWM_WPSR_WPSWS5_Msk
DECL|PWM_WPSR_WPSWS5_Pos|macro|PWM_WPSR_WPSWS5_Pos
DECL|PWM_WPSR_WPSWS5|macro|PWM_WPSR_WPSWS5
DECL|PWM_WPSR_WPVSRC_Msk|macro|PWM_WPSR_WPVSRC_Msk
DECL|PWM_WPSR_WPVSRC_Pos|macro|PWM_WPSR_WPVSRC_Pos
DECL|PWM_WPSR_WPVSRC|macro|PWM_WPSR_WPVSRC
DECL|PWM_WPSR_WPVS_Msk|macro|PWM_WPSR_WPVS_Msk
DECL|PWM_WPSR_WPVS_Pos|macro|PWM_WPSR_WPVS_Pos
DECL|PWM_WPSR_WPVS|macro|PWM_WPSR_WPVS
DECL|PWM_WPSR|member|__I PWM_WPSR_Type PWM_WPSR; /**< Offset: 0xE8 (R/ 32) PWM Write Protection Status Register */
DECL|PWM_WPSR|member|__I uint32_t PWM_WPSR; /**< (PWM Offset: 0xE8) PWM Write Protection Status Register */
DECL|PwmChNum|typedef|} PwmChNum;
DECL|PwmChNum|typedef|} PwmChNum;
DECL|PwmCmp|typedef|} PwmCmp;
DECL|PwmCmp|typedef|} PwmCmp;
DECL|Pwm|typedef|} Pwm;
DECL|Pwm|typedef|} Pwm;
DECL|REV_PWM|macro|REV_PWM
DECL|RFEN|member|uint32_t RFEN:1; /**< bit: 31 Recoverable Fault Enable */
DECL|RFEN|member|uint32_t RFEN:1; /**< bit: 31 Recoverable Fault Enable */
DECL|Reserved10|member|RoReg8 Reserved10[0x8];
DECL|Reserved10|member|__I uint32_t Reserved10[2];
DECL|Reserved11|member|RoReg8 Reserved11[0xC];
DECL|Reserved11|member|__I uint32_t Reserved11[3];
DECL|Reserved12|member|RoReg8 Reserved12[0x8];
DECL|Reserved12|member|__I uint32_t Reserved12[2];
DECL|Reserved13|member|RoReg8 Reserved13[0xC];
DECL|Reserved13|member|__I uint32_t Reserved13[3];
DECL|Reserved1|member|RoReg8 Reserved1[0xC];
DECL|Reserved1|member|__I uint32_t Reserved1[3];
DECL|Reserved2|member|RoReg8 Reserved2[0x1C];
DECL|Reserved2|member|__I uint32_t Reserved2[7];
DECL|Reserved3|member|RoReg8 Reserved3[0x8];
DECL|Reserved3|member|__I uint32_t Reserved3[2];
DECL|Reserved4|member|RoReg8 Reserved4[0xC];
DECL|Reserved4|member|__I uint32_t Reserved4[3];
DECL|Reserved5|member|RoReg8 Reserved5[0x20];
DECL|Reserved5|member|__I uint32_t Reserved5[8];
DECL|Reserved6|member|RoReg8 Reserved6[0x44];
DECL|Reserved6|member|__I uint32_t Reserved6[17];
DECL|Reserved7|member|RoReg8 Reserved7[0x50];
DECL|Reserved7|member|__I uint32_t Reserved7[20];
DECL|Reserved8|member|RoReg8 Reserved8[0x180];
DECL|Reserved8|member|__I uint32_t Reserved8[96];
DECL|Reserved9|member|RoReg8 Reserved9[0x1C];
DECL|Reserved9|member|__I uint32_t Reserved9[7];
DECL|SPRDM|member|uint32_t SPRDM:1; /**< bit: 24 Spread Spectrum Counter Mode */
DECL|SPRDUP|member|uint32_t SPRDUP:24; /**< bit: 0..23 Spread Spectrum Limit Value Update */
DECL|SPRD|member|uint32_t SPRD:24; /**< bit: 0..23 Spread Spectrum Limit Value */
DECL|SYNC0|member|uint32_t SYNC0:1; /**< bit: 0 Synchronous Channel 0 */
DECL|SYNC1|member|uint32_t SYNC1:1; /**< bit: 1 Synchronous Channel 1 */
DECL|SYNC2|member|uint32_t SYNC2:1; /**< bit: 2 Synchronous Channel 2 */
DECL|SYNC3|member|uint32_t SYNC3:1; /**< bit: 3 Synchronous Channel 3 */
DECL|TCTS|member|uint32_t TCTS:1; /**< bit: 13 Timer Counter Trigger Selection */
DECL|TRGEDGE|member|uint32_t TRGEDGE:1; /**< bit: 28 Edge Selection */
DECL|TRGEDGE|member|uint32_t TRGEDGE:1; /**< bit: 28 Edge Selection */
DECL|TRGFILT|member|uint32_t TRGFILT:1; /**< bit: 29 Filtered input */
DECL|TRGFILT|member|uint32_t TRGFILT:1; /**< bit: 29 Filtered input */
DECL|TRGMODE|member|uint32_t TRGMODE:2; /**< bit: 24..25 External Trigger Mode */
DECL|TRGMODE|member|uint32_t TRGMODE:2; /**< bit: 24..25 External Trigger Mode */
DECL|TRGSRC|member|uint32_t TRGSRC:1; /**< bit: 30 Trigger Source */
DECL|TRGSRC|member|uint32_t TRGSRC:1; /**< bit: 30 Trigger Source */
DECL|UNRE|member|uint32_t UNRE:1; /**< bit: 3 Synchronous Channels Update Underrun Error */
DECL|UNRE|member|uint32_t UNRE:1; /**< bit: 3 Synchronous Channels Update Underrun Error Interrupt Disable */
DECL|UNRE|member|uint32_t UNRE:1; /**< bit: 3 Synchronous Channels Update Underrun Error Interrupt Enable */
DECL|UNRE|member|uint32_t UNRE:1; /**< bit: 3 Synchronous Channels Update Underrun Error Interrupt Mask */
DECL|UPDM|member|uint32_t UPDM:2; /**< bit: 16..17 Synchronous Channels Update Mode */
DECL|UPDS|member|uint32_t UPDS:1; /**< bit: 11 Update Selection */
DECL|UPDULOCK|member|uint32_t UPDULOCK:1; /**< bit: 0 Synchronous Channels Update Unlock */
DECL|UPRCNT|member|uint32_t UPRCNT:4; /**< bit: 4..7 Update Period Counter */
DECL|UPRUPD|member|uint32_t UPRUPD:4; /**< bit: 0..3 Update Period Update */
DECL|UPR|member|uint32_t UPR:4; /**< bit: 0..3 Update Period */
DECL|WPCMD|member|uint32_t WPCMD:2; /**< bit: 0..1 Write Protection Command */
DECL|WPHWS0|member|uint32_t WPHWS0:1; /**< bit: 8 Write Protect HW Status */
DECL|WPHWS1|member|uint32_t WPHWS1:1; /**< bit: 9 Write Protect HW Status */
DECL|WPHWS2|member|uint32_t WPHWS2:1; /**< bit: 10 Write Protect HW Status */
DECL|WPHWS3|member|uint32_t WPHWS3:1; /**< bit: 11 Write Protect HW Status */
DECL|WPHWS4|member|uint32_t WPHWS4:1; /**< bit: 12 Write Protect HW Status */
DECL|WPHWS5|member|uint32_t WPHWS5:1; /**< bit: 13 Write Protect HW Status */
DECL|WPKEY|member|uint32_t WPKEY:24; /**< bit: 8..31 Write Protection Key */
DECL|WPRG0|member|uint32_t WPRG0:1; /**< bit: 2 Write Protection Register Group 0 */
DECL|WPRG1|member|uint32_t WPRG1:1; /**< bit: 3 Write Protection Register Group 1 */
DECL|WPRG2|member|uint32_t WPRG2:1; /**< bit: 4 Write Protection Register Group 2 */
DECL|WPRG3|member|uint32_t WPRG3:1; /**< bit: 5 Write Protection Register Group 3 */
DECL|WPRG4|member|uint32_t WPRG4:1; /**< bit: 6 Write Protection Register Group 4 */
DECL|WPRG5|member|uint32_t WPRG5:1; /**< bit: 7 Write Protection Register Group 5 */
DECL|WPSWS0|member|uint32_t WPSWS0:1; /**< bit: 0 Write Protect SW Status */
DECL|WPSWS1|member|uint32_t WPSWS1:1; /**< bit: 1 Write Protect SW Status */
DECL|WPSWS2|member|uint32_t WPSWS2:1; /**< bit: 2 Write Protect SW Status */
DECL|WPSWS3|member|uint32_t WPSWS3:1; /**< bit: 3 Write Protect SW Status */
DECL|WPSWS4|member|uint32_t WPSWS4:1; /**< bit: 4 Write Protect SW Status */
DECL|WPSWS5|member|uint32_t WPSWS5:1; /**< bit: 5 Write Protect SW Status */
DECL|WPVSRC|member|uint32_t WPVSRC:16; /**< bit: 16..31 Write Protect Violation Source */
DECL|WPVS|member|uint32_t WPVS:1; /**< bit: 7 Write Protect Violation Status */
DECL|WRDY|member|uint32_t WRDY:1; /**< bit: 0 Write Ready for Synchronous Channels Update */
DECL|WRDY|member|uint32_t WRDY:1; /**< bit: 0 Write Ready for Synchronous Channels Update Interrupt Disable */
DECL|WRDY|member|uint32_t WRDY:1; /**< bit: 0 Write Ready for Synchronous Channels Update Interrupt Enable */
DECL|WRDY|member|uint32_t WRDY:1; /**< bit: 0 Write Ready for Synchronous Channels Update Interrupt Mask */
DECL|_SAME70_PWM_COMPONENT_H_|macro|_SAME70_PWM_COMPONENT_H_
DECL|_SAME70_PWM_COMPONENT_|macro|_SAME70_PWM_COMPONENT_
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :14; /**< bit: 18..31 Reserved */
DECL|uint32_t|member|uint32_t :14; /**< bit: 18..31 Reserved */
DECL|uint32_t|member|uint32_t :14; /**< bit: 2..15 Reserved */
DECL|uint32_t|member|uint32_t :14; /**< bit: 2..15 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :18; /**< bit: 14..31 Reserved */
DECL|uint32_t|member|uint32_t :18; /**< bit: 14..31 Reserved */
DECL|uint32_t|member|uint32_t :18; /**< bit: 14..31 Reserved */
DECL|uint32_t|member|uint32_t :18; /**< bit: 14..31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 6 Reserved */
DECL|uint32_t|member|uint32_t :24; /**< bit: 8..31 Reserved */
DECL|uint32_t|member|uint32_t :24; /**< bit: 8..31 Reserved */
DECL|uint32_t|member|uint32_t :24; /**< bit: 8..31 Reserved */
DECL|uint32_t|member|uint32_t :24; /**< bit: 8..31 Reserved */
DECL|uint32_t|member|uint32_t :28; /**< bit: 4..31 Reserved */
DECL|uint32_t|member|uint32_t :28; /**< bit: 4..31 Reserved */
DECL|uint32_t|member|uint32_t :28; /**< bit: 4..31 Reserved */
DECL|uint32_t|member|uint32_t :28; /**< bit: 4..31 Reserved */
DECL|uint32_t|member|uint32_t :28; /**< bit: 4..31 Reserved */
DECL|uint32_t|member|uint32_t :28; /**< bit: 4..31 Reserved */
DECL|uint32_t|member|uint32_t :28; /**< bit: 4..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 1..2 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 1..2 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 1..2 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 1..2 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 14..15 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 14..15 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 18..19 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 26..27 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 26..27 Reserved */
DECL|uint32_t|member|uint32_t :31; /**< bit: 1..31 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 1..3 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 1..3 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 10..12 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 10..12 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 10..12 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 10..12 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 12..15 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 12..15 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 28..31 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 4..7 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 4..7 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 4..7 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 4..7 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 4..7 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 25..31 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 25..31 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 25..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 0..7 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 0..7 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 0..7 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 0..7 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :9; /**< bit: 0..8 Reserved */
DECL|uint32_t|member|uint32_t :9; /**< bit: 0..8 Reserved */
DECL|uint32_t|member|uint32_t :9; /**< bit: 0..8 Reserved */
DECL|uint32_t|member|uint32_t :9; /**< bit: 0..8 Reserved */
DECL|uint32_t|member|uint32_t :9; /**< bit: 7..15 Reserved */
DECL|uint32_t|member|uint32_t :9; /**< bit: 7..15 Reserved */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
