
youlostit-ble.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ffc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  0800418c  0800418c  0000518c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004228  08004228  000061ac  2**0
                  CONTENTS
  4 .ARM          00000008  08004228  08004228  00005228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004230  08004230  000061ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004230  08004230  00005230  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004234  08004234  00005234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ac  20000000  08004238  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002fc  200001ac  080043e4  000061ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a8  080043e4  000064a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000061ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a986  00000000  00000000  000061dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f9f  00000000  00000000  00010b62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b0  00000000  00000000  00012b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000733  00000000  00000000  000134b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000271e4  00000000  00000000  00013beb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000af7c  00000000  00000000  0003adcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0e09  00000000  00000000  00045d4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00136b54  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b10  00000000  00000000  00136b98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009b  00000000  00000000  001396a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ac 	.word	0x200001ac
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004174 	.word	0x08004174

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001b0 	.word	0x200001b0
 80001cc:	08004174 	.word	0x08004174

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <ble_init>:
 int16_t connectionHandler[2] = {-1, -1}; // Little Endian Format for connection handler

 /**
  * Initializes the BLE module with appropriate settings
  */
 void ble_init(){
 8000280:	b580      	push	{r7, lr}
 8000282:	b084      	sub	sp, #16
 8000284:	af02      	add	r7, sp, #8
	 //fetching the reset event
	 rxEvent=(uint8_t*)malloc(EVENT_STARTUP_SIZE);
 8000286:	2006      	movs	r0, #6
 8000288:	f003 fab4 	bl	80037f4 <malloc>
 800028c:	4603      	mov	r3, r0
 800028e:	461a      	mov	r2, r3
 8000290:	4b70      	ldr	r3, [pc, #448]	@ (8000454 <ble_init+0x1d4>)
 8000292:	601a      	str	r2, [r3, #0]
	 int res;

	 while(!dataAvailable);
 8000294:	bf00      	nop
 8000296:	4b70      	ldr	r3, [pc, #448]	@ (8000458 <ble_init+0x1d8>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	2b00      	cmp	r3, #0
 800029c:	d0fb      	beq.n	8000296 <ble_init+0x16>
	 res=fetchBleEvent(rxEvent,EVENT_STARTUP_SIZE);
 800029e:	4b6d      	ldr	r3, [pc, #436]	@ (8000454 <ble_init+0x1d4>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	2106      	movs	r1, #6
 80002a4:	4618      	mov	r0, r3
 80002a6:	f000 f905 	bl	80004b4 <fetchBleEvent>
 80002aa:	6078      	str	r0, [r7, #4]

	 if(res==BLE_OK){
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d111      	bne.n	80002d6 <ble_init+0x56>
	 res=checkEventResp(rxEvent,EVENT_STATUP_DATA,EVENT_STARTUP_SIZE);
 80002b2:	4b68      	ldr	r3, [pc, #416]	@ (8000454 <ble_init+0x1d4>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	2206      	movs	r2, #6
 80002b8:	4968      	ldr	r1, [pc, #416]	@ (800045c <ble_init+0x1dc>)
 80002ba:	4618      	mov	r0, r3
 80002bc:	f000 f984 	bl	80005c8 <checkEventResp>
 80002c0:	6078      	str	r0, [r7, #4]
	 if(res==BLE_OK){
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d106      	bne.n	80002d6 <ble_init+0x56>
		stackInitCompleteFlag|=0x01;
 80002c8:	4b65      	ldr	r3, [pc, #404]	@ (8000460 <ble_init+0x1e0>)
 80002ca:	881b      	ldrh	r3, [r3, #0]
 80002cc:	f043 0301 	orr.w	r3, r3, #1
 80002d0:	b29a      	uxth	r2, r3
 80002d2:	4b63      	ldr	r3, [pc, #396]	@ (8000460 <ble_init+0x1e0>)
 80002d4:	801a      	strh	r2, [r3, #0]
	 }
	 }
	 HAL_Delay(10);
 80002d6:	200a      	movs	r0, #10
 80002d8:	f001 fb6e 	bl	80019b8 <HAL_Delay>
	 free(rxEvent);
 80002dc:	4b5d      	ldr	r3, [pc, #372]	@ (8000454 <ble_init+0x1d4>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	4618      	mov	r0, r3
 80002e2:	f003 fa8f 	bl	8003804 <free>

	 //INIT GATT
	 if(BLE_command(ACI_GATT_INIT,sizeof(ACI_GATT_INIT),ACI_GATT_INIT_COMPLETE,sizeof(ACI_GATT_INIT_COMPLETE),0)==BLE_OK){
 80002e6:	2300      	movs	r3, #0
 80002e8:	9300      	str	r3, [sp, #0]
 80002ea:	2307      	movs	r3, #7
 80002ec:	4a5d      	ldr	r2, [pc, #372]	@ (8000464 <ble_init+0x1e4>)
 80002ee:	2104      	movs	r1, #4
 80002f0:	485d      	ldr	r0, [pc, #372]	@ (8000468 <ble_init+0x1e8>)
 80002f2:	f000 fa9d 	bl	8000830 <BLE_command>
 80002f6:	4603      	mov	r3, r0
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d106      	bne.n	800030a <ble_init+0x8a>
		stackInitCompleteFlag|=0x02;
 80002fc:	4b58      	ldr	r3, [pc, #352]	@ (8000460 <ble_init+0x1e0>)
 80002fe:	881b      	ldrh	r3, [r3, #0]
 8000300:	f043 0302 	orr.w	r3, r3, #2
 8000304:	b29a      	uxth	r2, r3
 8000306:	4b56      	ldr	r3, [pc, #344]	@ (8000460 <ble_init+0x1e0>)
 8000308:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 800030a:	4b52      	ldr	r3, [pc, #328]	@ (8000454 <ble_init+0x1d4>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	4618      	mov	r0, r3
 8000310:	f003 fa78 	bl	8003804 <free>

	 //INIT GAP, actually the handle that i get is a GATT handle of a service, will change the name later
	 if(BLE_command(ACI_GAP_INIT,sizeof(ACI_GAP_INIT),ACI_GAP_INIT_COMPLETE,sizeof(ACI_GAP_INIT_COMPLETE),3)==BLE_OK){
 8000314:	2303      	movs	r3, #3
 8000316:	9300      	str	r3, [sp, #0]
 8000318:	2307      	movs	r3, #7
 800031a:	4a54      	ldr	r2, [pc, #336]	@ (800046c <ble_init+0x1ec>)
 800031c:	2107      	movs	r1, #7
 800031e:	4854      	ldr	r0, [pc, #336]	@ (8000470 <ble_init+0x1f0>)
 8000320:	f000 fa86 	bl	8000830 <BLE_command>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d11b      	bne.n	8000362 <ble_init+0xe2>
		stackInitCompleteFlag|=0x04;
 800032a:	4b4d      	ldr	r3, [pc, #308]	@ (8000460 <ble_init+0x1e0>)
 800032c:	881b      	ldrh	r3, [r3, #0]
 800032e:	f043 0304 	orr.w	r3, r3, #4
 8000332:	b29a      	uxth	r2, r3
 8000334:	4b4a      	ldr	r3, [pc, #296]	@ (8000460 <ble_init+0x1e0>)
 8000336:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_SERVICE_HANDLE,rxEvent+7,2);
 8000338:	4b46      	ldr	r3, [pc, #280]	@ (8000454 <ble_init+0x1d4>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	3307      	adds	r3, #7
 800033e:	881b      	ldrh	r3, [r3, #0]
 8000340:	b29a      	uxth	r2, r3
 8000342:	4b4c      	ldr	r3, [pc, #304]	@ (8000474 <ble_init+0x1f4>)
 8000344:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_NAME_HANDLE,rxEvent+9,2);
 8000346:	4b43      	ldr	r3, [pc, #268]	@ (8000454 <ble_init+0x1d4>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	3309      	adds	r3, #9
 800034c:	881b      	ldrh	r3, [r3, #0]
 800034e:	b29a      	uxth	r2, r3
 8000350:	4b49      	ldr	r3, [pc, #292]	@ (8000478 <ble_init+0x1f8>)
 8000352:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_APP_HANDLE,rxEvent+11,2);
 8000354:	4b3f      	ldr	r3, [pc, #252]	@ (8000454 <ble_init+0x1d4>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	330b      	adds	r3, #11
 800035a:	881b      	ldrh	r3, [r3, #0]
 800035c:	b29a      	uxth	r2, r3
 800035e:	4b47      	ldr	r3, [pc, #284]	@ (800047c <ble_init+0x1fc>)
 8000360:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000362:	4b3c      	ldr	r3, [pc, #240]	@ (8000454 <ble_init+0x1d4>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	4618      	mov	r0, r3
 8000368:	f003 fa4c 	bl	8003804 <free>

	 //SET THE NAME OF THE BOARD IN THE SERVICE CREATED AUTOMATICALLY
	 updateCharValue(GAP_SERVICE_HANDLE,GAP_CHAR_NAME_HANDLE,0,sizeof(deviceName),deviceName);
 800036c:	4b44      	ldr	r3, [pc, #272]	@ (8000480 <ble_init+0x200>)
 800036e:	9300      	str	r3, [sp, #0]
 8000370:	2305      	movs	r3, #5
 8000372:	2200      	movs	r2, #0
 8000374:	4940      	ldr	r1, [pc, #256]	@ (8000478 <ble_init+0x1f8>)
 8000376:	483f      	ldr	r0, [pc, #252]	@ (8000474 <ble_init+0x1f4>)
 8000378:	f000 fb20 	bl	80009bc <updateCharValue>
	 stackInitCompleteFlag|=0x08;
 800037c:	4b38      	ldr	r3, [pc, #224]	@ (8000460 <ble_init+0x1e0>)
 800037e:	881b      	ldrh	r3, [r3, #0]
 8000380:	f043 0308 	orr.w	r3, r3, #8
 8000384:	b29a      	uxth	r2, r3
 8000386:	4b36      	ldr	r3, [pc, #216]	@ (8000460 <ble_init+0x1e0>)
 8000388:	801a      	strh	r2, [r3, #0]
	 free(rxEvent);
 800038a:	4b32      	ldr	r3, [pc, #200]	@ (8000454 <ble_init+0x1d4>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	4618      	mov	r0, r3
 8000390:	f003 fa38 	bl	8003804 <free>

	 //INIT AUTH
	 if(BLE_command(ACI_GAP_SET_AUTH,sizeof(ACI_GAP_SET_AUTH),ACI_GAP_SET_AUTH_RESP,sizeof(ACI_GAP_SET_AUTH_RESP),0)==BLE_OK){
 8000394:	2300      	movs	r3, #0
 8000396:	9300      	str	r3, [sp, #0]
 8000398:	2307      	movs	r3, #7
 800039a:	4a3a      	ldr	r2, [pc, #232]	@ (8000484 <ble_init+0x204>)
 800039c:	2110      	movs	r1, #16
 800039e:	483a      	ldr	r0, [pc, #232]	@ (8000488 <ble_init+0x208>)
 80003a0:	f000 fa46 	bl	8000830 <BLE_command>
 80003a4:	4603      	mov	r3, r0
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d106      	bne.n	80003b8 <ble_init+0x138>
		stackInitCompleteFlag|=0x10;
 80003aa:	4b2d      	ldr	r3, [pc, #180]	@ (8000460 <ble_init+0x1e0>)
 80003ac:	881b      	ldrh	r3, [r3, #0]
 80003ae:	f043 0310 	orr.w	r3, r3, #16
 80003b2:	b29a      	uxth	r2, r3
 80003b4:	4b2a      	ldr	r3, [pc, #168]	@ (8000460 <ble_init+0x1e0>)
 80003b6:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80003b8:	4b26      	ldr	r3, [pc, #152]	@ (8000454 <ble_init+0x1d4>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	4618      	mov	r0, r3
 80003be:	f003 fa21 	bl	8003804 <free>

	 //SET_TX_LEVEL
	 if(BLE_command(ACI_HAL_SET_TX_POWER_LEVEL,sizeof(ACI_HAL_SET_TX_POWER_LEVEL),ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE,sizeof(ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE),0)==BLE_OK){
 80003c2:	2300      	movs	r3, #0
 80003c4:	9300      	str	r3, [sp, #0]
 80003c6:	2307      	movs	r3, #7
 80003c8:	4a30      	ldr	r2, [pc, #192]	@ (800048c <ble_init+0x20c>)
 80003ca:	2106      	movs	r1, #6
 80003cc:	4830      	ldr	r0, [pc, #192]	@ (8000490 <ble_init+0x210>)
 80003ce:	f000 fa2f 	bl	8000830 <BLE_command>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d106      	bne.n	80003e6 <ble_init+0x166>
		stackInitCompleteFlag|=0x20;
 80003d8:	4b21      	ldr	r3, [pc, #132]	@ (8000460 <ble_init+0x1e0>)
 80003da:	881b      	ldrh	r3, [r3, #0]
 80003dc:	f043 0320 	orr.w	r3, r3, #32
 80003e0:	b29a      	uxth	r2, r3
 80003e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000460 <ble_init+0x1e0>)
 80003e4:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80003e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000454 <ble_init+0x1d4>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	4618      	mov	r0, r3
 80003ec:	f003 fa0a 	bl	8003804 <free>

	 //SET SCAN RESPONSE DATA
	 if(BLE_command(HCI_LE_SET_SCAN_RESPONSE_DATA,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA),HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE),0)==BLE_OK){
 80003f0:	2300      	movs	r3, #0
 80003f2:	9300      	str	r3, [sp, #0]
 80003f4:	2307      	movs	r3, #7
 80003f6:	4a27      	ldr	r2, [pc, #156]	@ (8000494 <ble_init+0x214>)
 80003f8:	2124      	movs	r1, #36	@ 0x24
 80003fa:	4827      	ldr	r0, [pc, #156]	@ (8000498 <ble_init+0x218>)
 80003fc:	f000 fa18 	bl	8000830 <BLE_command>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d106      	bne.n	8000414 <ble_init+0x194>
		stackInitCompleteFlag|=0x40;
 8000406:	4b16      	ldr	r3, [pc, #88]	@ (8000460 <ble_init+0x1e0>)
 8000408:	881b      	ldrh	r3, [r3, #0]
 800040a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800040e:	b29a      	uxth	r2, r3
 8000410:	4b13      	ldr	r3, [pc, #76]	@ (8000460 <ble_init+0x1e0>)
 8000412:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000414:	4b0f      	ldr	r3, [pc, #60]	@ (8000454 <ble_init+0x1d4>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4618      	mov	r0, r3
 800041a:	f003 f9f3 	bl	8003804 <free>

	 //This will start the advertisment,
	 setConnectable();
 800041e:	f000 f989 	bl	8000734 <setConnectable>

	 //add the nordic UART service
	 addService(UUID_NORDIC_UART_SERVICE,NORDIC_UART_SERVICE_HANDLE,SET_ATTRIBUTES(7)); //SET_ATTRIBUTES(1+2+3*2+3+3));//1 atribute service +2 attribute char readable+3*(2 NOTIFYABLE READABLE charachteristics)
 8000422:	2207      	movs	r2, #7
 8000424:	491d      	ldr	r1, [pc, #116]	@ (800049c <ble_init+0x21c>)
 8000426:	481e      	ldr	r0, [pc, #120]	@ (80004a0 <ble_init+0x220>)
 8000428:	f000 fa4e 	bl	80008c8 <addService>

	 //add the nordic UART charachteristics
	 addCharacteristic(UUID_CHAR_READ,READ_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),NOTIFIBLE);
 800042c:	2310      	movs	r3, #16
 800042e:	9300      	str	r3, [sp, #0]
 8000430:	2314      	movs	r3, #20
 8000432:	4a1a      	ldr	r2, [pc, #104]	@ (800049c <ble_init+0x21c>)
 8000434:	491b      	ldr	r1, [pc, #108]	@ (80004a4 <ble_init+0x224>)
 8000436:	481c      	ldr	r0, [pc, #112]	@ (80004a8 <ble_init+0x228>)
 8000438:	f000 fa7e 	bl	8000938 <addCharacteristic>
	 addCharacteristic(UUID_CHAR_WRITE,WRITE_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),WRITABLE);
 800043c:	2304      	movs	r3, #4
 800043e:	9300      	str	r3, [sp, #0]
 8000440:	2314      	movs	r3, #20
 8000442:	4a16      	ldr	r2, [pc, #88]	@ (800049c <ble_init+0x21c>)
 8000444:	4919      	ldr	r1, [pc, #100]	@ (80004ac <ble_init+0x22c>)
 8000446:	481a      	ldr	r0, [pc, #104]	@ (80004b0 <ble_init+0x230>)
 8000448:	f000 fa76 	bl	8000938 <addCharacteristic>

	 if(stackInitCompleteFlag==255){
	   //turn on led blue if everything was fine
	 //  HAL_GPIO_WritePin(CPU_LED_GPIO_Port,CPU_LED_Pin,GPIO_PIN_SET);
	 }
	 return;
 800044c:	bf00      	nop
 }
 800044e:	3708      	adds	r7, #8
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}
 8000454:	200002e0 	.word	0x200002e0
 8000458:	200002e4 	.word	0x200002e4
 800045c:	20000000 	.word	0x20000000
 8000460:	200002de 	.word	0x200002de
 8000464:	2000000c 	.word	0x2000000c
 8000468:	20000008 	.word	0x20000008
 800046c:	2000001c 	.word	0x2000001c
 8000470:	20000014 	.word	0x20000014
 8000474:	200001c8 	.word	0x200001c8
 8000478:	200001cc 	.word	0x200001cc
 800047c:	200001d0 	.word	0x200001d0
 8000480:	20000114 	.word	0x20000114
 8000484:	20000034 	.word	0x20000034
 8000488:	20000024 	.word	0x20000024
 800048c:	20000044 	.word	0x20000044
 8000490:	2000003c 	.word	0x2000003c
 8000494:	20000070 	.word	0x20000070
 8000498:	2000004c 	.word	0x2000004c
 800049c:	200002d4 	.word	0x200002d4
 80004a0:	2000011c 	.word	0x2000011c
 80004a4:	200002dc 	.word	0x200002dc
 80004a8:	2000013c 	.word	0x2000013c
 80004ac:	200002d8 	.word	0x200002d8
 80004b0:	2000012c 	.word	0x2000012c

080004b4 <fetchBleEvent>:
	  if(BLE_command(ACI_HAL_SET_STANDBY,sizeof(ACI_HAL_SET_STANDBY),ACI_HAL_SET_STANDBY_COMPLETE,sizeof(ACI_HAL_SET_STANDBY_COMPLETE),0)==BLE_OK){
	  }
	  free(rxEvent);
 }

 int fetchBleEvent(uint8_t *container, int size){
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b08c      	sub	sp, #48	@ 0x30
 80004b8:	af02      	add	r7, sp, #8
 80004ba:	6078      	str	r0, [r7, #4]
 80004bc:	6039      	str	r1, [r7, #0]

   uint8_t master_header[]={0x0b,0x00,0x00,0x00,0x00};
 80004be:	4a3d      	ldr	r2, [pc, #244]	@ (80005b4 <fetchBleEvent+0x100>)
 80004c0:	f107 0318 	add.w	r3, r7, #24
 80004c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80004c8:	6018      	str	r0, [r3, #0]
 80004ca:	3304      	adds	r3, #4
 80004cc:	7019      	strb	r1, [r3, #0]
   uint8_t slave_header[5];

   //Wait until it is available an event coming from the BLE module (GPIO PIN COULD CHANGE ACCORDING TO THE BOARD)
   if(HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 80004ce:	2140      	movs	r1, #64	@ 0x40
 80004d0:	4839      	ldr	r0, [pc, #228]	@ (80005b8 <fetchBleEvent+0x104>)
 80004d2:	f001 fd71 	bl	8001fb8 <HAL_GPIO_ReadPin>
 80004d6:	4603      	mov	r3, r0
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d065      	beq.n	80005a8 <fetchBleEvent+0xf4>

   HAL_Delay(5);
 80004dc:	2005      	movs	r0, #5
 80004de:	f001 fa6b 	bl	80019b8 <HAL_Delay>
   //PIN_CS of SPI2 LOW
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 80004e2:	2200      	movs	r2, #0
 80004e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004e8:	4834      	ldr	r0, [pc, #208]	@ (80005bc <fetchBleEvent+0x108>)
 80004ea:	f001 fd7d 	bl	8001fe8 <HAL_GPIO_WritePin>

   //SPI2 in this case, it could change according to the board
   //we send a byte containing a request of reading followed by 4 dummy bytes
   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 80004ee:	f107 0210 	add.w	r2, r7, #16
 80004f2:	f107 0118 	add.w	r1, r7, #24
 80004f6:	2301      	movs	r3, #1
 80004f8:	9300      	str	r3, [sp, #0]
 80004fa:	2305      	movs	r3, #5
 80004fc:	4830      	ldr	r0, [pc, #192]	@ (80005c0 <fetchBleEvent+0x10c>)
 80004fe:	f002 fdf3 	bl	80030e8 <HAL_SPI_TransmitReceive>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000502:	2201      	movs	r2, #1
 8000504:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000508:	482c      	ldr	r0, [pc, #176]	@ (80005bc <fetchBleEvent+0x108>)
 800050a:	f001 fd6d 	bl	8001fe8 <HAL_GPIO_WritePin>
   HAL_Delay(1);
 800050e:	2001      	movs	r0, #1
 8000510:	f001 fa52 	bl	80019b8 <HAL_Delay>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000514:	2200      	movs	r2, #0
 8000516:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800051a:	4828      	ldr	r0, [pc, #160]	@ (80005bc <fetchBleEvent+0x108>)
 800051c:	f001 fd64 	bl	8001fe8 <HAL_GPIO_WritePin>

   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000520:	f107 0210 	add.w	r2, r7, #16
 8000524:	f107 0118 	add.w	r1, r7, #24
 8000528:	2301      	movs	r3, #1
 800052a:	9300      	str	r3, [sp, #0]
 800052c:	2305      	movs	r3, #5
 800052e:	4824      	ldr	r0, [pc, #144]	@ (80005c0 <fetchBleEvent+0x10c>)
 8000530:	f002 fdda 	bl	80030e8 <HAL_SPI_TransmitReceive>

   //let's get the size of data available
   int dataSize;
   dataSize=(slave_header[3]|slave_header[4]<<8);
 8000534:	7cfb      	ldrb	r3, [r7, #19]
 8000536:	461a      	mov	r2, r3
 8000538:	7d3b      	ldrb	r3, [r7, #20]
 800053a:	021b      	lsls	r3, r3, #8
 800053c:	4313      	orrs	r3, r2
 800053e:	627b      	str	r3, [r7, #36]	@ 0x24
   int i;
   char dummy=0xff;
 8000540:	23ff      	movs	r3, #255	@ 0xff
 8000542:	73fb      	strb	r3, [r7, #15]

   if(dataSize>size){
 8000544:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000546:	683b      	ldr	r3, [r7, #0]
 8000548:	429a      	cmp	r2, r3
 800054a:	dd01      	ble.n	8000550 <fetchBleEvent+0x9c>
	   dataSize=size;
 800054c:	683b      	ldr	r3, [r7, #0]
 800054e:	627b      	str	r3, [r7, #36]	@ 0x24
   }

   if(dataSize>0){
 8000550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000552:	2b00      	cmp	r3, #0
 8000554:	dd1f      	ble.n	8000596 <fetchBleEvent+0xe2>
		 //let's fill the get the bytes availables and insert them into the container variable
		   for(i=0;i<dataSize;i++){
 8000556:	2300      	movs	r3, #0
 8000558:	623b      	str	r3, [r7, #32]
 800055a:	e00d      	b.n	8000578 <fetchBleEvent+0xc4>
		   HAL_SPI_TransmitReceive(&hspi3,(uint8_t*)&dummy,container+i,1,1);
 800055c:	6a3b      	ldr	r3, [r7, #32]
 800055e:	687a      	ldr	r2, [r7, #4]
 8000560:	441a      	add	r2, r3
 8000562:	f107 010f 	add.w	r1, r7, #15
 8000566:	2301      	movs	r3, #1
 8000568:	9300      	str	r3, [sp, #0]
 800056a:	2301      	movs	r3, #1
 800056c:	4814      	ldr	r0, [pc, #80]	@ (80005c0 <fetchBleEvent+0x10c>)
 800056e:	f002 fdbb 	bl	80030e8 <HAL_SPI_TransmitReceive>
		   for(i=0;i<dataSize;i++){
 8000572:	6a3b      	ldr	r3, [r7, #32]
 8000574:	3301      	adds	r3, #1
 8000576:	623b      	str	r3, [r7, #32]
 8000578:	6a3a      	ldr	r2, [r7, #32]
 800057a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800057c:	429a      	cmp	r2, r3
 800057e:	dbed      	blt.n	800055c <fetchBleEvent+0xa8>

		   }
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000580:	2201      	movs	r2, #1
 8000582:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000586:	480d      	ldr	r0, [pc, #52]	@ (80005bc <fetchBleEvent+0x108>)
 8000588:	f001 fd2e 	bl	8001fe8 <HAL_GPIO_WritePin>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
		 return -1;
	   }

   //let's stop the SPI2
   dataAvailable=0;
 800058c:	4b0d      	ldr	r3, [pc, #52]	@ (80005c4 <fetchBleEvent+0x110>)
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
   return BLE_OK;
 8000592:	2300      	movs	r3, #0
 8000594:	e00a      	b.n	80005ac <fetchBleEvent+0xf8>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000596:	2201      	movs	r2, #1
 8000598:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800059c:	4807      	ldr	r0, [pc, #28]	@ (80005bc <fetchBleEvent+0x108>)
 800059e:	f001 fd23 	bl	8001fe8 <HAL_GPIO_WritePin>
		 return -1;
 80005a2:	f04f 33ff 	mov.w	r3, #4294967295
 80005a6:	e001      	b.n	80005ac <fetchBleEvent+0xf8>
   }else{
   return -2;
 80005a8:	f06f 0301 	mvn.w	r3, #1
   }
 }
 80005ac:	4618      	mov	r0, r3
 80005ae:	3728      	adds	r7, #40	@ 0x28
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	0800418c 	.word	0x0800418c
 80005b8:	48001000 	.word	0x48001000
 80005bc:	48000c00 	.word	0x48000c00
 80005c0:	200002e8 	.word	0x200002e8
 80005c4:	200002e4 	.word	0x200002e4

080005c8 <checkEventResp>:


 int checkEventResp(uint8_t *event, uint8_t *reference, int size){
 80005c8:	b480      	push	{r7}
 80005ca:	b087      	sub	sp, #28
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	60f8      	str	r0, [r7, #12]
 80005d0:	60b9      	str	r1, [r7, #8]
 80005d2:	607a      	str	r2, [r7, #4]
	 int j=0;
 80005d4:	2300      	movs	r3, #0
 80005d6:	617b      	str	r3, [r7, #20]

	 for(j=0;j<size;j++){
 80005d8:	2300      	movs	r3, #0
 80005da:	617b      	str	r3, [r7, #20]
 80005dc:	e00f      	b.n	80005fe <checkEventResp+0x36>

		 if(event[j]!=reference[j]){
 80005de:	697b      	ldr	r3, [r7, #20]
 80005e0:	68fa      	ldr	r2, [r7, #12]
 80005e2:	4413      	add	r3, r2
 80005e4:	781a      	ldrb	r2, [r3, #0]
 80005e6:	697b      	ldr	r3, [r7, #20]
 80005e8:	68b9      	ldr	r1, [r7, #8]
 80005ea:	440b      	add	r3, r1
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	429a      	cmp	r2, r3
 80005f0:	d002      	beq.n	80005f8 <checkEventResp+0x30>
			 return -1;
 80005f2:	f04f 33ff 	mov.w	r3, #4294967295
 80005f6:	e007      	b.n	8000608 <checkEventResp+0x40>
	 for(j=0;j<size;j++){
 80005f8:	697b      	ldr	r3, [r7, #20]
 80005fa:	3301      	adds	r3, #1
 80005fc:	617b      	str	r3, [r7, #20]
 80005fe:	697a      	ldr	r2, [r7, #20]
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	429a      	cmp	r2, r3
 8000604:	dbeb      	blt.n	80005de <checkEventResp+0x16>
		 }
	 }

 return BLE_OK;
 8000606:	2300      	movs	r3, #0
 }
 8000608:	4618      	mov	r0, r3
 800060a:	371c      	adds	r7, #28
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr

08000614 <sendCommand>:

 void sendCommand(uint8_t *command,int size){
 8000614:	b580      	push	{r7, lr}
 8000616:	b08a      	sub	sp, #40	@ 0x28
 8000618:	af02      	add	r7, sp, #8
 800061a:	6078      	str	r0, [r7, #4]
 800061c:	6039      	str	r1, [r7, #0]

	   uint8_t master_header[]={0x0a,0x00,0x00,0x00,0x00};
 800061e:	4a1f      	ldr	r2, [pc, #124]	@ (800069c <sendCommand+0x88>)
 8000620:	f107 0310 	add.w	r3, r7, #16
 8000624:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000628:	6018      	str	r0, [r3, #0]
 800062a:	3304      	adds	r3, #4
 800062c:	7019      	strb	r1, [r3, #0]
	   uint8_t slave_header[5];

	   int result;

	 do{
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 800062e:	2200      	movs	r2, #0
 8000630:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000634:	481a      	ldr	r0, [pc, #104]	@ (80006a0 <sendCommand+0x8c>)
 8000636:	f001 fcd7 	bl	8001fe8 <HAL_GPIO_WritePin>

	   //wait until it is possible to write
	   //while(!dataAvailable);
	   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 800063a:	f107 0208 	add.w	r2, r7, #8
 800063e:	f107 0110 	add.w	r1, r7, #16
 8000642:	2301      	movs	r3, #1
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2305      	movs	r3, #5
 8000648:	4816      	ldr	r0, [pc, #88]	@ (80006a4 <sendCommand+0x90>)
 800064a:	f002 fd4d 	bl	80030e8 <HAL_SPI_TransmitReceive>
	   int bufferSize=(slave_header[2]<<8|slave_header[1]);
 800064e:	7abb      	ldrb	r3, [r7, #10]
 8000650:	021b      	lsls	r3, r3, #8
 8000652:	7a7a      	ldrb	r2, [r7, #9]
 8000654:	4313      	orrs	r3, r2
 8000656:	61bb      	str	r3, [r7, #24]
	   if(bufferSize>=size){
 8000658:	69ba      	ldr	r2, [r7, #24]
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	429a      	cmp	r2, r3
 800065e:	db09      	blt.n	8000674 <sendCommand+0x60>
		 HAL_SPI_Transmit(&hspi3,command,size,1);
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	b29a      	uxth	r2, r3
 8000664:	2301      	movs	r3, #1
 8000666:	6879      	ldr	r1, [r7, #4]
 8000668:	480e      	ldr	r0, [pc, #56]	@ (80006a4 <sendCommand+0x90>)
 800066a:	f002 fbc8 	bl	8002dfe <HAL_SPI_Transmit>
		 result=0;
 800066e:	2300      	movs	r3, #0
 8000670:	61fb      	str	r3, [r7, #28]
 8000672:	e002      	b.n	800067a <sendCommand+0x66>
	   }else{
		 result=-1;
 8000674:	f04f 33ff 	mov.w	r3, #4294967295
 8000678:	61fb      	str	r3, [r7, #28]
	   }
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 800067a:	2201      	movs	r2, #1
 800067c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000680:	4807      	ldr	r0, [pc, #28]	@ (80006a0 <sendCommand+0x8c>)
 8000682:	f001 fcb1 	bl	8001fe8 <HAL_GPIO_WritePin>
	   dataAvailable=0;
 8000686:	4b08      	ldr	r3, [pc, #32]	@ (80006a8 <sendCommand+0x94>)
 8000688:	2200      	movs	r2, #0
 800068a:	601a      	str	r2, [r3, #0]
	 }while(result!=0);
 800068c:	69fb      	ldr	r3, [r7, #28]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d1cd      	bne.n	800062e <sendCommand+0x1a>

 }
 8000692:	bf00      	nop
 8000694:	bf00      	nop
 8000696:	3720      	adds	r7, #32
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	08004194 	.word	0x08004194
 80006a0:	48000c00 	.word	0x48000c00
 80006a4:	200002e8 	.word	0x200002e8
 80006a8:	200002e4 	.word	0x200002e4

080006ac <catchBLE>:

 void catchBLE(uint8_t * byte1, uint8_t * byte2){
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	6039      	str	r1, [r7, #0]
	 int result=fetchBleEvent(buffer,127);
 80006b6:	217f      	movs	r1, #127	@ 0x7f
 80006b8:	4819      	ldr	r0, [pc, #100]	@ (8000720 <catchBLE+0x74>)
 80006ba:	f7ff fefb 	bl	80004b4 <fetchBleEvent>
 80006be:	60f8      	str	r0, [r7, #12]
	 if(result==BLE_OK){
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d128      	bne.n	8000718 <catchBLE+0x6c>
		 if(checkEventResp(buffer,EVENT_DISCONNECTED,3)==BLE_OK){
 80006c6:	2203      	movs	r2, #3
 80006c8:	4916      	ldr	r1, [pc, #88]	@ (8000724 <catchBLE+0x78>)
 80006ca:	4815      	ldr	r0, [pc, #84]	@ (8000720 <catchBLE+0x74>)
 80006cc:	f7ff ff7c 	bl	80005c8 <checkEventResp>
			 //setConnectable();
		 }
		 if(checkEventResp(buffer, EVENT_CONNECTED, 5)==BLE_OK){
 80006d0:	2205      	movs	r2, #5
 80006d2:	4915      	ldr	r1, [pc, #84]	@ (8000728 <catchBLE+0x7c>)
 80006d4:	4812      	ldr	r0, [pc, #72]	@ (8000720 <catchBLE+0x74>)
 80006d6:	f7ff ff77 	bl	80005c8 <checkEventResp>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d109      	bne.n	80006f4 <catchBLE+0x48>
			 // Little Endian Format
			 *(connectionHandler) = buffer[5];
 80006e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <catchBLE+0x74>)
 80006e2:	795b      	ldrb	r3, [r3, #5]
 80006e4:	b21a      	sxth	r2, r3
 80006e6:	4b11      	ldr	r3, [pc, #68]	@ (800072c <catchBLE+0x80>)
 80006e8:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 80006ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000720 <catchBLE+0x74>)
 80006ec:	799b      	ldrb	r3, [r3, #6]
 80006ee:	b21a      	sxth	r2, r3
 80006f0:	4b0e      	ldr	r3, [pc, #56]	@ (800072c <catchBLE+0x80>)
 80006f2:	805a      	strh	r2, [r3, #2]
		 }
		 if (checkEventResp(buffer, EVENT_GATT_CHANGED, 5) == BLE_OK){
 80006f4:	2205      	movs	r2, #5
 80006f6:	490e      	ldr	r1, [pc, #56]	@ (8000730 <catchBLE+0x84>)
 80006f8:	4809      	ldr	r0, [pc, #36]	@ (8000720 <catchBLE+0x74>)
 80006fa:	f7ff ff65 	bl	80005c8 <checkEventResp>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d109      	bne.n	8000718 <catchBLE+0x6c>
			 *(connectionHandler) = buffer[5];
 8000704:	4b06      	ldr	r3, [pc, #24]	@ (8000720 <catchBLE+0x74>)
 8000706:	795b      	ldrb	r3, [r3, #5]
 8000708:	b21a      	sxth	r2, r3
 800070a:	4b08      	ldr	r3, [pc, #32]	@ (800072c <catchBLE+0x80>)
 800070c:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 800070e:	4b04      	ldr	r3, [pc, #16]	@ (8000720 <catchBLE+0x74>)
 8000710:	799b      	ldrb	r3, [r3, #6]
 8000712:	b21a      	sxth	r2, r3
 8000714:	4b05      	ldr	r3, [pc, #20]	@ (800072c <catchBLE+0x80>)
 8000716:	805a      	strh	r2, [r3, #2]
		 }
	 }else{
		 //something bad is happening if I am here
	 }
 }
 8000718:	bf00      	nop
 800071a:	3710      	adds	r7, #16
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	200001d4 	.word	0x200001d4
 8000724:	200000ec 	.word	0x200000ec
 8000728:	200000f8 	.word	0x200000f8
 800072c:	2000014c 	.word	0x2000014c
 8000730:	20000100 	.word	0x20000100

08000734 <setConnectable>:

 void setConnectable(){
 8000734:	b590      	push	{r4, r7, lr}
 8000736:	b085      	sub	sp, #20
 8000738:	af00      	add	r7, sp, #0
 		uint8_t* rxEvent;
 		//Start advertising
 		uint8_t *localname;
 		int res;
 		localname=(uint8_t*)malloc(sizeof(deviceName)+5);//carattere di terminazione+listauid+slavetemp
 800073a:	200a      	movs	r0, #10
 800073c:	f003 f85a 	bl	80037f4 <malloc>
 8000740:	4603      	mov	r3, r0
 8000742:	60fb      	str	r3, [r7, #12]
 		memcpy(localname,deviceName,sizeof(deviceName));
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	4a36      	ldr	r2, [pc, #216]	@ (8000820 <setConnectable+0xec>)
 8000748:	6810      	ldr	r0, [r2, #0]
 800074a:	6018      	str	r0, [r3, #0]
 800074c:	7912      	ldrb	r2, [r2, #4]
 800074e:	711a      	strb	r2, [r3, #4]
 		localname[sizeof(deviceName)+1]=0x00;
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	3306      	adds	r3, #6
 8000754:	2200      	movs	r2, #0
 8000756:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)+2]=0x00;
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	3307      	adds	r3, #7
 800075c:	2200      	movs	r2, #0
 800075e:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)+3]=0x00;
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	3308      	adds	r3, #8
 8000764:	2200      	movs	r2, #0
 8000766:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)+4]=0x00;
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	3309      	adds	r3, #9
 800076c:	2200      	movs	r2, #0
 800076e:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)]=0x00;
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	3305      	adds	r3, #5
 8000774:	2200      	movs	r2, #0
 8000776:	701a      	strb	r2, [r3, #0]


 		ACI_GAP_SET_DISCOVERABLE[11]=sizeof(deviceName)+1;
 8000778:	4b2a      	ldr	r3, [pc, #168]	@ (8000824 <setConnectable+0xf0>)
 800077a:	2206      	movs	r2, #6
 800077c:	72da      	strb	r2, [r3, #11]
 		ACI_GAP_SET_DISCOVERABLE[3]=sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE)-4;
 800077e:	4b29      	ldr	r3, [pc, #164]	@ (8000824 <setConnectable+0xf0>)
 8000780:	2213      	movs	r2, #19
 8000782:	70da      	strb	r2, [r3, #3]

 		uint8_t *discoverableCommand;
 		discoverableCommand=(uint8_t*)malloc(sizeof(ACI_GAP_SET_DISCOVERABLE)+sizeof(deviceName)+5);
 8000784:	2017      	movs	r0, #23
 8000786:	f003 f835 	bl	80037f4 <malloc>
 800078a:	4603      	mov	r3, r0
 800078c:	60bb      	str	r3, [r7, #8]
 		memcpy(discoverableCommand,ACI_GAP_SET_DISCOVERABLE,sizeof(ACI_GAP_SET_DISCOVERABLE));
 800078e:	68bb      	ldr	r3, [r7, #8]
 8000790:	4a24      	ldr	r2, [pc, #144]	@ (8000824 <setConnectable+0xf0>)
 8000792:	461c      	mov	r4, r3
 8000794:	4613      	mov	r3, r2
 8000796:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000798:	6020      	str	r0, [r4, #0]
 800079a:	6061      	str	r1, [r4, #4]
 800079c:	60a2      	str	r2, [r4, #8]
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	7323      	strb	r3, [r4, #12]
 		memcpy(discoverableCommand+sizeof(ACI_GAP_SET_DISCOVERABLE),localname,sizeof(deviceName)+5);
 80007a2:	68bb      	ldr	r3, [r7, #8]
 80007a4:	330d      	adds	r3, #13
 80007a6:	220a      	movs	r2, #10
 80007a8:	68f9      	ldr	r1, [r7, #12]
 80007aa:	4618      	mov	r0, r3
 80007ac:	f003 f954 	bl	8003a58 <memcpy>

 		// remove existing buffer content
 		rxEvent=(uint8_t*)malloc(7);
 80007b0:	2007      	movs	r0, #7
 80007b2:	f003 f81f 	bl	80037f4 <malloc>
 80007b6:	4603      	mov	r3, r0
 80007b8:	607b      	str	r3, [r7, #4]
 		res=fetchBleEvent(rxEvent,7);
 80007ba:	2107      	movs	r1, #7
 80007bc:	6878      	ldr	r0, [r7, #4]
 80007be:	f7ff fe79 	bl	80004b4 <fetchBleEvent>
 80007c2:	6038      	str	r0, [r7, #0]

 		// send the command to make the peripheral discoverable
 		sendCommand(discoverableCommand,sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE));
 80007c4:	2117      	movs	r1, #23
 80007c6:	68b8      	ldr	r0, [r7, #8]
 80007c8:	f7ff ff24 	bl	8000614 <sendCommand>
 		HAL_Delay(100);
 80007cc:	2064      	movs	r0, #100	@ 0x64
 80007ce:	f001 f8f3 	bl	80019b8 <HAL_Delay>
 		res=fetchBleEvent(rxEvent,7);
 80007d2:	2107      	movs	r1, #7
 80007d4:	6878      	ldr	r0, [r7, #4]
 80007d6:	f7ff fe6d 	bl	80004b4 <fetchBleEvent>
 80007da:	6038      	str	r0, [r7, #0]
 		if(res==BLE_OK){
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d10e      	bne.n	8000800 <setConnectable+0xcc>
 		   if(checkEventResp(rxEvent, ACI_GAP_SET_DISCOVERABLE_COMPLETE, 7)==BLE_OK){
 80007e2:	2207      	movs	r2, #7
 80007e4:	4910      	ldr	r1, [pc, #64]	@ (8000828 <setConnectable+0xf4>)
 80007e6:	6878      	ldr	r0, [r7, #4]
 80007e8:	f7ff feee 	bl	80005c8 <checkEventResp>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d106      	bne.n	8000800 <setConnectable+0xcc>
 			  stackInitCompleteFlag|=0x80;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <setConnectable+0xf8>)
 80007f4:	881b      	ldrh	r3, [r3, #0]
 80007f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007fa:	b29a      	uxth	r2, r3
 80007fc:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <setConnectable+0xf8>)
 80007fe:	801a      	strh	r2, [r3, #0]
 		   }
 		}
 		free(rxEvent);
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f002 ffff 	bl	8003804 <free>
 		free(discoverableCommand);
 8000806:	68b8      	ldr	r0, [r7, #8]
 8000808:	f002 fffc 	bl	8003804 <free>
 		free(localname);
 800080c:	68f8      	ldr	r0, [r7, #12]
 800080e:	f002 fff9 	bl	8003804 <free>
 		HAL_Delay(10);
 8000812:	200a      	movs	r0, #10
 8000814:	f001 f8d0 	bl	80019b8 <HAL_Delay>
  }
 8000818:	bf00      	nop
 800081a:	3714      	adds	r7, #20
 800081c:	46bd      	mov	sp, r7
 800081e:	bd90      	pop	{r4, r7, pc}
 8000820:	20000114 	.word	0x20000114
 8000824:	20000078 	.word	0x20000078
 8000828:	20000088 	.word	0x20000088
 800082c:	200002de 	.word	0x200002de

08000830 <BLE_command>:
  * @param sizeRes Expected size of the response result.
  * @param returnHandles Number of handles expected in the response (each handle occupies 2 bytes).
  * @return int Returns BLE_OK if the command was successfully executed and the event response is valid,
  *             or an error code if something went wrong.
  */
 int BLE_command(uint8_t* command, int size, uint8_t* result, int sizeRes, int returnHandles){
 8000830:	b580      	push	{r7, lr}
 8000832:	b086      	sub	sp, #24
 8000834:	af00      	add	r7, sp, #0
 8000836:	60f8      	str	r0, [r7, #12]
 8000838:	60b9      	str	r1, [r7, #8]
 800083a:	607a      	str	r2, [r7, #4]
 800083c:	603b      	str	r3, [r7, #0]
		int response;

		sendCommand(command,size);
 800083e:	68b9      	ldr	r1, [r7, #8]
 8000840:	68f8      	ldr	r0, [r7, #12]
 8000842:	f7ff fee7 	bl	8000614 <sendCommand>
		rxEvent=(uint8_t*)malloc(sizeRes+2*returnHandles);
 8000846:	6a3b      	ldr	r3, [r7, #32]
 8000848:	005a      	lsls	r2, r3, #1
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	4413      	add	r3, r2
 800084e:	4618      	mov	r0, r3
 8000850:	f002 ffd0 	bl	80037f4 <malloc>
 8000854:	4603      	mov	r3, r0
 8000856:	461a      	mov	r2, r3
 8000858:	4b19      	ldr	r3, [pc, #100]	@ (80008c0 <BLE_command+0x90>)
 800085a:	601a      	str	r2, [r3, #0]

		long contatore=0;
 800085c:	2300      	movs	r3, #0
 800085e:	613b      	str	r3, [r7, #16]
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000860:	e007      	b.n	8000872 <BLE_command+0x42>
			contatore++;
 8000862:	693b      	ldr	r3, [r7, #16]
 8000864:	3301      	adds	r3, #1
 8000866:	613b      	str	r3, [r7, #16]
			if(contatore>30000){
 8000868:	693b      	ldr	r3, [r7, #16]
 800086a:	f247 5230 	movw	r2, #30000	@ 0x7530
 800086e:	4293      	cmp	r3, r2
 8000870:	dc07      	bgt.n	8000882 <BLE_command+0x52>
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000872:	2140      	movs	r1, #64	@ 0x40
 8000874:	4813      	ldr	r0, [pc, #76]	@ (80008c4 <BLE_command+0x94>)
 8000876:	f001 fb9f 	bl	8001fb8 <HAL_GPIO_ReadPin>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d0f0      	beq.n	8000862 <BLE_command+0x32>
 8000880:	e000      	b.n	8000884 <BLE_command+0x54>
				break;
 8000882:	bf00      	nop
			}
		}


		response=fetchBleEvent(rxEvent,sizeRes+returnHandles*2);
 8000884:	4b0e      	ldr	r3, [pc, #56]	@ (80008c0 <BLE_command+0x90>)
 8000886:	6818      	ldr	r0, [r3, #0]
 8000888:	6a3b      	ldr	r3, [r7, #32]
 800088a:	005a      	lsls	r2, r3, #1
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	4413      	add	r3, r2
 8000890:	4619      	mov	r1, r3
 8000892:	f7ff fe0f 	bl	80004b4 <fetchBleEvent>
 8000896:	6178      	str	r0, [r7, #20]
		if(response==BLE_OK){
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	2b00      	cmp	r3, #0
 800089c:	d107      	bne.n	80008ae <BLE_command+0x7e>
			response=checkEventResp(rxEvent,result,sizeRes);
 800089e:	4b08      	ldr	r3, [pc, #32]	@ (80008c0 <BLE_command+0x90>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	683a      	ldr	r2, [r7, #0]
 80008a4:	6879      	ldr	r1, [r7, #4]
 80008a6:	4618      	mov	r0, r3
 80008a8:	f7ff fe8e 	bl	80005c8 <checkEventResp>
 80008ac:	6178      	str	r0, [r7, #20]
		}
		HAL_Delay(10);
 80008ae:	200a      	movs	r0, #10
 80008b0:	f001 f882 	bl	80019b8 <HAL_Delay>


	 return response;
 80008b4:	697b      	ldr	r3, [r7, #20]
 }
 80008b6:	4618      	mov	r0, r3
 80008b8:	3718      	adds	r7, #24
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	200002e0 	.word	0x200002e0
 80008c4:	48001000 	.word	0x48001000

080008c8 <addService>:

 void addService(uint8_t* UUID, uint8_t* handle, int attributes){
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af02      	add	r7, sp, #8
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	60b9      	str	r1, [r7, #8]
 80008d2:	607a      	str	r2, [r7, #4]


	 //memcpy
	 memcpy(ADD_PRIMARY_SERVICE+5,UUID,16);
 80008d4:	4b14      	ldr	r3, [pc, #80]	@ (8000928 <addService+0x60>)
 80008d6:	2210      	movs	r2, #16
 80008d8:	68f9      	ldr	r1, [r7, #12]
 80008da:	4618      	mov	r0, r3
 80008dc:	f003 f8bc 	bl	8003a58 <memcpy>
	 ADD_PRIMARY_SERVICE[22]=attributes;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	b2da      	uxtb	r2, r3
 80008e4:	4b11      	ldr	r3, [pc, #68]	@ (800092c <addService+0x64>)
 80008e6:	759a      	strb	r2, [r3, #22]
		if(BLE_command(ADD_PRIMARY_SERVICE,sizeof(ADD_PRIMARY_SERVICE),ADD_PRIMARY_SERVICE_COMPLETE,sizeof(ADD_PRIMARY_SERVICE_COMPLETE),1)==BLE_OK){
 80008e8:	2301      	movs	r3, #1
 80008ea:	9300      	str	r3, [sp, #0]
 80008ec:	2307      	movs	r3, #7
 80008ee:	4a10      	ldr	r2, [pc, #64]	@ (8000930 <addService+0x68>)
 80008f0:	2117      	movs	r1, #23
 80008f2:	480e      	ldr	r0, [pc, #56]	@ (800092c <addService+0x64>)
 80008f4:	f7ff ff9c 	bl	8000830 <BLE_command>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d10a      	bne.n	8000914 <addService+0x4c>
			handle[0]=rxEvent[7];
 80008fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000934 <addService+0x6c>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	79da      	ldrb	r2, [r3, #7]
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	701a      	strb	r2, [r3, #0]
			handle[1]=rxEvent[8];
 8000908:	4b0a      	ldr	r3, [pc, #40]	@ (8000934 <addService+0x6c>)
 800090a:	681a      	ldr	r2, [r3, #0]
 800090c:	68bb      	ldr	r3, [r7, #8]
 800090e:	3301      	adds	r3, #1
 8000910:	7a12      	ldrb	r2, [r2, #8]
 8000912:	701a      	strb	r2, [r3, #0]
		 }
		free(rxEvent);
 8000914:	4b07      	ldr	r3, [pc, #28]	@ (8000934 <addService+0x6c>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4618      	mov	r0, r3
 800091a:	f002 ff73 	bl	8003804 <free>
 }
 800091e:	bf00      	nop
 8000920:	3710      	adds	r7, #16
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	20000095 	.word	0x20000095
 800092c:	20000090 	.word	0x20000090
 8000930:	200000a8 	.word	0x200000a8
 8000934:	200002e0 	.word	0x200002e0

08000938 <addCharacteristic>:

 void addCharacteristic(uint8_t* UUID,uint8_t* handleChar, uint8_t* handleService, uint8_t maxsize, uint8_t proprieties){
 8000938:	b580      	push	{r7, lr}
 800093a:	b086      	sub	sp, #24
 800093c:	af02      	add	r7, sp, #8
 800093e:	60f8      	str	r0, [r7, #12]
 8000940:	60b9      	str	r1, [r7, #8]
 8000942:	607a      	str	r2, [r7, #4]
 8000944:	70fb      	strb	r3, [r7, #3]
	 memcpy(ADD_CUSTOM_CHAR+7,UUID,16);
 8000946:	4b19      	ldr	r3, [pc, #100]	@ (80009ac <addCharacteristic+0x74>)
 8000948:	2210      	movs	r2, #16
 800094a:	68f9      	ldr	r1, [r7, #12]
 800094c:	4618      	mov	r0, r3
 800094e:	f003 f883 	bl	8003a58 <memcpy>

	 ADD_CUSTOM_CHAR[4]= handleService[0];
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	781a      	ldrb	r2, [r3, #0]
 8000956:	4b16      	ldr	r3, [pc, #88]	@ (80009b0 <addCharacteristic+0x78>)
 8000958:	711a      	strb	r2, [r3, #4]
	 ADD_CUSTOM_CHAR[5]= handleService[1];
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	785a      	ldrb	r2, [r3, #1]
 800095e:	4b14      	ldr	r3, [pc, #80]	@ (80009b0 <addCharacteristic+0x78>)
 8000960:	715a      	strb	r2, [r3, #5]
	 ADD_CUSTOM_CHAR[23]= maxsize;
 8000962:	4a13      	ldr	r2, [pc, #76]	@ (80009b0 <addCharacteristic+0x78>)
 8000964:	78fb      	ldrb	r3, [r7, #3]
 8000966:	75d3      	strb	r3, [r2, #23]
	 ADD_CUSTOM_CHAR[25]= proprieties;
 8000968:	4a11      	ldr	r2, [pc, #68]	@ (80009b0 <addCharacteristic+0x78>)
 800096a:	7e3b      	ldrb	r3, [r7, #24]
 800096c:	7653      	strb	r3, [r2, #25]
	 if(BLE_command(ADD_CUSTOM_CHAR,sizeof(ADD_CUSTOM_CHAR),ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),1)==BLE_OK){
 800096e:	2301      	movs	r3, #1
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	2307      	movs	r3, #7
 8000974:	4a0f      	ldr	r2, [pc, #60]	@ (80009b4 <addCharacteristic+0x7c>)
 8000976:	211e      	movs	r1, #30
 8000978:	480d      	ldr	r0, [pc, #52]	@ (80009b0 <addCharacteristic+0x78>)
 800097a:	f7ff ff59 	bl	8000830 <BLE_command>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d10a      	bne.n	800099a <addCharacteristic+0x62>
		 handleChar[0]=rxEvent[7];
 8000984:	4b0c      	ldr	r3, [pc, #48]	@ (80009b8 <addCharacteristic+0x80>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	79da      	ldrb	r2, [r3, #7]
 800098a:	68bb      	ldr	r3, [r7, #8]
 800098c:	701a      	strb	r2, [r3, #0]
		 handleChar[1]=rxEvent[8];
 800098e:	4b0a      	ldr	r3, [pc, #40]	@ (80009b8 <addCharacteristic+0x80>)
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	68bb      	ldr	r3, [r7, #8]
 8000994:	3301      	adds	r3, #1
 8000996:	7a12      	ldrb	r2, [r2, #8]
 8000998:	701a      	strb	r2, [r3, #0]
	 }
	 free(rxEvent);
 800099a:	4b07      	ldr	r3, [pc, #28]	@ (80009b8 <addCharacteristic+0x80>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4618      	mov	r0, r3
 80009a0:	f002 ff30 	bl	8003804 <free>
 }
 80009a4:	bf00      	nop
 80009a6:	3710      	adds	r7, #16
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	200000b7 	.word	0x200000b7
 80009b0:	200000b0 	.word	0x200000b0
 80009b4:	200000d0 	.word	0x200000d0
 80009b8:	200002e0 	.word	0x200002e0

080009bc <updateCharValue>:

 void updateCharValue(uint8_t* handleService,uint8_t* handleChar, int offset, int size,uint8_t* data){
 80009bc:	b580      	push	{r7, lr}
 80009be:	b088      	sub	sp, #32
 80009c0:	af02      	add	r7, sp, #8
 80009c2:	60f8      	str	r0, [r7, #12]
 80009c4:	60b9      	str	r1, [r7, #8]
 80009c6:	607a      	str	r2, [r7, #4]
 80009c8:	603b      	str	r3, [r7, #0]
	 UPDATE_CHAR[3]=size+6;
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	3306      	adds	r3, #6
 80009d0:	b2da      	uxtb	r2, r3
 80009d2:	4b21      	ldr	r3, [pc, #132]	@ (8000a58 <updateCharValue+0x9c>)
 80009d4:	70da      	strb	r2, [r3, #3]
	 UPDATE_CHAR[4]=handleService[0];
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	781a      	ldrb	r2, [r3, #0]
 80009da:	4b1f      	ldr	r3, [pc, #124]	@ (8000a58 <updateCharValue+0x9c>)
 80009dc:	711a      	strb	r2, [r3, #4]
	 UPDATE_CHAR[5]=handleService[1];
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	785a      	ldrb	r2, [r3, #1]
 80009e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a58 <updateCharValue+0x9c>)
 80009e4:	715a      	strb	r2, [r3, #5]
	 UPDATE_CHAR[6]=handleChar[0];
 80009e6:	68bb      	ldr	r3, [r7, #8]
 80009e8:	781a      	ldrb	r2, [r3, #0]
 80009ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000a58 <updateCharValue+0x9c>)
 80009ec:	719a      	strb	r2, [r3, #6]
	 UPDATE_CHAR[7]=handleChar[1];
 80009ee:	68bb      	ldr	r3, [r7, #8]
 80009f0:	785a      	ldrb	r2, [r3, #1]
 80009f2:	4b19      	ldr	r3, [pc, #100]	@ (8000a58 <updateCharValue+0x9c>)
 80009f4:	71da      	strb	r2, [r3, #7]
	 UPDATE_CHAR[8]=offset;
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	b2da      	uxtb	r2, r3
 80009fa:	4b17      	ldr	r3, [pc, #92]	@ (8000a58 <updateCharValue+0x9c>)
 80009fc:	721a      	strb	r2, [r3, #8]
	 UPDATE_CHAR[9]=size;
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	b2da      	uxtb	r2, r3
 8000a02:	4b15      	ldr	r3, [pc, #84]	@ (8000a58 <updateCharValue+0x9c>)
 8000a04:	725a      	strb	r2, [r3, #9]

	 uint8_t* commandComplete;
	 commandComplete=(uint8_t*)malloc(10+size);
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	330a      	adds	r3, #10
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f002 fef2 	bl	80037f4 <malloc>
 8000a10:	4603      	mov	r3, r0
 8000a12:	617b      	str	r3, [r7, #20]
	 memcpy(commandComplete,UPDATE_CHAR,10);
 8000a14:	220a      	movs	r2, #10
 8000a16:	4910      	ldr	r1, [pc, #64]	@ (8000a58 <updateCharValue+0x9c>)
 8000a18:	6978      	ldr	r0, [r7, #20]
 8000a1a:	f003 f81d 	bl	8003a58 <memcpy>
	 memcpy(commandComplete+10,data,size);
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	330a      	adds	r3, #10
 8000a22:	683a      	ldr	r2, [r7, #0]
 8000a24:	6a39      	ldr	r1, [r7, #32]
 8000a26:	4618      	mov	r0, r3
 8000a28:	f003 f816 	bl	8003a58 <memcpy>

	 BLE_command(commandComplete,10+size,ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),0);
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	f103 010a 	add.w	r1, r3, #10
 8000a32:	2300      	movs	r3, #0
 8000a34:	9300      	str	r3, [sp, #0]
 8000a36:	2307      	movs	r3, #7
 8000a38:	4a08      	ldr	r2, [pc, #32]	@ (8000a5c <updateCharValue+0xa0>)
 8000a3a:	6978      	ldr	r0, [r7, #20]
 8000a3c:	f7ff fef8 	bl	8000830 <BLE_command>

	 free(commandComplete);
 8000a40:	6978      	ldr	r0, [r7, #20]
 8000a42:	f002 fedf 	bl	8003804 <free>
	 free(rxEvent);
 8000a46:	4b06      	ldr	r3, [pc, #24]	@ (8000a60 <updateCharValue+0xa4>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f002 feda 	bl	8003804 <free>
 }
 8000a50:	bf00      	nop
 8000a52:	3718      	adds	r7, #24
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	200000d8 	.word	0x200000d8
 8000a5c:	200000d0 	.word	0x200000d0
 8000a60:	200002e0 	.word	0x200002e0

08000a64 <disconnectBLE>:

 /**
  * @brief Disconnects the peripheral from the central
 */
 void disconnectBLE(){
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b086      	sub	sp, #24
 8000a68:	af02      	add	r7, sp, #8
	 if (connectionHandler[0] == -1 && connectionHandler[1] == -1){
 8000a6a:	4b24      	ldr	r3, [pc, #144]	@ (8000afc <disconnectBLE+0x98>)
 8000a6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a74:	d105      	bne.n	8000a82 <disconnectBLE+0x1e>
 8000a76:	4b21      	ldr	r3, [pc, #132]	@ (8000afc <disconnectBLE+0x98>)
 8000a78:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a80:	d037      	beq.n	8000af2 <disconnectBLE+0x8e>
		// should not be -1
		return;
	 }
	 uint8_t command[7];
	 memcpy(command, DISCONNECT, 4);
 8000a82:	4b1f      	ldr	r3, [pc, #124]	@ (8000b00 <disconnectBLE+0x9c>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	607b      	str	r3, [r7, #4]
	 command[4] = connectionHandler[0];
 8000a88:	4b1c      	ldr	r3, [pc, #112]	@ (8000afc <disconnectBLE+0x98>)
 8000a8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	723b      	strb	r3, [r7, #8]
	 command[5] = connectionHandler[1];
 8000a92:	4b1a      	ldr	r3, [pc, #104]	@ (8000afc <disconnectBLE+0x98>)
 8000a94:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	727b      	strb	r3, [r7, #9]
	 command[6] = 0x13;
 8000a9c:	2313      	movs	r3, #19
 8000a9e:	72bb      	strb	r3, [r7, #10]
	 if(BLE_command(command,sizeof(command),EVENT_DISCONNECT_PENDING,7,0)==BLE_OK){
 8000aa0:	1d38      	adds	r0, r7, #4
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	9300      	str	r3, [sp, #0]
 8000aa6:	2307      	movs	r3, #7
 8000aa8:	4a16      	ldr	r2, [pc, #88]	@ (8000b04 <disconnectBLE+0xa0>)
 8000aaa:	2107      	movs	r1, #7
 8000aac:	f7ff fec0 	bl	8000830 <BLE_command>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d11e      	bne.n	8000af4 <disconnectBLE+0x90>
		 int result=fetchBleEvent(buffer,127);
 8000ab6:	217f      	movs	r1, #127	@ 0x7f
 8000ab8:	4813      	ldr	r0, [pc, #76]	@ (8000b08 <disconnectBLE+0xa4>)
 8000aba:	f7ff fcfb 	bl	80004b4 <fetchBleEvent>
 8000abe:	60f8      	str	r0, [r7, #12]
		 if(result==BLE_OK){
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d10f      	bne.n	8000ae6 <disconnectBLE+0x82>
			  if(checkEventResp(buffer,EVENT_DISCONNECTED,4)==BLE_OK){
 8000ac6:	2204      	movs	r2, #4
 8000ac8:	4910      	ldr	r1, [pc, #64]	@ (8000b0c <disconnectBLE+0xa8>)
 8000aca:	480f      	ldr	r0, [pc, #60]	@ (8000b08 <disconnectBLE+0xa4>)
 8000acc:	f7ff fd7c 	bl	80005c8 <checkEventResp>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d107      	bne.n	8000ae6 <disconnectBLE+0x82>
				  //setConnectable();
				  connectionHandler[0] = -1;
 8000ad6:	4b09      	ldr	r3, [pc, #36]	@ (8000afc <disconnectBLE+0x98>)
 8000ad8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000adc:	801a      	strh	r2, [r3, #0]
				  connectionHandler[1] = -1;
 8000ade:	4b07      	ldr	r3, [pc, #28]	@ (8000afc <disconnectBLE+0x98>)
 8000ae0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ae4:	805a      	strh	r2, [r3, #2]
			  }
		 }
	 free(rxEvent);
 8000ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8000b10 <disconnectBLE+0xac>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4618      	mov	r0, r3
 8000aec:	f002 fe8a 	bl	8003804 <free>
 8000af0:	e000      	b.n	8000af4 <disconnectBLE+0x90>
		return;
 8000af2:	bf00      	nop
	 }
 }
 8000af4:	3710      	adds	r7, #16
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	2000014c 	.word	0x2000014c
 8000b00:	200000e8 	.word	0x200000e8
 8000b04:	200000f0 	.word	0x200000f0
 8000b08:	200001d4 	.word	0x200001d4
 8000b0c:	200000ec 	.word	0x200000ec
 8000b10:	200002e0 	.word	0x200002e0

08000b14 <setDiscoverability>:
 /**
  * DO NOT CHANGE FUNCTION definition
  * @brief Sets the discoverability of the peripheral
  * @param mode 0 => Non Discoverable, 1 => Discoverable
  * */
 void setDiscoverability(uint8_t mode){
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af02      	add	r7, sp, #8
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	71fb      	strb	r3, [r7, #7]
	 if (mode == 1){
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	d102      	bne.n	8000b2a <setDiscoverability+0x16>
		 setConnectable();
 8000b24:	f7ff fe06 	bl	8000734 <setConnectable>
		 free(rxEvent);
	 }
	 else{
		 // Do nothing
	 }
 }
 8000b28:	e00f      	b.n	8000b4a <setDiscoverability+0x36>
	 else if (mode == 0){
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d10c      	bne.n	8000b4a <setDiscoverability+0x36>
		 if(BLE_command(ACI_GAP_SET_NON_DISCOVERABLE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE),ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE),0)==BLE_OK){
 8000b30:	2300      	movs	r3, #0
 8000b32:	9300      	str	r3, [sp, #0]
 8000b34:	2307      	movs	r3, #7
 8000b36:	4a07      	ldr	r2, [pc, #28]	@ (8000b54 <setDiscoverability+0x40>)
 8000b38:	2104      	movs	r1, #4
 8000b3a:	4807      	ldr	r0, [pc, #28]	@ (8000b58 <setDiscoverability+0x44>)
 8000b3c:	f7ff fe78 	bl	8000830 <BLE_command>
		 free(rxEvent);
 8000b40:	4b06      	ldr	r3, [pc, #24]	@ (8000b5c <setDiscoverability+0x48>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4618      	mov	r0, r3
 8000b46:	f002 fe5d 	bl	8003804 <free>
 }
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	2000010c 	.word	0x2000010c
 8000b58:	20000108 	.word	0x20000108
 8000b5c:	200002e0 	.word	0x200002e0

08000b60 <i2c_init>:

/* Include memory map of our MCU */
#include <stm32l475xx.h>

void i2c_init()
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
    // set clocks
    RCC->APB1ENR1 |= RCC_APB1ENR1_I2C2EN;
 8000b64:	4b35      	ldr	r3, [pc, #212]	@ (8000c3c <i2c_init+0xdc>)
 8000b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b68:	4a34      	ldr	r2, [pc, #208]	@ (8000c3c <i2c_init+0xdc>)
 8000b6a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b6e:	6593      	str	r3, [r2, #88]	@ 0x58
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8000b70:	4b32      	ldr	r3, [pc, #200]	@ (8000c3c <i2c_init+0xdc>)
 8000b72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b74:	4a31      	ldr	r2, [pc, #196]	@ (8000c3c <i2c_init+0xdc>)
 8000b76:	f043 0302 	orr.w	r3, r3, #2
 8000b7a:	64d3      	str	r3, [r2, #76]	@ 0x4c

    // clear pe bit to disable the peripheral
    I2C2->CR1 &= ~I2C_CR1_PE;
 8000b7c:	4b30      	ldr	r3, [pc, #192]	@ (8000c40 <i2c_init+0xe0>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a2f      	ldr	r2, [pc, #188]	@ (8000c40 <i2c_init+0xe0>)
 8000b82:	f023 0301 	bic.w	r3, r3, #1
 8000b86:	6013      	str	r3, [r2, #0]

    // configure the timing register for 100 kHz
    I2C2->TIMINGR &= ~I2C_TIMINGR_PRESC; // set the prescaler to 0
 8000b88:	4b2d      	ldr	r3, [pc, #180]	@ (8000c40 <i2c_init+0xe0>)
 8000b8a:	691b      	ldr	r3, [r3, #16]
 8000b8c:	4a2c      	ldr	r2, [pc, #176]	@ (8000c40 <i2c_init+0xe0>)
 8000b8e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8000b92:	6113      	str	r3, [r2, #16]

    I2C2->TIMINGR &= ~I2C_TIMINGR_SCLDEL;
 8000b94:	4b2a      	ldr	r3, [pc, #168]	@ (8000c40 <i2c_init+0xe0>)
 8000b96:	691b      	ldr	r3, [r3, #16]
 8000b98:	4a29      	ldr	r2, [pc, #164]	@ (8000c40 <i2c_init+0xe0>)
 8000b9a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8000b9e:	6113      	str	r3, [r2, #16]
    I2C2->TIMINGR |= (0x4UL << I2C_TIMINGR_SCLDEL_Pos); // set the SCLDEL to 4
 8000ba0:	4b27      	ldr	r3, [pc, #156]	@ (8000c40 <i2c_init+0xe0>)
 8000ba2:	691b      	ldr	r3, [r3, #16]
 8000ba4:	4a26      	ldr	r2, [pc, #152]	@ (8000c40 <i2c_init+0xe0>)
 8000ba6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000baa:	6113      	str	r3, [r2, #16]

    I2C2->TIMINGR &= ~I2C_TIMINGR_SDADEL;
 8000bac:	4b24      	ldr	r3, [pc, #144]	@ (8000c40 <i2c_init+0xe0>)
 8000bae:	691b      	ldr	r3, [r3, #16]
 8000bb0:	4a23      	ldr	r2, [pc, #140]	@ (8000c40 <i2c_init+0xe0>)
 8000bb2:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000bb6:	6113      	str	r3, [r2, #16]
    I2C2->TIMINGR |= (0x2UL << I2C_TIMINGR_SDADEL_Pos); // set the SDADEL to 2
 8000bb8:	4b21      	ldr	r3, [pc, #132]	@ (8000c40 <i2c_init+0xe0>)
 8000bba:	691b      	ldr	r3, [r3, #16]
 8000bbc:	4a20      	ldr	r2, [pc, #128]	@ (8000c40 <i2c_init+0xe0>)
 8000bbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bc2:	6113      	str	r3, [r2, #16]

    I2C2->TIMINGR &= ~I2C_TIMINGR_SCLH;
 8000bc4:	4b1e      	ldr	r3, [pc, #120]	@ (8000c40 <i2c_init+0xe0>)
 8000bc6:	691b      	ldr	r3, [r3, #16]
 8000bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8000c40 <i2c_init+0xe0>)
 8000bca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000bce:	6113      	str	r3, [r2, #16]
    I2C2->TIMINGR |= (0xFUL << I2C_TIMINGR_SCLH_Pos); // set the SCLH to 15
 8000bd0:	4b1b      	ldr	r3, [pc, #108]	@ (8000c40 <i2c_init+0xe0>)
 8000bd2:	691b      	ldr	r3, [r3, #16]
 8000bd4:	4a1a      	ldr	r2, [pc, #104]	@ (8000c40 <i2c_init+0xe0>)
 8000bd6:	f443 6370 	orr.w	r3, r3, #3840	@ 0xf00
 8000bda:	6113      	str	r3, [r2, #16]

    I2C2->TIMINGR &= ~I2C_TIMINGR_SCLL;
 8000bdc:	4b18      	ldr	r3, [pc, #96]	@ (8000c40 <i2c_init+0xe0>)
 8000bde:	691b      	ldr	r3, [r3, #16]
 8000be0:	4a17      	ldr	r2, [pc, #92]	@ (8000c40 <i2c_init+0xe0>)
 8000be2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000be6:	6113      	str	r3, [r2, #16]
    I2C2->TIMINGR |= (0x13UL << I2C_TIMINGR_SCLL_Pos); // set the SCLL to 19
 8000be8:	4b15      	ldr	r3, [pc, #84]	@ (8000c40 <i2c_init+0xe0>)
 8000bea:	691b      	ldr	r3, [r3, #16]
 8000bec:	4a14      	ldr	r2, [pc, #80]	@ (8000c40 <i2c_init+0xe0>)
 8000bee:	f043 0313 	orr.w	r3, r3, #19
 8000bf2:	6113      	str	r3, [r2, #16]

    // set PB10 and PB11 to alternate function mode
    GPIOB->MODER &= ~(GPIO_MODER_MODE10 | GPIO_MODER_MODE11);
 8000bf4:	4b13      	ldr	r3, [pc, #76]	@ (8000c44 <i2c_init+0xe4>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a12      	ldr	r2, [pc, #72]	@ (8000c44 <i2c_init+0xe4>)
 8000bfa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8000bfe:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= (GPIO_MODER_MODE10_1 | GPIO_MODER_MODE11_1);
 8000c00:	4b10      	ldr	r3, [pc, #64]	@ (8000c44 <i2c_init+0xe4>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a0f      	ldr	r2, [pc, #60]	@ (8000c44 <i2c_init+0xe4>)
 8000c06:	f443 0320 	orr.w	r3, r3, #10485760	@ 0xa00000
 8000c0a:	6013      	str	r3, [r2, #0]

    // set alternate function to I2C2 (AF4) for PB10 and PB11
    GPIOB->AFR[1] &= ~(GPIO_AFRH_AFSEL10 | GPIO_AFRH_AFSEL11);
 8000c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c44 <i2c_init+0xe4>)
 8000c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c10:	4a0c      	ldr	r2, [pc, #48]	@ (8000c44 <i2c_init+0xe4>)
 8000c12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000c16:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] |= (0x4 << GPIO_AFRH_AFSEL10_Pos | 0x4 << GPIO_AFRH_AFSEL11_Pos);
 8000c18:	4b0a      	ldr	r3, [pc, #40]	@ (8000c44 <i2c_init+0xe4>)
 8000c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c1c:	4a09      	ldr	r2, [pc, #36]	@ (8000c44 <i2c_init+0xe4>)
 8000c1e:	f443 4388 	orr.w	r3, r3, #17408	@ 0x4400
 8000c22:	6253      	str	r3, [r2, #36]	@ 0x24

    // set pe bit to enable the peripheral
    I2C2->CR1 |= I2C_CR1_PE;
 8000c24:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <i2c_init+0xe0>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a05      	ldr	r2, [pc, #20]	@ (8000c40 <i2c_init+0xe0>)
 8000c2a:	f043 0301 	orr.w	r3, r3, #1
 8000c2e:	6013      	str	r3, [r2, #0]
};
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	40021000 	.word	0x40021000
 8000c40:	40005800 	.word	0x40005800
 8000c44:	48000400 	.word	0x48000400

08000c48 <i2c_transaction>:

uint8_t i2c_transaction(uint8_t address, uint8_t dir, uint8_t *data, uint8_t len)
{   
 8000c48:	b480      	push	{r7}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	603a      	str	r2, [r7, #0]
 8000c50:	461a      	mov	r2, r3
 8000c52:	4603      	mov	r3, r0
 8000c54:	71fb      	strb	r3, [r7, #7]
 8000c56:	460b      	mov	r3, r1
 8000c58:	71bb      	strb	r3, [r7, #6]
 8000c5a:	4613      	mov	r3, r2
 8000c5c:	717b      	strb	r3, [r7, #5]
    // wait until I2C is not busy
    while (I2C2->ISR & I2C_ISR_BUSY);
 8000c5e:	bf00      	nop
 8000c60:	4b3d      	ldr	r3, [pc, #244]	@ (8000d58 <i2c_transaction+0x110>)
 8000c62:	699b      	ldr	r3, [r3, #24]
 8000c64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d1f9      	bne.n	8000c60 <i2c_transaction+0x18>

    // set secondary address 
    I2C2->CR2 &= ~I2C_CR2_SADD;
 8000c6c:	4b3a      	ldr	r3, [pc, #232]	@ (8000d58 <i2c_transaction+0x110>)
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	4a39      	ldr	r2, [pc, #228]	@ (8000d58 <i2c_transaction+0x110>)
 8000c72:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8000c76:	f023 0303 	bic.w	r3, r3, #3
 8000c7a:	6053      	str	r3, [r2, #4]
    I2C2->CR2 |= (address << 1);
 8000c7c:	4b36      	ldr	r3, [pc, #216]	@ (8000d58 <i2c_transaction+0x110>)
 8000c7e:	685a      	ldr	r2, [r3, #4]
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	005b      	lsls	r3, r3, #1
 8000c84:	4934      	ldr	r1, [pc, #208]	@ (8000d58 <i2c_transaction+0x110>)
 8000c86:	4313      	orrs	r3, r2
 8000c88:	604b      	str	r3, [r1, #4]

    // set read/write bit
    I2C2->CR2 &= ~I2C_CR2_RD_WRN;
 8000c8a:	4b33      	ldr	r3, [pc, #204]	@ (8000d58 <i2c_transaction+0x110>)
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	4a32      	ldr	r2, [pc, #200]	@ (8000d58 <i2c_transaction+0x110>)
 8000c90:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000c94:	6053      	str	r3, [r2, #4]
    I2C2->CR2 |= (dir << I2C_CR2_RD_WRN_Pos);
 8000c96:	4b30      	ldr	r3, [pc, #192]	@ (8000d58 <i2c_transaction+0x110>)
 8000c98:	685a      	ldr	r2, [r3, #4]
 8000c9a:	79bb      	ldrb	r3, [r7, #6]
 8000c9c:	029b      	lsls	r3, r3, #10
 8000c9e:	492e      	ldr	r1, [pc, #184]	@ (8000d58 <i2c_transaction+0x110>)
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	604b      	str	r3, [r1, #4]

    // set the number of bytes to transfer
    I2C2->CR2 &= ~I2C_CR2_NBYTES;
 8000ca4:	4b2c      	ldr	r3, [pc, #176]	@ (8000d58 <i2c_transaction+0x110>)
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	4a2b      	ldr	r2, [pc, #172]	@ (8000d58 <i2c_transaction+0x110>)
 8000caa:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8000cae:	6053      	str	r3, [r2, #4]
    I2C2->CR2 |= (len << I2C_CR2_NBYTES_Pos);
 8000cb0:	4b29      	ldr	r3, [pc, #164]	@ (8000d58 <i2c_transaction+0x110>)
 8000cb2:	685a      	ldr	r2, [r3, #4]
 8000cb4:	797b      	ldrb	r3, [r7, #5]
 8000cb6:	041b      	lsls	r3, r3, #16
 8000cb8:	4927      	ldr	r1, [pc, #156]	@ (8000d58 <i2c_transaction+0x110>)
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	604b      	str	r3, [r1, #4]

    I2C2->CR2 |= I2C_CR2_AUTOEND; // set autoend so that hardware automatically sends stop bit
 8000cbe:	4b26      	ldr	r3, [pc, #152]	@ (8000d58 <i2c_transaction+0x110>)
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	4a25      	ldr	r2, [pc, #148]	@ (8000d58 <i2c_transaction+0x110>)
 8000cc4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000cc8:	6053      	str	r3, [r2, #4]

    // start the transfer
    I2C2->CR2 |= I2C_CR2_START;
 8000cca:	4b23      	ldr	r3, [pc, #140]	@ (8000d58 <i2c_transaction+0x110>)
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	4a22      	ldr	r2, [pc, #136]	@ (8000d58 <i2c_transaction+0x110>)
 8000cd0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000cd4:	6053      	str	r3, [r2, #4]

    // write or read data
    if (!dir)
 8000cd6:	79bb      	ldrb	r3, [r7, #6]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d117      	bne.n	8000d0c <i2c_transaction+0xc4>
    {

        for (int i = 0; i < len; i++)
 8000cdc:	2300      	movs	r3, #0
 8000cde:	60fb      	str	r3, [r7, #12]
 8000ce0:	e00f      	b.n	8000d02 <i2c_transaction+0xba>
        {
            // wait for TXIS to be set
            while (!(I2C2->ISR & I2C_ISR_TXIS));
 8000ce2:	bf00      	nop
 8000ce4:	4b1c      	ldr	r3, [pc, #112]	@ (8000d58 <i2c_transaction+0x110>)
 8000ce6:	699b      	ldr	r3, [r3, #24]
 8000ce8:	f003 0302 	and.w	r3, r3, #2
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d0f9      	beq.n	8000ce4 <i2c_transaction+0x9c>
            I2C2->TXDR = data[i];
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	683a      	ldr	r2, [r7, #0]
 8000cf4:	4413      	add	r3, r2
 8000cf6:	781a      	ldrb	r2, [r3, #0]
 8000cf8:	4b17      	ldr	r3, [pc, #92]	@ (8000d58 <i2c_transaction+0x110>)
 8000cfa:	629a      	str	r2, [r3, #40]	@ 0x28
        for (int i = 0; i < len; i++)
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	3301      	adds	r3, #1
 8000d00:	60fb      	str	r3, [r7, #12]
 8000d02:	797b      	ldrb	r3, [r7, #5]
 8000d04:	68fa      	ldr	r2, [r7, #12]
 8000d06:	429a      	cmp	r2, r3
 8000d08:	dbeb      	blt.n	8000ce2 <i2c_transaction+0x9a>
 8000d0a:	e017      	b.n	8000d3c <i2c_transaction+0xf4>
        }
    }
    else
    {

        for (int i = 0; i < len; i++)
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	60bb      	str	r3, [r7, #8]
 8000d10:	e010      	b.n	8000d34 <i2c_transaction+0xec>
        {
            // wait for RXNE to be set
            while (!(I2C2->ISR & I2C_ISR_RXNE));
 8000d12:	bf00      	nop
 8000d14:	4b10      	ldr	r3, [pc, #64]	@ (8000d58 <i2c_transaction+0x110>)
 8000d16:	699b      	ldr	r3, [r3, #24]
 8000d18:	f003 0304 	and.w	r3, r3, #4
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d0f9      	beq.n	8000d14 <i2c_transaction+0xcc>
            data[i] = I2C2->RXDR;
 8000d20:	4b0d      	ldr	r3, [pc, #52]	@ (8000d58 <i2c_transaction+0x110>)
 8000d22:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	683a      	ldr	r2, [r7, #0]
 8000d28:	4413      	add	r3, r2
 8000d2a:	b2ca      	uxtb	r2, r1
 8000d2c:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < len; i++)
 8000d2e:	68bb      	ldr	r3, [r7, #8]
 8000d30:	3301      	adds	r3, #1
 8000d32:	60bb      	str	r3, [r7, #8]
 8000d34:	797b      	ldrb	r3, [r7, #5]
 8000d36:	68ba      	ldr	r2, [r7, #8]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	dbea      	blt.n	8000d12 <i2c_transaction+0xca>
        }
    }

    // wait for transfer to complete
    while (!(I2C2->ISR & I2C_ISR_STOPF));
 8000d3c:	bf00      	nop
 8000d3e:	4b06      	ldr	r3, [pc, #24]	@ (8000d58 <i2c_transaction+0x110>)
 8000d40:	699b      	ldr	r3, [r3, #24]
 8000d42:	f003 0320 	and.w	r3, r3, #32
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d0f9      	beq.n	8000d3e <i2c_transaction+0xf6>


    return 0;
 8000d4a:	2300      	movs	r3, #0
};
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3714      	adds	r7, #20
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr
 8000d58:	40005800 	.word	0x40005800

08000d5c <lsm6dsl_init>:

/* Include type definitions */
#include <stm32l475xx.h>

void lsm6dsl_init()
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0

    uint8_t ctrl1_xl[2] = {0x10, 0x60};
 8000d62:	f246 0310 	movw	r3, #24592	@ 0x6010
 8000d66:	80bb      	strh	r3, [r7, #4]
    //uint8_t int1_ctrl[2] = {0x0D, 0x01};

    i2c_transaction(0x6a, 0, ctrl1_xl, 2); // write CTRL1_XL = 60h
 8000d68:	1d3a      	adds	r2, r7, #4
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	206a      	movs	r0, #106	@ 0x6a
 8000d70:	f7ff ff6a 	bl	8000c48 <i2c_transaction>

    //i2c_transaction(0x6a, 0, int1_ctrl, 2); // write INT1_CTRL = 01h

    // low power mode

    uint8_t ctrl1_6c[2] = {0x15, 0};
 8000d74:	2315      	movs	r3, #21
 8000d76:	803b      	strh	r3, [r7, #0]

    // write
    i2c_transaction(0x6a, 0, ctrl1_6c, 1);
 8000d78:	463a      	mov	r2, r7
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	206a      	movs	r0, #106	@ 0x6a
 8000d80:	f7ff ff62 	bl	8000c48 <i2c_transaction>
    // read
    i2c_transaction(0x6a, 1, ctrl1_6c + 1, 1);
 8000d84:	463a      	mov	r2, r7
 8000d86:	3201      	adds	r2, #1
 8000d88:	2301      	movs	r3, #1
 8000d8a:	2101      	movs	r1, #1
 8000d8c:	206a      	movs	r0, #106	@ 0x6a
 8000d8e:	f7ff ff5b 	bl	8000c48 <i2c_transaction>

    ctrl1_6c[1] |= (1 << 4);
 8000d92:	787b      	ldrb	r3, [r7, #1]
 8000d94:	f043 0310 	orr.w	r3, r3, #16
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	707b      	strb	r3, [r7, #1]

    // write
    i2c_transaction(0x6a, 0, ctrl1_6c, 2);
 8000d9c:	463a      	mov	r2, r7
 8000d9e:	2302      	movs	r3, #2
 8000da0:	2100      	movs	r1, #0
 8000da2:	206a      	movs	r0, #106	@ 0x6a
 8000da4:	f7ff ff50 	bl	8000c48 <i2c_transaction>
};
 8000da8:	bf00      	nop
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <lsm6dsl_read_xyz>:

void lsm6dsl_read_xyz(int16_t *x, int16_t *y, int16_t *z)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b08a      	sub	sp, #40	@ 0x28
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	60f8      	str	r0, [r7, #12]
 8000db8:	60b9      	str	r1, [r7, #8]
 8000dba:	607a      	str	r2, [r7, #4]

    uint8_t status[2] = {0x1E, 0};
 8000dbc:	231e      	movs	r3, #30
 8000dbe:	843b      	strh	r3, [r7, #32]

    // wait until XLDA (bit 0) is set
    while (!(status[1] & 0x01))
 8000dc0:	e00e      	b.n	8000de0 <lsm6dsl_read_xyz+0x30>
    {
        i2c_transaction(0x6a, 0, status, 1);
 8000dc2:	f107 0220 	add.w	r2, r7, #32
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	2100      	movs	r1, #0
 8000dca:	206a      	movs	r0, #106	@ 0x6a
 8000dcc:	f7ff ff3c 	bl	8000c48 <i2c_transaction>
        i2c_transaction(0x6a, 1, status + 1, 1);
 8000dd0:	f107 0220 	add.w	r2, r7, #32
 8000dd4:	3201      	adds	r2, #1
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	2101      	movs	r1, #1
 8000dda:	206a      	movs	r0, #106	@ 0x6a
 8000ddc:	f7ff ff34 	bl	8000c48 <i2c_transaction>
    while (!(status[1] & 0x01))
 8000de0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000de4:	f003 0301 	and.w	r3, r3, #1
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d0ea      	beq.n	8000dc2 <lsm6dsl_read_xyz+0x12>
    }

    // set up registers and write buffers for x, y, z
    uint8_t dataX[4] = {0x28, 0, 0x29, 0};
 8000dec:	4b33      	ldr	r3, [pc, #204]	@ (8000ebc <lsm6dsl_read_xyz+0x10c>)
 8000dee:	61fb      	str	r3, [r7, #28]
    uint8_t dataY[4] = {0x2A, 0, 0x2B, 0};
 8000df0:	4b33      	ldr	r3, [pc, #204]	@ (8000ec0 <lsm6dsl_read_xyz+0x110>)
 8000df2:	61bb      	str	r3, [r7, #24]
    uint8_t dataZ[4] = {0x2C, 0, 0x2D, 0};
 8000df4:	4b33      	ldr	r3, [pc, #204]	@ (8000ec4 <lsm6dsl_read_xyz+0x114>)
 8000df6:	617b      	str	r3, [r7, #20]

    // loop through low then high registers for x, y, z
    for (int i = 0; i < 4; i = i + 2)
 8000df8:	2300      	movs	r3, #0
 8000dfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8000dfc:	e03b      	b.n	8000e76 <lsm6dsl_read_xyz+0xc6>
    {
        // write x register
        i2c_transaction(0x6a, 0, dataX + i, 1);
 8000dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e00:	f107 021c 	add.w	r2, r7, #28
 8000e04:	441a      	add	r2, r3
 8000e06:	2301      	movs	r3, #1
 8000e08:	2100      	movs	r1, #0
 8000e0a:	206a      	movs	r0, #106	@ 0x6a
 8000e0c:	f7ff ff1c 	bl	8000c48 <i2c_transaction>
        // read value from x register
        i2c_transaction(0x6a, 1, dataX + i + 1, 1);
 8000e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e12:	3301      	adds	r3, #1
 8000e14:	f107 021c 	add.w	r2, r7, #28
 8000e18:	441a      	add	r2, r3
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	206a      	movs	r0, #106	@ 0x6a
 8000e20:	f7ff ff12 	bl	8000c48 <i2c_transaction>

        // write y register
        i2c_transaction(0x6a, 0, dataY + i, 1);
 8000e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e26:	f107 0218 	add.w	r2, r7, #24
 8000e2a:	441a      	add	r2, r3
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	2100      	movs	r1, #0
 8000e30:	206a      	movs	r0, #106	@ 0x6a
 8000e32:	f7ff ff09 	bl	8000c48 <i2c_transaction>
        // read value from y register
        i2c_transaction(0x6a, 1, dataY + i + 1, 1);
 8000e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e38:	3301      	adds	r3, #1
 8000e3a:	f107 0218 	add.w	r2, r7, #24
 8000e3e:	441a      	add	r2, r3
 8000e40:	2301      	movs	r3, #1
 8000e42:	2101      	movs	r1, #1
 8000e44:	206a      	movs	r0, #106	@ 0x6a
 8000e46:	f7ff feff 	bl	8000c48 <i2c_transaction>

        // write z register
        i2c_transaction(0x6a, 0, dataZ + i, 1);
 8000e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e4c:	f107 0214 	add.w	r2, r7, #20
 8000e50:	441a      	add	r2, r3
 8000e52:	2301      	movs	r3, #1
 8000e54:	2100      	movs	r1, #0
 8000e56:	206a      	movs	r0, #106	@ 0x6a
 8000e58:	f7ff fef6 	bl	8000c48 <i2c_transaction>
        // read value from z register
        i2c_transaction(0x6a, 1, dataZ + i + 1, 1);
 8000e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e5e:	3301      	adds	r3, #1
 8000e60:	f107 0214 	add.w	r2, r7, #20
 8000e64:	441a      	add	r2, r3
 8000e66:	2301      	movs	r3, #1
 8000e68:	2101      	movs	r1, #1
 8000e6a:	206a      	movs	r0, #106	@ 0x6a
 8000e6c:	f7ff feec 	bl	8000c48 <i2c_transaction>
    for (int i = 0; i < 4; i = i + 2)
 8000e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e72:	3302      	adds	r3, #2
 8000e74:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e78:	2b03      	cmp	r3, #3
 8000e7a:	ddc0      	ble.n	8000dfe <lsm6dsl_read_xyz+0x4e>
    }

    // combine high and low bytes for x, y, z
    *x = (dataX[3] << 8) | dataX[1];
 8000e7c:	7ffb      	ldrb	r3, [r7, #31]
 8000e7e:	021b      	lsls	r3, r3, #8
 8000e80:	b21a      	sxth	r2, r3
 8000e82:	7f7b      	ldrb	r3, [r7, #29]
 8000e84:	b21b      	sxth	r3, r3
 8000e86:	4313      	orrs	r3, r2
 8000e88:	b21a      	sxth	r2, r3
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	801a      	strh	r2, [r3, #0]
    *y = (dataY[3] << 8) | dataY[1];
 8000e8e:	7efb      	ldrb	r3, [r7, #27]
 8000e90:	021b      	lsls	r3, r3, #8
 8000e92:	b21a      	sxth	r2, r3
 8000e94:	7e7b      	ldrb	r3, [r7, #25]
 8000e96:	b21b      	sxth	r3, r3
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	b21a      	sxth	r2, r3
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	801a      	strh	r2, [r3, #0]
    *z = (dataZ[3] << 8) | dataZ[1];
 8000ea0:	7dfb      	ldrb	r3, [r7, #23]
 8000ea2:	021b      	lsls	r3, r3, #8
 8000ea4:	b21a      	sxth	r2, r3
 8000ea6:	7d7b      	ldrb	r3, [r7, #21]
 8000ea8:	b21b      	sxth	r3, r3
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	b21a      	sxth	r2, r3
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	801a      	strh	r2, [r3, #0]
};
 8000eb2:	bf00      	nop
 8000eb4:	3728      	adds	r7, #40	@ 0x28
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	00290028 	.word	0x00290028
 8000ec0:	002b002a 	.word	0x002b002a
 8000ec4:	002d002c 	.word	0x002d002c

08000ec8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b090      	sub	sp, #64	@ 0x40
 8000ecc:	af02      	add	r7, sp, #8
    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8000ece:	f000 fcfe 	bl	80018ce <HAL_Init>

    /* Configure the system clock */
    SystemClock_Config();
 8000ed2:	f000 f923 	bl	800111c <SystemClock_Config>

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8000ed6:	f000 f9a5 	bl	8001224 <MX_GPIO_Init>
    MX_SPI3_Init();
 8000eda:	f000 f965 	bl	80011a8 <MX_SPI3_Init>

    // RESET BLE MODULE
    HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_RESET);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ee4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ee8:	f001 f87e 	bl	8001fe8 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000eec:	200a      	movs	r0, #10
 8000eee:	f000 fd63 	bl	80019b8 <HAL_Delay>
    HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_SET);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ef8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000efc:	f001 f874 	bl	8001fe8 <HAL_GPIO_WritePin>

    // initialize all functions
    ble_init();
 8000f00:	f7ff f9be 	bl	8000280 <ble_init>
    // timer_init(TIM2);
    // timer_set_ms(TIM2, RATE);
    lptim_init(LPTIM1);
 8000f04:	4879      	ldr	r0, [pc, #484]	@ (80010ec <main+0x224>)
 8000f06:	f000 fc25 	bl	8001754 <lptim_init>
    lptim_set_ms(RATE);
 8000f0a:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000f0e:	f000 fc83 	bl	8001818 <lptim_set_ms>
    i2c_init();
 8000f12:	f7ff fe25 	bl	8000b60 <i2c_init>
    lsm6dsl_init();
 8000f16:	f7ff ff21 	bl	8000d5c <lsm6dsl_init>

    HAL_Delay(10);
 8000f1a:	200a      	movs	r0, #10
 8000f1c:	f000 fd4c 	bl	80019b8 <HAL_Delay>
    // __HAL_RCC_GPIOE_CLK_DISABLE();

    // Re-enable after wakeup if needed

    // start discoverablity at 0
    __HAL_RCC_MSI_RANGE_CONFIG(RCC_MSIRANGE_7);
 8000f20:	4b73      	ldr	r3, [pc, #460]	@ (80010f0 <main+0x228>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a72      	ldr	r2, [pc, #456]	@ (80010f0 <main+0x228>)
 8000f26:	f043 0308 	orr.w	r3, r3, #8
 8000f2a:	6013      	str	r3, [r2, #0]
 8000f2c:	4b70      	ldr	r3, [pc, #448]	@ (80010f0 <main+0x228>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000f34:	4a6e      	ldr	r2, [pc, #440]	@ (80010f0 <main+0x228>)
 8000f36:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8000f3a:	6013      	str	r3, [r2, #0]
    setDiscoverability(0);
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	f7ff fde9 	bl	8000b14 <setDiscoverability>
    uint8_t nonDiscoverable = 1; // flag to check if the device is discoverable
 8000f42:	2301      	movs	r3, #1
 8000f44:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    __HAL_RCC_MSI_RANGE_CONFIG(RCC_MSIRANGE_0);
 8000f48:	4b69      	ldr	r3, [pc, #420]	@ (80010f0 <main+0x228>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a68      	ldr	r2, [pc, #416]	@ (80010f0 <main+0x228>)
 8000f4e:	f043 0308 	orr.w	r3, r3, #8
 8000f52:	6013      	str	r3, [r2, #0]
 8000f54:	4b66      	ldr	r3, [pc, #408]	@ (80010f0 <main+0x228>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a65      	ldr	r2, [pc, #404]	@ (80010f0 <main+0x228>)
 8000f5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000f5e:	6013      	str	r3, [r2, #0]

    while (1)
    {
        if (!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port, BLE_INT_Pin))
 8000f60:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d108      	bne.n	8000f7a <main+0xb2>
 8000f68:	2140      	movs	r1, #64	@ 0x40
 8000f6a:	4862      	ldr	r0, [pc, #392]	@ (80010f4 <main+0x22c>)
 8000f6c:	f001 f824 	bl	8001fb8 <HAL_GPIO_ReadPin>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <main+0xb2>
        {
//        	__HAL_RCC_MSI_RANGE_CONFIG(RCC_MSIRANGE_7);
            catchBLE();
 8000f76:	f7ff fb99 	bl	80006ac <catchBLE>
//            __HAL_RCC_MSI_RANGE_CONFIG(RCC_MSIRANGE_0);
        }
        if (interrupt_flag) // check if the timer interrupt has occurred
 8000f7a:	4b5f      	ldr	r3, [pc, #380]	@ (80010f8 <main+0x230>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d057      	beq.n	8001034 <main+0x16c>
        {

            uint32_t catch_time = time;
 8000f84:	4b5d      	ldr	r3, [pc, #372]	@ (80010fc <main+0x234>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	633b      	str	r3, [r7, #48]	@ 0x30
            interrupt_flag = 0; // clear the interrupt flag	debug
 8000f8a:	4b5b      	ldr	r3, [pc, #364]	@ (80010f8 <main+0x230>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]
//            __HAL_RCC_MSI_RANGE_CONFIG(RCC_MSIRANGE_7);
            check_movement();   // check for movement
 8000f90:	f000 f9e6 	bl	8001360 <check_movement>
//             __HAL_RCC_MSI_RANGE_CONFIG(RCC_MSIRANGE_0);

            if (lost_mode) // check if the device is in lost mode
 8000f94:	4b5a      	ldr	r3, [pc, #360]	@ (8001100 <main+0x238>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d03e      	beq.n	800101c <main+0x154>
            {
                if (nonDiscoverable) // check if the device is not discoverable
 8000f9e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d005      	beq.n	8000fb2 <main+0xea>
                {
//                	__HAL_RCC_MSI_RANGE_CONFIG(RCC_MSIRANGE_7);
                    setDiscoverability(1); // set the device to discoverable
 8000fa6:	2001      	movs	r0, #1
 8000fa8:	f7ff fdb4 	bl	8000b14 <setDiscoverability>
                    nonDiscoverable = 0;   // set the flag to 0
 8000fac:	2300      	movs	r3, #0
 8000fae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                }
                //  Send a string to the NORDIC UART service, remember to not include the newline
                unsigned char test_str[20]; // buffer to store the string

                char time_str[10];                     // buffer to store the time
                int sec = (catch_time / SECONDS) - 60; // calculate the time in seconds
 8000fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fb4:	3b3c      	subs	r3, #60	@ 0x3c
 8000fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                // if (sec % 10 == 0 && catch_time % SECONDS == 0)
                //{
                sprintf(time_str, "%d", sec);        // convert the time to a string
 8000fb8:	f107 030c 	add.w	r3, r7, #12
 8000fbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000fbe:	4951      	ldr	r1, [pc, #324]	@ (8001104 <main+0x23c>)
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f002 fcd5 	bl	8003970 <siprintf>
                strcpy((char *)test_str, "TURTLE "); // copy the string to the buffer
 8000fc6:	f107 0318 	add.w	r3, r7, #24
 8000fca:	4a4f      	ldr	r2, [pc, #316]	@ (8001108 <main+0x240>)
 8000fcc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fd0:	e883 0003 	stmia.w	r3, {r0, r1}
                strcat((char *)test_str, time_str);  // concatenate the time to the string
 8000fd4:	f107 020c 	add.w	r2, r7, #12
 8000fd8:	f107 0318 	add.w	r3, r7, #24
 8000fdc:	4611      	mov	r1, r2
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f002 fcee 	bl	80039c0 <strcat>
                strcat((char *)test_str, " seconds");
 8000fe4:	f107 0318 	add.w	r3, r7, #24
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff f8f1 	bl	80001d0 <strlen>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	f107 0318 	add.w	r3, r7, #24
 8000ff6:	4413      	add	r3, r2
 8000ff8:	4944      	ldr	r1, [pc, #272]	@ (800110c <main+0x244>)
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	cb03      	ldmia	r3!, {r0, r1}
 8001000:	6010      	str	r0, [r2, #0]
 8001002:	6051      	str	r1, [r2, #4]
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	7213      	strb	r3, [r2, #8]

                updateCharValue(NORDIC_UART_SERVICE_HANDLE, READ_CHAR_HANDLE, 0,
 8001008:	f107 0318 	add.w	r3, r7, #24
 800100c:	9300      	str	r3, [sp, #0]
 800100e:	2313      	movs	r3, #19
 8001010:	2200      	movs	r2, #0
 8001012:	493f      	ldr	r1, [pc, #252]	@ (8001110 <main+0x248>)
 8001014:	483f      	ldr	r0, [pc, #252]	@ (8001114 <main+0x24c>)
 8001016:	f7ff fcd1 	bl	80009bc <updateCharValue>
 800101a:	e00b      	b.n	8001034 <main+0x16c>
                                sizeof(test_str) - 1, test_str);
                //}
            }
            else if (!nonDiscoverable) // check if the device is not in lost mode
 800101c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001020:	2b00      	cmp	r3, #0
 8001022:	d107      	bne.n	8001034 <main+0x16c>
            {
                //				leds_set(0b00);
//            	__HAL_RCC_MSI_RANGE_CONFIG(RCC_MSIRANGE_7);
                disconnectBLE();       // disconnect the BLE
 8001024:	f7ff fd1e 	bl	8000a64 <disconnectBLE>
                setDiscoverability(0); // set the device to non discoverable
 8001028:	2000      	movs	r0, #0
 800102a:	f7ff fd73 	bl	8000b14 <setDiscoverability>
//                standbyBle();
                nonDiscoverable = 1; // set the flag to 1
 800102e:	2301      	movs	r3, #1
 8001030:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
//                __HAL_RCC_MSI_RANGE_CONFIG(RCC_MSIRANGE_0);
            }
        }

        // Wait for interrupt, only uncomment if low power is needed
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_MSIRANGE_0);
 8001034:	4b2e      	ldr	r3, [pc, #184]	@ (80010f0 <main+0x228>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a2d      	ldr	r2, [pc, #180]	@ (80010f0 <main+0x228>)
 800103a:	f043 0308 	orr.w	r3, r3, #8
 800103e:	6013      	str	r3, [r2, #0]
 8001040:	4b2b      	ldr	r3, [pc, #172]	@ (80010f0 <main+0x228>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a2a      	ldr	r2, [pc, #168]	@ (80010f0 <main+0x228>)
 8001046:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800104a:	6013      	str	r3, [r2, #0]
        HAL_SuspendTick();
 800104c:	f000 fcd8 	bl	8001a00 <HAL_SuspendTick>
        __HAL_RCC_GPIOA_CLK_DISABLE();
 8001050:	4b27      	ldr	r3, [pc, #156]	@ (80010f0 <main+0x228>)
 8001052:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001054:	4a26      	ldr	r2, [pc, #152]	@ (80010f0 <main+0x228>)
 8001056:	f023 0301 	bic.w	r3, r3, #1
 800105a:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_RCC_GPIOB_CLK_DISABLE();
 800105c:	4b24      	ldr	r3, [pc, #144]	@ (80010f0 <main+0x228>)
 800105e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001060:	4a23      	ldr	r2, [pc, #140]	@ (80010f0 <main+0x228>)
 8001062:	f023 0302 	bic.w	r3, r3, #2
 8001066:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_RCC_SPI3_CLK_DISABLE();
 8001068:	4b21      	ldr	r3, [pc, #132]	@ (80010f0 <main+0x228>)
 800106a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800106c:	4a20      	ldr	r2, [pc, #128]	@ (80010f0 <main+0x228>)
 800106e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001072:	6593      	str	r3, [r2, #88]	@ 0x58
        PWR->CR1 |= PWR_CR1_LPR;
 8001074:	4b28      	ldr	r3, [pc, #160]	@ (8001118 <main+0x250>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a27      	ldr	r2, [pc, #156]	@ (8001118 <main+0x250>)
 800107a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800107e:	6013      	str	r3, [r2, #0]
//        interrupt_flag = 0; // clear the interrupt flag	debug
        __WFI();
 8001080:	bf30      	wfi
        HAL_ResumeTick();
 8001082:	f000 fccd 	bl	8001a20 <HAL_ResumeTick>
        __HAL_RCC_GPIOA_CLK_ENABLE();
 8001086:	4b1a      	ldr	r3, [pc, #104]	@ (80010f0 <main+0x228>)
 8001088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800108a:	4a19      	ldr	r2, [pc, #100]	@ (80010f0 <main+0x228>)
 800108c:	f043 0301 	orr.w	r3, r3, #1
 8001090:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001092:	4b17      	ldr	r3, [pc, #92]	@ (80010f0 <main+0x228>)
 8001094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001096:	f003 0301 	and.w	r3, r3, #1
 800109a:	60bb      	str	r3, [r7, #8]
 800109c:	68bb      	ldr	r3, [r7, #8]
        __HAL_RCC_GPIOB_CLK_ENABLE();
 800109e:	4b14      	ldr	r3, [pc, #80]	@ (80010f0 <main+0x228>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a2:	4a13      	ldr	r2, [pc, #76]	@ (80010f0 <main+0x228>)
 80010a4:	f043 0302 	orr.w	r3, r3, #2
 80010a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010aa:	4b11      	ldr	r3, [pc, #68]	@ (80010f0 <main+0x228>)
 80010ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ae:	f003 0302 	and.w	r3, r3, #2
 80010b2:	607b      	str	r3, [r7, #4]
 80010b4:	687b      	ldr	r3, [r7, #4]
        __HAL_RCC_SPI3_CLK_ENABLE();
 80010b6:	4b0e      	ldr	r3, [pc, #56]	@ (80010f0 <main+0x228>)
 80010b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010ba:	4a0d      	ldr	r2, [pc, #52]	@ (80010f0 <main+0x228>)
 80010bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80010c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80010c2:	4b0b      	ldr	r3, [pc, #44]	@ (80010f0 <main+0x228>)
 80010c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80010ca:	603b      	str	r3, [r7, #0]
 80010cc:	683b      	ldr	r3, [r7, #0]
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_MSIRANGE_7);
 80010ce:	4b08      	ldr	r3, [pc, #32]	@ (80010f0 <main+0x228>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a07      	ldr	r2, [pc, #28]	@ (80010f0 <main+0x228>)
 80010d4:	f043 0308 	orr.w	r3, r3, #8
 80010d8:	6013      	str	r3, [r2, #0]
 80010da:	4b05      	ldr	r3, [pc, #20]	@ (80010f0 <main+0x228>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80010e2:	4a03      	ldr	r2, [pc, #12]	@ (80010f0 <main+0x228>)
 80010e4:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80010e8:	6013      	str	r3, [r2, #0]
        if (!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port, BLE_INT_Pin))
 80010ea:	e739      	b.n	8000f60 <main+0x98>
 80010ec:	40007c00 	.word	0x40007c00
 80010f0:	40021000 	.word	0x40021000
 80010f4:	48001000 	.word	0x48001000
 80010f8:	20000351 	.word	0x20000351
 80010fc:	2000034c 	.word	0x2000034c
 8001100:	20000350 	.word	0x20000350
 8001104:	0800419c 	.word	0x0800419c
 8001108:	080041a0 	.word	0x080041a0
 800110c:	080041a8 	.word	0x080041a8
 8001110:	200002dc 	.word	0x200002dc
 8001114:	200002d4 	.word	0x200002d4
 8001118:	40007000 	.word	0x40007000

0800111c <SystemClock_Config>:
 * @attention This changes the System clock frequency, make sure you reflect that change in your
 * timer
 * @retval None
 */
void SystemClock_Config(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b096      	sub	sp, #88	@ 0x58
 8001120:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001122:	f107 0314 	add.w	r3, r7, #20
 8001126:	2244      	movs	r2, #68	@ 0x44
 8001128:	2100      	movs	r1, #0
 800112a:	4618      	mov	r0, r3
 800112c:	f002 fc40 	bl	80039b0 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001130:	463b      	mov	r3, r7
 8001132:	2200      	movs	r2, #0
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	605a      	str	r2, [r3, #4]
 8001138:	609a      	str	r2, [r3, #8]
 800113a:	60da      	str	r2, [r3, #12]
 800113c:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
     */
    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 800113e:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001142:	f000 ff9b 	bl	800207c <HAL_PWREx_ControlVoltageScaling>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <SystemClock_Config+0x34>
    {
        Error_Handler();
 800114c:	f000 f902 	bl	8001354 <Error_Handler>
    }

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001150:	2310      	movs	r3, #16
 8001152:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001154:	2301      	movs	r3, #1
 8001156:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.MSICalibrationValue = 0;
 8001158:	2300      	movs	r3, #0
 800115a:	633b      	str	r3, [r7, #48]	@ 0x30
    // This lines changes system clock frequency
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 800115c:	2370      	movs	r3, #112	@ 0x70
 800115e:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001160:	2300      	movs	r3, #0
 8001162:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001164:	f107 0314 	add.w	r3, r7, #20
 8001168:	4618      	mov	r0, r3
 800116a:	f000 ffdd 	bl	8002128 <HAL_RCC_OscConfig>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <SystemClock_Config+0x5c>
    {
        Error_Handler();
 8001174:	f000 f8ee 	bl	8001354 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType =
 8001178:	230f      	movs	r3, #15
 800117a:	603b      	str	r3, [r7, #0]
        RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800117c:	2300      	movs	r3, #0
 800117e:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001180:	2300      	movs	r3, #0
 8001182:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001184:	2300      	movs	r3, #0
 8001186:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001188:	2300      	movs	r3, #0
 800118a:	613b      	str	r3, [r7, #16]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800118c:	463b      	mov	r3, r7
 800118e:	2100      	movs	r1, #0
 8001190:	4618      	mov	r0, r3
 8001192:	f001 fba5 	bl	80028e0 <HAL_RCC_ClockConfig>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <SystemClock_Config+0x84>
    {
        Error_Handler();
 800119c:	f000 f8da 	bl	8001354 <Error_Handler>
    }
}
 80011a0:	bf00      	nop
 80011a2:	3758      	adds	r7, #88	@ 0x58
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <MX_SPI3_Init>:
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI3_Init 1 */

    /* USER CODE END SPI3_Init 1 */
    /* SPI3 parameter configuration*/
    hspi3.Instance = SPI3;
 80011ac:	4b1b      	ldr	r3, [pc, #108]	@ (800121c <MX_SPI3_Init+0x74>)
 80011ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001220 <MX_SPI3_Init+0x78>)
 80011b0:	601a      	str	r2, [r3, #0]
    hspi3.Init.Mode = SPI_MODE_MASTER;
 80011b2:	4b1a      	ldr	r3, [pc, #104]	@ (800121c <MX_SPI3_Init+0x74>)
 80011b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011b8:	605a      	str	r2, [r3, #4]
    hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80011ba:	4b18      	ldr	r3, [pc, #96]	@ (800121c <MX_SPI3_Init+0x74>)
 80011bc:	2200      	movs	r2, #0
 80011be:	609a      	str	r2, [r3, #8]
    hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80011c0:	4b16      	ldr	r3, [pc, #88]	@ (800121c <MX_SPI3_Init+0x74>)
 80011c2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80011c6:	60da      	str	r2, [r3, #12]
    hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011c8:	4b14      	ldr	r3, [pc, #80]	@ (800121c <MX_SPI3_Init+0x74>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	611a      	str	r2, [r3, #16]
    hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011ce:	4b13      	ldr	r3, [pc, #76]	@ (800121c <MX_SPI3_Init+0x74>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	615a      	str	r2, [r3, #20]
    hspi3.Init.NSS = SPI_NSS_SOFT;
 80011d4:	4b11      	ldr	r3, [pc, #68]	@ (800121c <MX_SPI3_Init+0x74>)
 80011d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011da:	619a      	str	r2, [r3, #24]
    hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011dc:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <MX_SPI3_Init+0x74>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]
    hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011e2:	4b0e      	ldr	r3, [pc, #56]	@ (800121c <MX_SPI3_Init+0x74>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	621a      	str	r2, [r3, #32]
    hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80011e8:	4b0c      	ldr	r3, [pc, #48]	@ (800121c <MX_SPI3_Init+0x74>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011ee:	4b0b      	ldr	r3, [pc, #44]	@ (800121c <MX_SPI3_Init+0x74>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi3.Init.CRCPolynomial = 7;
 80011f4:	4b09      	ldr	r3, [pc, #36]	@ (800121c <MX_SPI3_Init+0x74>)
 80011f6:	2207      	movs	r2, #7
 80011f8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80011fa:	4b08      	ldr	r3, [pc, #32]	@ (800121c <MX_SPI3_Init+0x74>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001200:	4b06      	ldr	r3, [pc, #24]	@ (800121c <MX_SPI3_Init+0x74>)
 8001202:	2208      	movs	r2, #8
 8001204:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001206:	4805      	ldr	r0, [pc, #20]	@ (800121c <MX_SPI3_Init+0x74>)
 8001208:	f001 fd56 	bl	8002cb8 <HAL_SPI_Init>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_SPI3_Init+0x6e>
    {
        Error_Handler();
 8001212:	f000 f89f 	bl	8001354 <Error_Handler>
    }
    /* USER CODE BEGIN SPI3_Init 2 */

    /* USER CODE END SPI3_Init 2 */
}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	200002e8 	.word	0x200002e8
 8001220:	40003c00 	.word	0x40003c00

08001224 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b08a      	sub	sp, #40	@ 0x28
 8001228:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122a:	f107 0314 	add.w	r3, r7, #20
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	605a      	str	r2, [r3, #4]
 8001234:	609a      	str	r2, [r3, #8]
 8001236:	60da      	str	r2, [r3, #12]
 8001238:	611a      	str	r2, [r3, #16]
    /* USER CODE BEGIN MX_GPIO_Init_1 */
    /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800123a:	4b43      	ldr	r3, [pc, #268]	@ (8001348 <MX_GPIO_Init+0x124>)
 800123c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123e:	4a42      	ldr	r2, [pc, #264]	@ (8001348 <MX_GPIO_Init+0x124>)
 8001240:	f043 0310 	orr.w	r3, r3, #16
 8001244:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001246:	4b40      	ldr	r3, [pc, #256]	@ (8001348 <MX_GPIO_Init+0x124>)
 8001248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800124a:	f003 0310 	and.w	r3, r3, #16
 800124e:	613b      	str	r3, [r7, #16]
 8001250:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001252:	4b3d      	ldr	r3, [pc, #244]	@ (8001348 <MX_GPIO_Init+0x124>)
 8001254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001256:	4a3c      	ldr	r2, [pc, #240]	@ (8001348 <MX_GPIO_Init+0x124>)
 8001258:	f043 0301 	orr.w	r3, r3, #1
 800125c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800125e:	4b3a      	ldr	r3, [pc, #232]	@ (8001348 <MX_GPIO_Init+0x124>)
 8001260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800126a:	4b37      	ldr	r3, [pc, #220]	@ (8001348 <MX_GPIO_Init+0x124>)
 800126c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126e:	4a36      	ldr	r2, [pc, #216]	@ (8001348 <MX_GPIO_Init+0x124>)
 8001270:	f043 0302 	orr.w	r3, r3, #2
 8001274:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001276:	4b34      	ldr	r3, [pc, #208]	@ (8001348 <MX_GPIO_Init+0x124>)
 8001278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800127a:	f003 0302 	and.w	r3, r3, #2
 800127e:	60bb      	str	r3, [r7, #8]
 8001280:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001282:	4b31      	ldr	r3, [pc, #196]	@ (8001348 <MX_GPIO_Init+0x124>)
 8001284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001286:	4a30      	ldr	r2, [pc, #192]	@ (8001348 <MX_GPIO_Init+0x124>)
 8001288:	f043 0308 	orr.w	r3, r3, #8
 800128c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800128e:	4b2e      	ldr	r3, [pc, #184]	@ (8001348 <MX_GPIO_Init+0x124>)
 8001290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001292:	f003 0308 	and.w	r3, r3, #8
 8001296:	607b      	str	r3, [r7, #4]
 8001298:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800129a:	4b2b      	ldr	r3, [pc, #172]	@ (8001348 <MX_GPIO_Init+0x124>)
 800129c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800129e:	4a2a      	ldr	r2, [pc, #168]	@ (8001348 <MX_GPIO_Init+0x124>)
 80012a0:	f043 0304 	orr.w	r3, r3, #4
 80012a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012a6:	4b28      	ldr	r3, [pc, #160]	@ (8001348 <MX_GPIO_Init+0x124>)
 80012a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012aa:	f003 0304 	and.w	r3, r3, #4
 80012ae:	603b      	str	r3, [r7, #0]
 80012b0:	683b      	ldr	r3, [r7, #0]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIO_LED1_GPIO_Port, GPIO_LED1_Pin, GPIO_PIN_RESET);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2120      	movs	r1, #32
 80012b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012ba:	f000 fe95 	bl	8001fe8 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 80012be:	2201      	movs	r2, #1
 80012c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012c4:	4821      	ldr	r0, [pc, #132]	@ (800134c <MX_GPIO_Init+0x128>)
 80012c6:	f000 fe8f 	bl	8001fe8 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_SET);
 80012ca:	2201      	movs	r2, #1
 80012cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012d4:	f000 fe88 	bl	8001fe8 <HAL_GPIO_WritePin>

    /*Configure GPIO pin : BLE_INT_Pin */
    GPIO_InitStruct.Pin = BLE_INT_Pin;
 80012d8:	2340      	movs	r3, #64	@ 0x40
 80012da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012dc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e2:	2300      	movs	r3, #0
 80012e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BLE_INT_GPIO_Port, &GPIO_InitStruct);
 80012e6:	f107 0314 	add.w	r3, r7, #20
 80012ea:	4619      	mov	r1, r3
 80012ec:	4818      	ldr	r0, [pc, #96]	@ (8001350 <MX_GPIO_Init+0x12c>)
 80012ee:	f000 fcb9 	bl	8001c64 <HAL_GPIO_Init>

    /*Configure GPIO pins : GPIO_LED1_Pin BLE_RESET_Pin */
    GPIO_InitStruct.Pin = GPIO_LED1_Pin | BLE_RESET_Pin;
 80012f2:	f44f 7390 	mov.w	r3, #288	@ 0x120
 80012f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f8:	2301      	movs	r3, #1
 80012fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001300:	2300      	movs	r3, #0
 8001302:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001304:	f107 0314 	add.w	r3, r7, #20
 8001308:	4619      	mov	r1, r3
 800130a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800130e:	f000 fca9 	bl	8001c64 <HAL_GPIO_Init>

    /*Configure GPIO pin : BLE_CS_Pin */
    GPIO_InitStruct.Pin = BLE_CS_Pin;
 8001312:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001316:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001318:	2301      	movs	r3, #1
 800131a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	2300      	movs	r3, #0
 800131e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001320:	2303      	movs	r3, #3
 8001322:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8001324:	f107 0314 	add.w	r3, r7, #20
 8001328:	4619      	mov	r1, r3
 800132a:	4808      	ldr	r0, [pc, #32]	@ (800134c <MX_GPIO_Init+0x128>)
 800132c:	f000 fc9a 	bl	8001c64 <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001330:	2200      	movs	r2, #0
 8001332:	2100      	movs	r1, #0
 8001334:	2017      	movs	r0, #23
 8001336:	f000 fc5e 	bl	8001bf6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800133a:	2017      	movs	r0, #23
 800133c:	f000 fc77 	bl	8001c2e <HAL_NVIC_EnableIRQ>

    /* USER CODE BEGIN MX_GPIO_Init_2 */
    /* USER CODE END MX_GPIO_Init_2 */
}
 8001340:	bf00      	nop
 8001342:	3728      	adds	r7, #40	@ 0x28
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40021000 	.word	0x40021000
 800134c:	48000c00 	.word	0x48000c00
 8001350:	48001000 	.word	0x48001000

08001354 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001358:	b672      	cpsid	i
}
 800135a:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 800135c:	bf00      	nop
 800135e:	e7fd      	b.n	800135c <Error_Handler+0x8>

08001360 <check_movement>:
}
#endif /* USE_FULL_ASSERT */

// use the accelerometer output to check for movement
void check_movement()
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
    static int16_t prev_x = 0, prev_y = 0, prev_z = 0; // previous accelerometer values
    int16_t x, y, z;

    lsm6dsl_read_xyz(&x, &y, &z); // Read the accelerometer values
 8001366:	1dba      	adds	r2, r7, #6
 8001368:	f107 0108 	add.w	r1, r7, #8
 800136c:	f107 030a 	add.w	r3, r7, #10
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff fd1d 	bl	8000db0 <lsm6dsl_read_xyz>

    int deltaX = x - prev_x; // calculate the change in x
 8001376:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800137a:	461a      	mov	r2, r3
 800137c:	4b27      	ldr	r3, [pc, #156]	@ (800141c <check_movement+0xbc>)
 800137e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	617b      	str	r3, [r7, #20]
    int deltaY = y - prev_y; // calculate the change in y
 8001386:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800138a:	461a      	mov	r2, r3
 800138c:	4b24      	ldr	r3, [pc, #144]	@ (8001420 <check_movement+0xc0>)
 800138e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	613b      	str	r3, [r7, #16]
    int deltaZ = z - prev_z; // calculate the change in z
 8001396:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800139a:	461a      	mov	r2, r3
 800139c:	4b21      	ldr	r3, [pc, #132]	@ (8001424 <check_movement+0xc4>)
 800139e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	60fb      	str	r3, [r7, #12]

    if ((abs(deltaX) > MOTION_THRESHOLD) || (abs(deltaY) > MOTION_THRESHOLD) ||
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	bfb8      	it	lt
 80013ac:	425b      	neglt	r3, r3
 80013ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013b2:	4293      	cmp	r3, r2
 80013b4:	dc0f      	bgt.n	80013d6 <check_movement+0x76>
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	bfb8      	it	lt
 80013bc:	425b      	neglt	r3, r3
 80013be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013c2:	4293      	cmp	r3, r2
 80013c4:	dc07      	bgt.n	80013d6 <check_movement+0x76>
        (abs(deltaZ) > MOTION_THRESHOLD)) // check if the change in any of the axes is greater
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	bfb8      	it	lt
 80013cc:	425b      	neglt	r3, r3
    if ((abs(deltaX) > MOTION_THRESHOLD) || (abs(deltaY) > MOTION_THRESHOLD) ||
 80013ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013d2:	4293      	cmp	r3, r2
 80013d4:	dd06      	ble.n	80013e4 <check_movement+0x84>
                                          // than the threshold
    {
        time = 0;      // set the time the device has been still to 0
 80013d6:	4b14      	ldr	r3, [pc, #80]	@ (8001428 <check_movement+0xc8>)
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
        lost_mode = 0; // reset the lost mode flag
 80013dc:	4b13      	ldr	r3, [pc, #76]	@ (800142c <check_movement+0xcc>)
 80013de:	2200      	movs	r2, #0
 80013e0:	701a      	strb	r2, [r3, #0]
 80013e2:	e00b      	b.n	80013fc <check_movement+0x9c>
    }
    else
    {
        if (time >= LOST_TIME &&
 80013e4:	4b10      	ldr	r3, [pc, #64]	@ (8001428 <check_movement+0xc8>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d907      	bls.n	80013fc <check_movement+0x9c>
            !lost_mode) // check if the device has been still for a certain amount of time
 80013ec:	4b0f      	ldr	r3, [pc, #60]	@ (800142c <check_movement+0xcc>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	b2db      	uxtb	r3, r3
        if (time >= LOST_TIME &&
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d102      	bne.n	80013fc <check_movement+0x9c>
        {
            lost_mode = 1;
 80013f6:	4b0d      	ldr	r3, [pc, #52]	@ (800142c <check_movement+0xcc>)
 80013f8:	2201      	movs	r2, #1
 80013fa:	701a      	strb	r2, [r3, #0]
        }
    }

    // update the previous values
    prev_x = x;
 80013fc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001400:	4b06      	ldr	r3, [pc, #24]	@ (800141c <check_movement+0xbc>)
 8001402:	801a      	strh	r2, [r3, #0]
    prev_y = y;
 8001404:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001408:	4b05      	ldr	r3, [pc, #20]	@ (8001420 <check_movement+0xc0>)
 800140a:	801a      	strh	r2, [r3, #0]
    prev_z = z;
 800140c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001410:	4b04      	ldr	r3, [pc, #16]	@ (8001424 <check_movement+0xc4>)
 8001412:	801a      	strh	r2, [r3, #0]
}
 8001414:	bf00      	nop
 8001416:	3718      	adds	r7, #24
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	20000352 	.word	0x20000352
 8001420:	20000354 	.word	0x20000354
 8001424:	20000356 	.word	0x20000356
 8001428:	2000034c 	.word	0x2000034c
 800142c:	20000350 	.word	0x20000350

08001430 <TIM2_IRQHandler>:

// timer interrupt handler
void TIM2_IRQHandler()
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
    if (TIM2->SR & TIM_SR_UIF) // check if the update interrupt flag is set
 8001434:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001438:	691b      	ldr	r3, [r3, #16]
 800143a:	f003 0301 	and.w	r3, r3, #1
 800143e:	2b00      	cmp	r3, #0
 8001440:	d00f      	beq.n	8001462 <TIM2_IRQHandler+0x32>
    {
        TIM2->SR &= ~TIM_SR_UIF; // clear the update interrupt flag
 8001442:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001446:	691b      	ldr	r3, [r3, #16]
 8001448:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800144c:	f023 0301 	bic.w	r3, r3, #1
 8001450:	6113      	str	r3, [r2, #16]
        time++;                  // increment the time the device has been still
 8001452:	4b06      	ldr	r3, [pc, #24]	@ (800146c <TIM2_IRQHandler+0x3c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	3301      	adds	r3, #1
 8001458:	4a04      	ldr	r2, [pc, #16]	@ (800146c <TIM2_IRQHandler+0x3c>)
 800145a:	6013      	str	r3, [r2, #0]
        interrupt_flag = 1;
 800145c:	4b04      	ldr	r3, [pc, #16]	@ (8001470 <TIM2_IRQHandler+0x40>)
 800145e:	2201      	movs	r2, #1
 8001460:	701a      	strb	r2, [r3, #0]
    }
};
 8001462:	bf00      	nop
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	2000034c 	.word	0x2000034c
 8001470:	20000351 	.word	0x20000351

08001474 <LPTIM1_IRQHandler>:

// LPTIM1 interrupt handler
void LPTIM1_IRQHandler()
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
    if (LPTIM1->ISR & LPTIM_ISR_ARRM) // Check if autoreload match flag is set
 8001478:	4b0c      	ldr	r3, [pc, #48]	@ (80014ac <LPTIM1_IRQHandler+0x38>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f003 0302 	and.w	r3, r3, #2
 8001480:	2b00      	cmp	r3, #0
 8001482:	d00d      	beq.n	80014a0 <LPTIM1_IRQHandler+0x2c>
    {
        LPTIM1->ICR |= LPTIM_ICR_ARRMCF; // Clear the flag
 8001484:	4b09      	ldr	r3, [pc, #36]	@ (80014ac <LPTIM1_IRQHandler+0x38>)
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	4a08      	ldr	r2, [pc, #32]	@ (80014ac <LPTIM1_IRQHandler+0x38>)
 800148a:	f043 0302 	orr.w	r3, r3, #2
 800148e:	6053      	str	r3, [r2, #4]
        time++;                          // Increment the time the device has been still
 8001490:	4b07      	ldr	r3, [pc, #28]	@ (80014b0 <LPTIM1_IRQHandler+0x3c>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	3301      	adds	r3, #1
 8001496:	4a06      	ldr	r2, [pc, #24]	@ (80014b0 <LPTIM1_IRQHandler+0x3c>)
 8001498:	6013      	str	r3, [r2, #0]
        interrupt_flag = 1;              // Set the interrupt flag for the main loop
 800149a:	4b06      	ldr	r3, [pc, #24]	@ (80014b4 <LPTIM1_IRQHandler+0x40>)
 800149c:	2201      	movs	r2, #1
 800149e:	701a      	strb	r2, [r3, #0]
    }
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	40007c00 	.word	0x40007c00
 80014b0:	2000034c 	.word	0x2000034c
 80014b4:	20000351 	.word	0x20000351

080014b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014be:	4b0f      	ldr	r3, [pc, #60]	@ (80014fc <HAL_MspInit+0x44>)
 80014c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014c2:	4a0e      	ldr	r2, [pc, #56]	@ (80014fc <HAL_MspInit+0x44>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80014ca:	4b0c      	ldr	r3, [pc, #48]	@ (80014fc <HAL_MspInit+0x44>)
 80014cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	607b      	str	r3, [r7, #4]
 80014d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014d6:	4b09      	ldr	r3, [pc, #36]	@ (80014fc <HAL_MspInit+0x44>)
 80014d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014da:	4a08      	ldr	r2, [pc, #32]	@ (80014fc <HAL_MspInit+0x44>)
 80014dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80014e2:	4b06      	ldr	r3, [pc, #24]	@ (80014fc <HAL_MspInit+0x44>)
 80014e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ea:	603b      	str	r3, [r7, #0]
 80014ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014ee:	bf00      	nop
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	40021000 	.word	0x40021000

08001500 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08a      	sub	sp, #40	@ 0x28
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001508:	f107 0314 	add.w	r3, r7, #20
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]
 8001510:	605a      	str	r2, [r3, #4]
 8001512:	609a      	str	r2, [r3, #8]
 8001514:	60da      	str	r2, [r3, #12]
 8001516:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a17      	ldr	r2, [pc, #92]	@ (800157c <HAL_SPI_MspInit+0x7c>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d128      	bne.n	8001574 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001522:	4b17      	ldr	r3, [pc, #92]	@ (8001580 <HAL_SPI_MspInit+0x80>)
 8001524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001526:	4a16      	ldr	r2, [pc, #88]	@ (8001580 <HAL_SPI_MspInit+0x80>)
 8001528:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800152c:	6593      	str	r3, [r2, #88]	@ 0x58
 800152e:	4b14      	ldr	r3, [pc, #80]	@ (8001580 <HAL_SPI_MspInit+0x80>)
 8001530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001532:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001536:	613b      	str	r3, [r7, #16]
 8001538:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800153a:	4b11      	ldr	r3, [pc, #68]	@ (8001580 <HAL_SPI_MspInit+0x80>)
 800153c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153e:	4a10      	ldr	r2, [pc, #64]	@ (8001580 <HAL_SPI_MspInit+0x80>)
 8001540:	f043 0304 	orr.w	r3, r3, #4
 8001544:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001546:	4b0e      	ldr	r3, [pc, #56]	@ (8001580 <HAL_SPI_MspInit+0x80>)
 8001548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800154a:	f003 0304 	and.w	r3, r3, #4
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001552:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001556:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001558:	2302      	movs	r3, #2
 800155a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155c:	2300      	movs	r3, #0
 800155e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001560:	2303      	movs	r3, #3
 8001562:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001564:	2306      	movs	r3, #6
 8001566:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001568:	f107 0314 	add.w	r3, r7, #20
 800156c:	4619      	mov	r1, r3
 800156e:	4805      	ldr	r0, [pc, #20]	@ (8001584 <HAL_SPI_MspInit+0x84>)
 8001570:	f000 fb78 	bl	8001c64 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001574:	bf00      	nop
 8001576:	3728      	adds	r7, #40	@ 0x28
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	40003c00 	.word	0x40003c00
 8001580:	40021000 	.word	0x40021000
 8001584:	48000800 	.word	0x48000800

08001588 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800158c:	bf00      	nop
 800158e:	e7fd      	b.n	800158c <NMI_Handler+0x4>

08001590 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001594:	bf00      	nop
 8001596:	e7fd      	b.n	8001594 <HardFault_Handler+0x4>

08001598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800159c:	bf00      	nop
 800159e:	e7fd      	b.n	800159c <MemManage_Handler+0x4>

080015a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015a4:	bf00      	nop
 80015a6:	e7fd      	b.n	80015a4 <BusFault_Handler+0x4>

080015a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015ac:	bf00      	nop
 80015ae:	e7fd      	b.n	80015ac <UsageFault_Handler+0x4>

080015b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015b4:	bf00      	nop
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr

080015be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015be:	b480      	push	{r7}
 80015c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015c2:	bf00      	nop
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr

080015cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015d0:	bf00      	nop
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr

080015da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015de:	f000 f9cb 	bl	8001978 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
	...

080015e8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  dataAvailable=1;
 80015ec:	4b03      	ldr	r3, [pc, #12]	@ (80015fc <EXTI9_5_IRQHandler+0x14>)
 80015ee:	2201      	movs	r2, #1
 80015f0:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLE_INT_Pin);
 80015f2:	2040      	movs	r0, #64	@ 0x40
 80015f4:	f000 fd10 	bl	8002018 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80015f8:	bf00      	nop
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	200002e4 	.word	0x200002e4

08001600 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001608:	4b11      	ldr	r3, [pc, #68]	@ (8001650 <_sbrk+0x50>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d102      	bne.n	8001616 <_sbrk+0x16>
		heap_end = &end;
 8001610:	4b0f      	ldr	r3, [pc, #60]	@ (8001650 <_sbrk+0x50>)
 8001612:	4a10      	ldr	r2, [pc, #64]	@ (8001654 <_sbrk+0x54>)
 8001614:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001616:	4b0e      	ldr	r3, [pc, #56]	@ (8001650 <_sbrk+0x50>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800161c:	4b0c      	ldr	r3, [pc, #48]	@ (8001650 <_sbrk+0x50>)
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	4413      	add	r3, r2
 8001624:	466a      	mov	r2, sp
 8001626:	4293      	cmp	r3, r2
 8001628:	d907      	bls.n	800163a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800162a:	f002 f9e9 	bl	8003a00 <__errno>
 800162e:	4603      	mov	r3, r0
 8001630:	220c      	movs	r2, #12
 8001632:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001634:	f04f 33ff 	mov.w	r3, #4294967295
 8001638:	e006      	b.n	8001648 <_sbrk+0x48>
	}

	heap_end += incr;
 800163a:	4b05      	ldr	r3, [pc, #20]	@ (8001650 <_sbrk+0x50>)
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4413      	add	r3, r2
 8001642:	4a03      	ldr	r2, [pc, #12]	@ (8001650 <_sbrk+0x50>)
 8001644:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001646:	68fb      	ldr	r3, [r7, #12]
}
 8001648:	4618      	mov	r0, r3
 800164a:	3710      	adds	r7, #16
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20000358 	.word	0x20000358
 8001654:	200004a8 	.word	0x200004a8

08001658 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800165c:	4b17      	ldr	r3, [pc, #92]	@ (80016bc <SystemInit+0x64>)
 800165e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001662:	4a16      	ldr	r2, [pc, #88]	@ (80016bc <SystemInit+0x64>)
 8001664:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001668:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800166c:	4b14      	ldr	r3, [pc, #80]	@ (80016c0 <SystemInit+0x68>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a13      	ldr	r2, [pc, #76]	@ (80016c0 <SystemInit+0x68>)
 8001672:	f043 0301 	orr.w	r3, r3, #1
 8001676:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001678:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <SystemInit+0x68>)
 800167a:	2200      	movs	r2, #0
 800167c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800167e:	4b10      	ldr	r3, [pc, #64]	@ (80016c0 <SystemInit+0x68>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a0f      	ldr	r2, [pc, #60]	@ (80016c0 <SystemInit+0x68>)
 8001684:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001688:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 800168c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800168e:	4b0c      	ldr	r3, [pc, #48]	@ (80016c0 <SystemInit+0x68>)
 8001690:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001694:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001696:	4b0a      	ldr	r3, [pc, #40]	@ (80016c0 <SystemInit+0x68>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a09      	ldr	r2, [pc, #36]	@ (80016c0 <SystemInit+0x68>)
 800169c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016a0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80016a2:	4b07      	ldr	r3, [pc, #28]	@ (80016c0 <SystemInit+0x68>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80016a8:	4b04      	ldr	r3, [pc, #16]	@ (80016bc <SystemInit+0x64>)
 80016aa:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80016ae:	609a      	str	r2, [r3, #8]
#endif
}
 80016b0:	bf00      	nop
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	e000ed00 	.word	0xe000ed00
 80016c0:	40021000 	.word	0x40021000

080016c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	db0b      	blt.n	80016ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016d6:	79fb      	ldrb	r3, [r7, #7]
 80016d8:	f003 021f 	and.w	r2, r3, #31
 80016dc:	4907      	ldr	r1, [pc, #28]	@ (80016fc <__NVIC_EnableIRQ+0x38>)
 80016de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e2:	095b      	lsrs	r3, r3, #5
 80016e4:	2001      	movs	r0, #1
 80016e6:	fa00 f202 	lsl.w	r2, r0, r2
 80016ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016ee:	bf00      	nop
 80016f0:	370c      	adds	r7, #12
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	e000e100 	.word	0xe000e100

08001700 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	6039      	str	r1, [r7, #0]
 800170a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800170c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001710:	2b00      	cmp	r3, #0
 8001712:	db0a      	blt.n	800172a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	b2da      	uxtb	r2, r3
 8001718:	490c      	ldr	r1, [pc, #48]	@ (800174c <__NVIC_SetPriority+0x4c>)
 800171a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800171e:	0112      	lsls	r2, r2, #4
 8001720:	b2d2      	uxtb	r2, r2
 8001722:	440b      	add	r3, r1
 8001724:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001728:	e00a      	b.n	8001740 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	b2da      	uxtb	r2, r3
 800172e:	4908      	ldr	r1, [pc, #32]	@ (8001750 <__NVIC_SetPriority+0x50>)
 8001730:	79fb      	ldrb	r3, [r7, #7]
 8001732:	f003 030f 	and.w	r3, r3, #15
 8001736:	3b04      	subs	r3, #4
 8001738:	0112      	lsls	r2, r2, #4
 800173a:	b2d2      	uxtb	r2, r2
 800173c:	440b      	add	r3, r1
 800173e:	761a      	strb	r2, [r3, #24]
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr
 800174c:	e000e100 	.word	0xe000e100
 8001750:	e000ed00 	.word	0xe000ed00

08001754 <lptim_init>:
 */

#include "timer.h"

void lptim_init(LPTIM_TypeDef *timer)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
    // Enable LPTIM1 clock
    RCC->APB1ENR1 |= RCC_APB1ENR1_LPTIM1EN;
 800175c:	4b2d      	ldr	r3, [pc, #180]	@ (8001814 <lptim_init+0xc0>)
 800175e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001760:	4a2c      	ldr	r2, [pc, #176]	@ (8001814 <lptim_init+0xc0>)
 8001762:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001766:	6593      	str	r3, [r2, #88]	@ 0x58

    // Select LSI as LPTIM clock source
    RCC->CCIPR &= ~RCC_CCIPR_LPTIM1SEL;
 8001768:	4b2a      	ldr	r3, [pc, #168]	@ (8001814 <lptim_init+0xc0>)
 800176a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800176e:	4a29      	ldr	r2, [pc, #164]	@ (8001814 <lptim_init+0xc0>)
 8001770:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8001774:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    RCC->CCIPR |= RCC_CCIPR_LPTIM1SEL_0; // 01: LSI selected
 8001778:	4b26      	ldr	r3, [pc, #152]	@ (8001814 <lptim_init+0xc0>)
 800177a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800177e:	4a25      	ldr	r2, [pc, #148]	@ (8001814 <lptim_init+0xc0>)
 8001780:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001784:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    // Wait for LSI to be ready
    RCC->CSR |= RCC_CSR_LSION;
 8001788:	4b22      	ldr	r3, [pc, #136]	@ (8001814 <lptim_init+0xc0>)
 800178a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800178e:	4a21      	ldr	r2, [pc, #132]	@ (8001814 <lptim_init+0xc0>)
 8001790:	f043 0301 	orr.w	r3, r3, #1
 8001794:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    while (!(RCC->CSR & RCC_CSR_LSIRDY))
 8001798:	bf00      	nop
 800179a:	4b1e      	ldr	r3, [pc, #120]	@ (8001814 <lptim_init+0xc0>)
 800179c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017a0:	f003 0302 	and.w	r3, r3, #2
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d0f8      	beq.n	800179a <lptim_init+0x46>
        ;

    // Disable LPTIM before configuration
    timer->CR &= ~LPTIM_CR_ENABLE;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	691b      	ldr	r3, [r3, #16]
 80017ac:	f023 0201 	bic.w	r2, r3, #1
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	611a      	str	r2, [r3, #16]

    // Set prescaler to 128 (maximum division for lowest power)
    timer->CFGR &= ~LPTIM_CFGR_PRESC;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	60da      	str	r2, [r3, #12]
    timer->CFGR |=
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	f443 6260 	orr.w	r2, r3, #3584	@ 0xe00
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	60da      	str	r2, [r3, #12]
        LPTIM_CFGR_PRESC_2 | LPTIM_CFGR_PRESC_1 | LPTIM_CFGR_PRESC_0; // 111: Prescaler = 128

    // Configure for single autoreload match mode
    timer->CFGR |= LPTIM_CFGR_WAVE;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	60da      	str	r2, [r3, #12]

    // Enable autoreload match interrupt
    timer->IER |= LPTIM_IER_ARRMIE;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	f043 0202 	orr.w	r2, r3, #2
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	609a      	str	r2, [r3, #8]

    // Clear any pending flags
    timer->ICR |= LPTIM_ICR_ARRMCF;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f043 0202 	orr.w	r2, r3, #2
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	605a      	str	r2, [r3, #4]

    // Enable LPTIM1 interrupt in NVIC
    NVIC_EnableIRQ(LPTIM1_IRQn);
 80017f0:	2041      	movs	r0, #65	@ 0x41
 80017f2:	f7ff ff67 	bl	80016c4 <__NVIC_EnableIRQ>
    NVIC_SetPriority(LPTIM1_IRQn, 0);
 80017f6:	2100      	movs	r1, #0
 80017f8:	2041      	movs	r0, #65	@ 0x41
 80017fa:	f7ff ff81 	bl	8001700 <__NVIC_SetPriority>

    // Enable the LPTIM
    timer->CR |= LPTIM_CR_ENABLE;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	691b      	ldr	r3, [r3, #16]
 8001802:	f043 0201 	orr.w	r2, r3, #1
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	611a      	str	r2, [r3, #16]
}
 800180a:	bf00      	nop
 800180c:	3708      	adds	r7, #8
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40021000 	.word	0x40021000

08001818 <lptim_set_ms>:
    // Restart the timer
    timer->CR1 |= TIM_CR1_CEN;
}

void lptim_set_ms(uint32_t ms)
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
    // LSI frequency is approximately 32 kHz
    // With prescaler of 128, timer frequency is 32000/128 = 250 Hz
    // Each tick is 4 ms, so divide ms by 4
    uint32_t ticks = ms / 4;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	089b      	lsrs	r3, r3, #2
 8001824:	60fb      	str	r3, [r7, #12]

    if (ticks > 0xFFFF)
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800182c:	d302      	bcc.n	8001834 <lptim_set_ms+0x1c>
        ticks = 0xFFFF; // Ensure value fits in 16-bit register
 800182e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001832:	60fb      	str	r3, [r7, #12]

    // Disable LPTIM
    LPTIM1->CR &= ~LPTIM_CR_ENABLE;
 8001834:	4b10      	ldr	r3, [pc, #64]	@ (8001878 <lptim_set_ms+0x60>)
 8001836:	691b      	ldr	r3, [r3, #16]
 8001838:	4a0f      	ldr	r2, [pc, #60]	@ (8001878 <lptim_set_ms+0x60>)
 800183a:	f023 0301 	bic.w	r3, r3, #1
 800183e:	6113      	str	r3, [r2, #16]

    // Clear any pending flags
    LPTIM1->ICR |= LPTIM_ICR_ARRMCF;
 8001840:	4b0d      	ldr	r3, [pc, #52]	@ (8001878 <lptim_set_ms+0x60>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	4a0c      	ldr	r2, [pc, #48]	@ (8001878 <lptim_set_ms+0x60>)
 8001846:	f043 0302 	orr.w	r3, r3, #2
 800184a:	6053      	str	r3, [r2, #4]

    // Enable LPTIM
    LPTIM1->CR |= LPTIM_CR_ENABLE;
 800184c:	4b0a      	ldr	r3, [pc, #40]	@ (8001878 <lptim_set_ms+0x60>)
 800184e:	691b      	ldr	r3, [r3, #16]
 8001850:	4a09      	ldr	r2, [pc, #36]	@ (8001878 <lptim_set_ms+0x60>)
 8001852:	f043 0301 	orr.w	r3, r3, #1
 8001856:	6113      	str	r3, [r2, #16]

    // Write to ARR register
    LPTIM1->ARR = ticks;
 8001858:	4a07      	ldr	r2, [pc, #28]	@ (8001878 <lptim_set_ms+0x60>)
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	6193      	str	r3, [r2, #24]

    // Start the timer in continuous mode
    LPTIM1->CR |= LPTIM_CR_CNTSTRT;
 800185e:	4b06      	ldr	r3, [pc, #24]	@ (8001878 <lptim_set_ms+0x60>)
 8001860:	691b      	ldr	r3, [r3, #16]
 8001862:	4a05      	ldr	r2, [pc, #20]	@ (8001878 <lptim_set_ms+0x60>)
 8001864:	f043 0304 	orr.w	r3, r3, #4
 8001868:	6113      	str	r3, [r2, #16]
}
 800186a:	bf00      	nop
 800186c:	3714      	adds	r7, #20
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	40007c00 	.word	0x40007c00

0800187c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800187c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001880:	f7ff feea 	bl	8001658 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001884:	480c      	ldr	r0, [pc, #48]	@ (80018b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001886:	490d      	ldr	r1, [pc, #52]	@ (80018bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001888:	4a0d      	ldr	r2, [pc, #52]	@ (80018c0 <LoopForever+0xe>)
  movs r3, #0
 800188a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800188c:	e002      	b.n	8001894 <LoopCopyDataInit>

0800188e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800188e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001892:	3304      	adds	r3, #4

08001894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001898:	d3f9      	bcc.n	800188e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800189a:	4a0a      	ldr	r2, [pc, #40]	@ (80018c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800189c:	4c0a      	ldr	r4, [pc, #40]	@ (80018c8 <LoopForever+0x16>)
  movs r3, #0
 800189e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018a0:	e001      	b.n	80018a6 <LoopFillZerobss>

080018a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018a4:	3204      	adds	r2, #4

080018a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018a8:	d3fb      	bcc.n	80018a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018aa:	f002 f8af 	bl	8003a0c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018ae:	f7ff fb0b 	bl	8000ec8 <main>

080018b2 <LoopForever>:

LoopForever:
    b LoopForever
 80018b2:	e7fe      	b.n	80018b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80018b4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80018b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018bc:	200001ac 	.word	0x200001ac
  ldr r2, =_sidata
 80018c0:	08004238 	.word	0x08004238
  ldr r2, =_sbss
 80018c4:	200001ac 	.word	0x200001ac
  ldr r4, =_ebss
 80018c8:	200004a8 	.word	0x200004a8

080018cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80018cc:	e7fe      	b.n	80018cc <ADC1_2_IRQHandler>

080018ce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b082      	sub	sp, #8
 80018d2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80018d4:	2300      	movs	r3, #0
 80018d6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018d8:	2003      	movs	r0, #3
 80018da:	f000 f981 	bl	8001be0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018de:	2000      	movs	r0, #0
 80018e0:	f000 f80e 	bl	8001900 <HAL_InitTick>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d002      	beq.n	80018f0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	71fb      	strb	r3, [r7, #7]
 80018ee:	e001      	b.n	80018f4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018f0:	f7ff fde2 	bl	80014b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018f4:	79fb      	ldrb	r3, [r7, #7]
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
	...

08001900 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001908:	2300      	movs	r3, #0
 800190a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800190c:	4b17      	ldr	r3, [pc, #92]	@ (800196c <HAL_InitTick+0x6c>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d023      	beq.n	800195c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001914:	4b16      	ldr	r3, [pc, #88]	@ (8001970 <HAL_InitTick+0x70>)
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	4b14      	ldr	r3, [pc, #80]	@ (800196c <HAL_InitTick+0x6c>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	4619      	mov	r1, r3
 800191e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001922:	fbb3 f3f1 	udiv	r3, r3, r1
 8001926:	fbb2 f3f3 	udiv	r3, r2, r3
 800192a:	4618      	mov	r0, r3
 800192c:	f000 f98d 	bl	8001c4a <HAL_SYSTICK_Config>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d10f      	bne.n	8001956 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2b0f      	cmp	r3, #15
 800193a:	d809      	bhi.n	8001950 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800193c:	2200      	movs	r2, #0
 800193e:	6879      	ldr	r1, [r7, #4]
 8001940:	f04f 30ff 	mov.w	r0, #4294967295
 8001944:	f000 f957 	bl	8001bf6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001948:	4a0a      	ldr	r2, [pc, #40]	@ (8001974 <HAL_InitTick+0x74>)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6013      	str	r3, [r2, #0]
 800194e:	e007      	b.n	8001960 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001950:	2301      	movs	r3, #1
 8001952:	73fb      	strb	r3, [r7, #15]
 8001954:	e004      	b.n	8001960 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	73fb      	strb	r3, [r7, #15]
 800195a:	e001      	b.n	8001960 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001960:	7bfb      	ldrb	r3, [r7, #15]
}
 8001962:	4618      	mov	r0, r3
 8001964:	3710      	adds	r7, #16
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	20000158 	.word	0x20000158
 8001970:	20000150 	.word	0x20000150
 8001974:	20000154 	.word	0x20000154

08001978 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800197c:	4b06      	ldr	r3, [pc, #24]	@ (8001998 <HAL_IncTick+0x20>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	461a      	mov	r2, r3
 8001982:	4b06      	ldr	r3, [pc, #24]	@ (800199c <HAL_IncTick+0x24>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4413      	add	r3, r2
 8001988:	4a04      	ldr	r2, [pc, #16]	@ (800199c <HAL_IncTick+0x24>)
 800198a:	6013      	str	r3, [r2, #0]
}
 800198c:	bf00      	nop
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	20000158 	.word	0x20000158
 800199c:	2000035c 	.word	0x2000035c

080019a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  return uwTick;
 80019a4:	4b03      	ldr	r3, [pc, #12]	@ (80019b4 <HAL_GetTick+0x14>)
 80019a6:	681b      	ldr	r3, [r3, #0]
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	2000035c 	.word	0x2000035c

080019b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019c0:	f7ff ffee 	bl	80019a0 <HAL_GetTick>
 80019c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019d0:	d005      	beq.n	80019de <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80019d2:	4b0a      	ldr	r3, [pc, #40]	@ (80019fc <HAL_Delay+0x44>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	461a      	mov	r2, r3
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	4413      	add	r3, r2
 80019dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019de:	bf00      	nop
 80019e0:	f7ff ffde 	bl	80019a0 <HAL_GetTick>
 80019e4:	4602      	mov	r2, r0
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	68fa      	ldr	r2, [r7, #12]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d8f7      	bhi.n	80019e0 <HAL_Delay+0x28>
  {
  }
}
 80019f0:	bf00      	nop
 80019f2:	bf00      	nop
 80019f4:	3710      	adds	r7, #16
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000158 	.word	0x20000158

08001a00 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001a04:	4b05      	ldr	r3, [pc, #20]	@ (8001a1c <HAL_SuspendTick+0x1c>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a04      	ldr	r2, [pc, #16]	@ (8001a1c <HAL_SuspendTick+0x1c>)
 8001a0a:	f023 0302 	bic.w	r3, r3, #2
 8001a0e:	6013      	str	r3, [r2, #0]
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	e000e010 	.word	0xe000e010

08001a20 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001a24:	4b05      	ldr	r3, [pc, #20]	@ (8001a3c <HAL_ResumeTick+0x1c>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a04      	ldr	r2, [pc, #16]	@ (8001a3c <HAL_ResumeTick+0x1c>)
 8001a2a:	f043 0302 	orr.w	r3, r3, #2
 8001a2e:	6013      	str	r3, [r2, #0]
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	e000e010 	.word	0xe000e010

08001a40 <__NVIC_SetPriorityGrouping>:
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	f003 0307 	and.w	r3, r3, #7
 8001a4e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a50:	4b0c      	ldr	r3, [pc, #48]	@ (8001a84 <__NVIC_SetPriorityGrouping+0x44>)
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a56:	68ba      	ldr	r2, [r7, #8]
 8001a58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a72:	4a04      	ldr	r2, [pc, #16]	@ (8001a84 <__NVIC_SetPriorityGrouping+0x44>)
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	60d3      	str	r3, [r2, #12]
}
 8001a78:	bf00      	nop
 8001a7a:	3714      	adds	r7, #20
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr
 8001a84:	e000ed00 	.word	0xe000ed00

08001a88 <__NVIC_GetPriorityGrouping>:
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a8c:	4b04      	ldr	r3, [pc, #16]	@ (8001aa0 <__NVIC_GetPriorityGrouping+0x18>)
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	0a1b      	lsrs	r3, r3, #8
 8001a92:	f003 0307 	and.w	r3, r3, #7
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr
 8001aa0:	e000ed00 	.word	0xe000ed00

08001aa4 <__NVIC_EnableIRQ>:
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	4603      	mov	r3, r0
 8001aac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	db0b      	blt.n	8001ace <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ab6:	79fb      	ldrb	r3, [r7, #7]
 8001ab8:	f003 021f 	and.w	r2, r3, #31
 8001abc:	4907      	ldr	r1, [pc, #28]	@ (8001adc <__NVIC_EnableIRQ+0x38>)
 8001abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac2:	095b      	lsrs	r3, r3, #5
 8001ac4:	2001      	movs	r0, #1
 8001ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8001aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001ace:	bf00      	nop
 8001ad0:	370c      	adds	r7, #12
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	e000e100 	.word	0xe000e100

08001ae0 <__NVIC_SetPriority>:
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	6039      	str	r1, [r7, #0]
 8001aea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	db0a      	blt.n	8001b0a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	b2da      	uxtb	r2, r3
 8001af8:	490c      	ldr	r1, [pc, #48]	@ (8001b2c <__NVIC_SetPriority+0x4c>)
 8001afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afe:	0112      	lsls	r2, r2, #4
 8001b00:	b2d2      	uxtb	r2, r2
 8001b02:	440b      	add	r3, r1
 8001b04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001b08:	e00a      	b.n	8001b20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	b2da      	uxtb	r2, r3
 8001b0e:	4908      	ldr	r1, [pc, #32]	@ (8001b30 <__NVIC_SetPriority+0x50>)
 8001b10:	79fb      	ldrb	r3, [r7, #7]
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	3b04      	subs	r3, #4
 8001b18:	0112      	lsls	r2, r2, #4
 8001b1a:	b2d2      	uxtb	r2, r2
 8001b1c:	440b      	add	r3, r1
 8001b1e:	761a      	strb	r2, [r3, #24]
}
 8001b20:	bf00      	nop
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr
 8001b2c:	e000e100 	.word	0xe000e100
 8001b30:	e000ed00 	.word	0xe000ed00

08001b34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b089      	sub	sp, #36	@ 0x24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f003 0307 	and.w	r3, r3, #7
 8001b46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	f1c3 0307 	rsb	r3, r3, #7
 8001b4e:	2b04      	cmp	r3, #4
 8001b50:	bf28      	it	cs
 8001b52:	2304      	movcs	r3, #4
 8001b54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	3304      	adds	r3, #4
 8001b5a:	2b06      	cmp	r3, #6
 8001b5c:	d902      	bls.n	8001b64 <NVIC_EncodePriority+0x30>
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	3b03      	subs	r3, #3
 8001b62:	e000      	b.n	8001b66 <NVIC_EncodePriority+0x32>
 8001b64:	2300      	movs	r3, #0
 8001b66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b68:	f04f 32ff 	mov.w	r2, #4294967295
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b72:	43da      	mvns	r2, r3
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	401a      	ands	r2, r3
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	fa01 f303 	lsl.w	r3, r1, r3
 8001b86:	43d9      	mvns	r1, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b8c:	4313      	orrs	r3, r2
         );
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3724      	adds	r7, #36	@ 0x24
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
	...

08001b9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bac:	d301      	bcc.n	8001bb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e00f      	b.n	8001bd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001bdc <SysTick_Config+0x40>)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bba:	210f      	movs	r1, #15
 8001bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001bc0:	f7ff ff8e 	bl	8001ae0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bc4:	4b05      	ldr	r3, [pc, #20]	@ (8001bdc <SysTick_Config+0x40>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bca:	4b04      	ldr	r3, [pc, #16]	@ (8001bdc <SysTick_Config+0x40>)
 8001bcc:	2207      	movs	r2, #7
 8001bce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	e000e010 	.word	0xe000e010

08001be0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f7ff ff29 	bl	8001a40 <__NVIC_SetPriorityGrouping>
}
 8001bee:	bf00      	nop
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b086      	sub	sp, #24
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	60b9      	str	r1, [r7, #8]
 8001c00:	607a      	str	r2, [r7, #4]
 8001c02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c04:	2300      	movs	r3, #0
 8001c06:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c08:	f7ff ff3e 	bl	8001a88 <__NVIC_GetPriorityGrouping>
 8001c0c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	68b9      	ldr	r1, [r7, #8]
 8001c12:	6978      	ldr	r0, [r7, #20]
 8001c14:	f7ff ff8e 	bl	8001b34 <NVIC_EncodePriority>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c1e:	4611      	mov	r1, r2
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff ff5d 	bl	8001ae0 <__NVIC_SetPriority>
}
 8001c26:	bf00      	nop
 8001c28:	3718      	adds	r7, #24
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b082      	sub	sp, #8
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	4603      	mov	r3, r0
 8001c36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff ff31 	bl	8001aa4 <__NVIC_EnableIRQ>
}
 8001c42:	bf00      	nop
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c4a:	b580      	push	{r7, lr}
 8001c4c:	b082      	sub	sp, #8
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f7ff ffa2 	bl	8001b9c <SysTick_Config>
 8001c58:	4603      	mov	r3, r0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
	...

08001c64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b087      	sub	sp, #28
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c72:	e17f      	b.n	8001f74 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	2101      	movs	r1, #1
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c80:	4013      	ands	r3, r2
 8001c82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	f000 8171 	beq.w	8001f6e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f003 0303 	and.w	r3, r3, #3
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d005      	beq.n	8001ca4 <HAL_GPIO_Init+0x40>
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f003 0303 	and.w	r3, r3, #3
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d130      	bne.n	8001d06 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	2203      	movs	r2, #3
 8001cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb4:	43db      	mvns	r3, r3
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	4013      	ands	r3, r2
 8001cba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	68da      	ldr	r2, [r3, #12]
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	693a      	ldr	r2, [r7, #16]
 8001cd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cda:	2201      	movs	r2, #1
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	43db      	mvns	r3, r3
 8001ce4:	693a      	ldr	r2, [r7, #16]
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	091b      	lsrs	r3, r3, #4
 8001cf0:	f003 0201 	and.w	r2, r3, #1
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f003 0303 	and.w	r3, r3, #3
 8001d0e:	2b03      	cmp	r3, #3
 8001d10:	d118      	bne.n	8001d44 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001d18:	2201      	movs	r2, #1
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d20:	43db      	mvns	r3, r3
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	4013      	ands	r3, r2
 8001d26:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	08db      	lsrs	r3, r3, #3
 8001d2e:	f003 0201 	and.w	r2, r3, #1
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	693a      	ldr	r2, [r7, #16]
 8001d42:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f003 0303 	and.w	r3, r3, #3
 8001d4c:	2b03      	cmp	r3, #3
 8001d4e:	d017      	beq.n	8001d80 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	2203      	movs	r2, #3
 8001d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d60:	43db      	mvns	r3, r3
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	4013      	ands	r3, r2
 8001d66:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	689a      	ldr	r2, [r3, #8]
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	005b      	lsls	r3, r3, #1
 8001d70:	fa02 f303 	lsl.w	r3, r2, r3
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	693a      	ldr	r2, [r7, #16]
 8001d7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f003 0303 	and.w	r3, r3, #3
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d123      	bne.n	8001dd4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	08da      	lsrs	r2, r3, #3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	3208      	adds	r2, #8
 8001d94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d98:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	f003 0307 	and.w	r3, r3, #7
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	220f      	movs	r2, #15
 8001da4:	fa02 f303 	lsl.w	r3, r2, r3
 8001da8:	43db      	mvns	r3, r3
 8001daa:	693a      	ldr	r2, [r7, #16]
 8001dac:	4013      	ands	r3, r2
 8001dae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	691a      	ldr	r2, [r3, #16]
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	f003 0307 	and.w	r3, r3, #7
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	693a      	ldr	r2, [r7, #16]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	08da      	lsrs	r2, r3, #3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	3208      	adds	r2, #8
 8001dce:	6939      	ldr	r1, [r7, #16]
 8001dd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	2203      	movs	r2, #3
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	43db      	mvns	r3, r3
 8001de6:	693a      	ldr	r2, [r7, #16]
 8001de8:	4013      	ands	r3, r2
 8001dea:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f003 0203 	and.w	r2, r3, #3
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	f000 80ac 	beq.w	8001f6e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e16:	4b5f      	ldr	r3, [pc, #380]	@ (8001f94 <HAL_GPIO_Init+0x330>)
 8001e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e1a:	4a5e      	ldr	r2, [pc, #376]	@ (8001f94 <HAL_GPIO_Init+0x330>)
 8001e1c:	f043 0301 	orr.w	r3, r3, #1
 8001e20:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e22:	4b5c      	ldr	r3, [pc, #368]	@ (8001f94 <HAL_GPIO_Init+0x330>)
 8001e24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	60bb      	str	r3, [r7, #8]
 8001e2c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e2e:	4a5a      	ldr	r2, [pc, #360]	@ (8001f98 <HAL_GPIO_Init+0x334>)
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	089b      	lsrs	r3, r3, #2
 8001e34:	3302      	adds	r3, #2
 8001e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	f003 0303 	and.w	r3, r3, #3
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	220f      	movs	r2, #15
 8001e46:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4a:	43db      	mvns	r3, r3
 8001e4c:	693a      	ldr	r2, [r7, #16]
 8001e4e:	4013      	ands	r3, r2
 8001e50:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e58:	d025      	beq.n	8001ea6 <HAL_GPIO_Init+0x242>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4a4f      	ldr	r2, [pc, #316]	@ (8001f9c <HAL_GPIO_Init+0x338>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d01f      	beq.n	8001ea2 <HAL_GPIO_Init+0x23e>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a4e      	ldr	r2, [pc, #312]	@ (8001fa0 <HAL_GPIO_Init+0x33c>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d019      	beq.n	8001e9e <HAL_GPIO_Init+0x23a>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a4d      	ldr	r2, [pc, #308]	@ (8001fa4 <HAL_GPIO_Init+0x340>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d013      	beq.n	8001e9a <HAL_GPIO_Init+0x236>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a4c      	ldr	r2, [pc, #304]	@ (8001fa8 <HAL_GPIO_Init+0x344>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d00d      	beq.n	8001e96 <HAL_GPIO_Init+0x232>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a4b      	ldr	r2, [pc, #300]	@ (8001fac <HAL_GPIO_Init+0x348>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d007      	beq.n	8001e92 <HAL_GPIO_Init+0x22e>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a4a      	ldr	r2, [pc, #296]	@ (8001fb0 <HAL_GPIO_Init+0x34c>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d101      	bne.n	8001e8e <HAL_GPIO_Init+0x22a>
 8001e8a:	2306      	movs	r3, #6
 8001e8c:	e00c      	b.n	8001ea8 <HAL_GPIO_Init+0x244>
 8001e8e:	2307      	movs	r3, #7
 8001e90:	e00a      	b.n	8001ea8 <HAL_GPIO_Init+0x244>
 8001e92:	2305      	movs	r3, #5
 8001e94:	e008      	b.n	8001ea8 <HAL_GPIO_Init+0x244>
 8001e96:	2304      	movs	r3, #4
 8001e98:	e006      	b.n	8001ea8 <HAL_GPIO_Init+0x244>
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e004      	b.n	8001ea8 <HAL_GPIO_Init+0x244>
 8001e9e:	2302      	movs	r3, #2
 8001ea0:	e002      	b.n	8001ea8 <HAL_GPIO_Init+0x244>
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e000      	b.n	8001ea8 <HAL_GPIO_Init+0x244>
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	697a      	ldr	r2, [r7, #20]
 8001eaa:	f002 0203 	and.w	r2, r2, #3
 8001eae:	0092      	lsls	r2, r2, #2
 8001eb0:	4093      	lsls	r3, r2
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001eb8:	4937      	ldr	r1, [pc, #220]	@ (8001f98 <HAL_GPIO_Init+0x334>)
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	089b      	lsrs	r3, r3, #2
 8001ebe:	3302      	adds	r3, #2
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ec6:	4b3b      	ldr	r3, [pc, #236]	@ (8001fb4 <HAL_GPIO_Init+0x350>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	43db      	mvns	r3, r3
 8001ed0:	693a      	ldr	r2, [r7, #16]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d003      	beq.n	8001eea <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001eea:	4a32      	ldr	r2, [pc, #200]	@ (8001fb4 <HAL_GPIO_Init+0x350>)
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ef0:	4b30      	ldr	r3, [pc, #192]	@ (8001fb4 <HAL_GPIO_Init+0x350>)
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	43db      	mvns	r3, r3
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	4013      	ands	r3, r2
 8001efe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d003      	beq.n	8001f14 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001f0c:	693a      	ldr	r2, [r7, #16]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f14:	4a27      	ldr	r2, [pc, #156]	@ (8001fb4 <HAL_GPIO_Init+0x350>)
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f1a:	4b26      	ldr	r3, [pc, #152]	@ (8001fb4 <HAL_GPIO_Init+0x350>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	43db      	mvns	r3, r3
 8001f24:	693a      	ldr	r2, [r7, #16]
 8001f26:	4013      	ands	r3, r2
 8001f28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d003      	beq.n	8001f3e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001f36:	693a      	ldr	r2, [r7, #16]
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f3e:	4a1d      	ldr	r2, [pc, #116]	@ (8001fb4 <HAL_GPIO_Init+0x350>)
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001f44:	4b1b      	ldr	r3, [pc, #108]	@ (8001fb4 <HAL_GPIO_Init+0x350>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	43db      	mvns	r3, r3
 8001f4e:	693a      	ldr	r2, [r7, #16]
 8001f50:	4013      	ands	r3, r2
 8001f52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d003      	beq.n	8001f68 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001f60:	693a      	ldr	r2, [r7, #16]
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	4313      	orrs	r3, r2
 8001f66:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f68:	4a12      	ldr	r2, [pc, #72]	@ (8001fb4 <HAL_GPIO_Init+0x350>)
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	3301      	adds	r3, #1
 8001f72:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	f47f ae78 	bne.w	8001c74 <HAL_GPIO_Init+0x10>
  }
}
 8001f84:	bf00      	nop
 8001f86:	bf00      	nop
 8001f88:	371c      	adds	r7, #28
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	40021000 	.word	0x40021000
 8001f98:	40010000 	.word	0x40010000
 8001f9c:	48000400 	.word	0x48000400
 8001fa0:	48000800 	.word	0x48000800
 8001fa4:	48000c00 	.word	0x48000c00
 8001fa8:	48001000 	.word	0x48001000
 8001fac:	48001400 	.word	0x48001400
 8001fb0:	48001800 	.word	0x48001800
 8001fb4:	40010400 	.word	0x40010400

08001fb8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	691a      	ldr	r2, [r3, #16]
 8001fc8:	887b      	ldrh	r3, [r7, #2]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d002      	beq.n	8001fd6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	73fb      	strb	r3, [r7, #15]
 8001fd4:	e001      	b.n	8001fda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fda:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3714      	adds	r7, #20
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	807b      	strh	r3, [r7, #2]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ff8:	787b      	ldrb	r3, [r7, #1]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d003      	beq.n	8002006 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ffe:	887a      	ldrh	r2, [r7, #2]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002004:	e002      	b.n	800200c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002006:	887a      	ldrh	r2, [r7, #2]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800200c:	bf00      	nop
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	4603      	mov	r3, r0
 8002020:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002022:	4b08      	ldr	r3, [pc, #32]	@ (8002044 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002024:	695a      	ldr	r2, [r3, #20]
 8002026:	88fb      	ldrh	r3, [r7, #6]
 8002028:	4013      	ands	r3, r2
 800202a:	2b00      	cmp	r3, #0
 800202c:	d006      	beq.n	800203c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800202e:	4a05      	ldr	r2, [pc, #20]	@ (8002044 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002030:	88fb      	ldrh	r3, [r7, #6]
 8002032:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002034:	88fb      	ldrh	r3, [r7, #6]
 8002036:	4618      	mov	r0, r3
 8002038:	f000 f806 	bl	8002048 <HAL_GPIO_EXTI_Callback>
  }
}
 800203c:	bf00      	nop
 800203e:	3708      	adds	r7, #8
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	40010400 	.word	0x40010400

08002048 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	4603      	mov	r3, r0
 8002050:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002052:	bf00      	nop
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
	...

08002060 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002064:	4b04      	ldr	r3, [pc, #16]	@ (8002078 <HAL_PWREx_GetVoltageRange+0x18>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800206c:	4618      	mov	r0, r3
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	40007000 	.word	0x40007000

0800207c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800208a:	d130      	bne.n	80020ee <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800208c:	4b23      	ldr	r3, [pc, #140]	@ (800211c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002094:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002098:	d038      	beq.n	800210c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800209a:	4b20      	ldr	r3, [pc, #128]	@ (800211c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80020a2:	4a1e      	ldr	r2, [pc, #120]	@ (800211c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020a4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020a8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80020aa:	4b1d      	ldr	r3, [pc, #116]	@ (8002120 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	2232      	movs	r2, #50	@ 0x32
 80020b0:	fb02 f303 	mul.w	r3, r2, r3
 80020b4:	4a1b      	ldr	r2, [pc, #108]	@ (8002124 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80020b6:	fba2 2303 	umull	r2, r3, r2, r3
 80020ba:	0c9b      	lsrs	r3, r3, #18
 80020bc:	3301      	adds	r3, #1
 80020be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020c0:	e002      	b.n	80020c8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	3b01      	subs	r3, #1
 80020c6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020c8:	4b14      	ldr	r3, [pc, #80]	@ (800211c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020ca:	695b      	ldr	r3, [r3, #20]
 80020cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020d4:	d102      	bne.n	80020dc <HAL_PWREx_ControlVoltageScaling+0x60>
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1f2      	bne.n	80020c2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020dc:	4b0f      	ldr	r3, [pc, #60]	@ (800211c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020de:	695b      	ldr	r3, [r3, #20]
 80020e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020e8:	d110      	bne.n	800210c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e00f      	b.n	800210e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80020ee:	4b0b      	ldr	r3, [pc, #44]	@ (800211c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80020f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020fa:	d007      	beq.n	800210c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80020fc:	4b07      	ldr	r3, [pc, #28]	@ (800211c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002104:	4a05      	ldr	r2, [pc, #20]	@ (800211c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002106:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800210a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	3714      	adds	r7, #20
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	40007000 	.word	0x40007000
 8002120:	20000150 	.word	0x20000150
 8002124:	431bde83 	.word	0x431bde83

08002128 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b088      	sub	sp, #32
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d101      	bne.n	800213a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e3ca      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800213a:	4b97      	ldr	r3, [pc, #604]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	f003 030c 	and.w	r3, r3, #12
 8002142:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002144:	4b94      	ldr	r3, [pc, #592]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	f003 0303 	and.w	r3, r3, #3
 800214c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0310 	and.w	r3, r3, #16
 8002156:	2b00      	cmp	r3, #0
 8002158:	f000 80e4 	beq.w	8002324 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d007      	beq.n	8002172 <HAL_RCC_OscConfig+0x4a>
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	2b0c      	cmp	r3, #12
 8002166:	f040 808b 	bne.w	8002280 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	2b01      	cmp	r3, #1
 800216e:	f040 8087 	bne.w	8002280 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002172:	4b89      	ldr	r3, [pc, #548]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0302 	and.w	r3, r3, #2
 800217a:	2b00      	cmp	r3, #0
 800217c:	d005      	beq.n	800218a <HAL_RCC_OscConfig+0x62>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	699b      	ldr	r3, [r3, #24]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e3a2      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6a1a      	ldr	r2, [r3, #32]
 800218e:	4b82      	ldr	r3, [pc, #520]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0308 	and.w	r3, r3, #8
 8002196:	2b00      	cmp	r3, #0
 8002198:	d004      	beq.n	80021a4 <HAL_RCC_OscConfig+0x7c>
 800219a:	4b7f      	ldr	r3, [pc, #508]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021a2:	e005      	b.n	80021b0 <HAL_RCC_OscConfig+0x88>
 80021a4:	4b7c      	ldr	r3, [pc, #496]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80021a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021aa:	091b      	lsrs	r3, r3, #4
 80021ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d223      	bcs.n	80021fc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a1b      	ldr	r3, [r3, #32]
 80021b8:	4618      	mov	r0, r3
 80021ba:	f000 fd1d 	bl	8002bf8 <RCC_SetFlashLatencyFromMSIRange>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e383      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021c8:	4b73      	ldr	r3, [pc, #460]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a72      	ldr	r2, [pc, #456]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80021ce:	f043 0308 	orr.w	r3, r3, #8
 80021d2:	6013      	str	r3, [r2, #0]
 80021d4:	4b70      	ldr	r3, [pc, #448]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6a1b      	ldr	r3, [r3, #32]
 80021e0:	496d      	ldr	r1, [pc, #436]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021e6:	4b6c      	ldr	r3, [pc, #432]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	69db      	ldr	r3, [r3, #28]
 80021f2:	021b      	lsls	r3, r3, #8
 80021f4:	4968      	ldr	r1, [pc, #416]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80021f6:	4313      	orrs	r3, r2
 80021f8:	604b      	str	r3, [r1, #4]
 80021fa:	e025      	b.n	8002248 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021fc:	4b66      	ldr	r3, [pc, #408]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a65      	ldr	r2, [pc, #404]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 8002202:	f043 0308 	orr.w	r3, r3, #8
 8002206:	6013      	str	r3, [r2, #0]
 8002208:	4b63      	ldr	r3, [pc, #396]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6a1b      	ldr	r3, [r3, #32]
 8002214:	4960      	ldr	r1, [pc, #384]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 8002216:	4313      	orrs	r3, r2
 8002218:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800221a:	4b5f      	ldr	r3, [pc, #380]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	021b      	lsls	r3, r3, #8
 8002228:	495b      	ldr	r1, [pc, #364]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 800222a:	4313      	orrs	r3, r2
 800222c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d109      	bne.n	8002248 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	4618      	mov	r0, r3
 800223a:	f000 fcdd 	bl	8002bf8 <RCC_SetFlashLatencyFromMSIRange>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	e343      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002248:	f000 fc4a 	bl	8002ae0 <HAL_RCC_GetSysClockFreq>
 800224c:	4602      	mov	r2, r0
 800224e:	4b52      	ldr	r3, [pc, #328]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	091b      	lsrs	r3, r3, #4
 8002254:	f003 030f 	and.w	r3, r3, #15
 8002258:	4950      	ldr	r1, [pc, #320]	@ (800239c <HAL_RCC_OscConfig+0x274>)
 800225a:	5ccb      	ldrb	r3, [r1, r3]
 800225c:	f003 031f 	and.w	r3, r3, #31
 8002260:	fa22 f303 	lsr.w	r3, r2, r3
 8002264:	4a4e      	ldr	r2, [pc, #312]	@ (80023a0 <HAL_RCC_OscConfig+0x278>)
 8002266:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002268:	4b4e      	ldr	r3, [pc, #312]	@ (80023a4 <HAL_RCC_OscConfig+0x27c>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4618      	mov	r0, r3
 800226e:	f7ff fb47 	bl	8001900 <HAL_InitTick>
 8002272:	4603      	mov	r3, r0
 8002274:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002276:	7bfb      	ldrb	r3, [r7, #15]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d052      	beq.n	8002322 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800227c:	7bfb      	ldrb	r3, [r7, #15]
 800227e:	e327      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	699b      	ldr	r3, [r3, #24]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d032      	beq.n	80022ee <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002288:	4b43      	ldr	r3, [pc, #268]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a42      	ldr	r2, [pc, #264]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 800228e:	f043 0301 	orr.w	r3, r3, #1
 8002292:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002294:	f7ff fb84 	bl	80019a0 <HAL_GetTick>
 8002298:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800229a:	e008      	b.n	80022ae <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800229c:	f7ff fb80 	bl	80019a0 <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d901      	bls.n	80022ae <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80022aa:	2303      	movs	r3, #3
 80022ac:	e310      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80022ae:	4b3a      	ldr	r3, [pc, #232]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0302 	and.w	r3, r3, #2
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d0f0      	beq.n	800229c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022ba:	4b37      	ldr	r3, [pc, #220]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a36      	ldr	r2, [pc, #216]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80022c0:	f043 0308 	orr.w	r3, r3, #8
 80022c4:	6013      	str	r3, [r2, #0]
 80022c6:	4b34      	ldr	r3, [pc, #208]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a1b      	ldr	r3, [r3, #32]
 80022d2:	4931      	ldr	r1, [pc, #196]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80022d4:	4313      	orrs	r3, r2
 80022d6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022d8:	4b2f      	ldr	r3, [pc, #188]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	69db      	ldr	r3, [r3, #28]
 80022e4:	021b      	lsls	r3, r3, #8
 80022e6:	492c      	ldr	r1, [pc, #176]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	604b      	str	r3, [r1, #4]
 80022ec:	e01a      	b.n	8002324 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80022ee:	4b2a      	ldr	r3, [pc, #168]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a29      	ldr	r2, [pc, #164]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 80022f4:	f023 0301 	bic.w	r3, r3, #1
 80022f8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80022fa:	f7ff fb51 	bl	80019a0 <HAL_GetTick>
 80022fe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002300:	e008      	b.n	8002314 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002302:	f7ff fb4d 	bl	80019a0 <HAL_GetTick>
 8002306:	4602      	mov	r2, r0
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	2b02      	cmp	r3, #2
 800230e:	d901      	bls.n	8002314 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e2dd      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002314:	4b20      	ldr	r3, [pc, #128]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0302 	and.w	r3, r3, #2
 800231c:	2b00      	cmp	r3, #0
 800231e:	d1f0      	bne.n	8002302 <HAL_RCC_OscConfig+0x1da>
 8002320:	e000      	b.n	8002324 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002322:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0301 	and.w	r3, r3, #1
 800232c:	2b00      	cmp	r3, #0
 800232e:	d074      	beq.n	800241a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002330:	69bb      	ldr	r3, [r7, #24]
 8002332:	2b08      	cmp	r3, #8
 8002334:	d005      	beq.n	8002342 <HAL_RCC_OscConfig+0x21a>
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	2b0c      	cmp	r3, #12
 800233a:	d10e      	bne.n	800235a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	2b03      	cmp	r3, #3
 8002340:	d10b      	bne.n	800235a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002342:	4b15      	ldr	r3, [pc, #84]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d064      	beq.n	8002418 <HAL_RCC_OscConfig+0x2f0>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d160      	bne.n	8002418 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e2ba      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002362:	d106      	bne.n	8002372 <HAL_RCC_OscConfig+0x24a>
 8002364:	4b0c      	ldr	r3, [pc, #48]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a0b      	ldr	r2, [pc, #44]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 800236a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800236e:	6013      	str	r3, [r2, #0]
 8002370:	e026      	b.n	80023c0 <HAL_RCC_OscConfig+0x298>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800237a:	d115      	bne.n	80023a8 <HAL_RCC_OscConfig+0x280>
 800237c:	4b06      	ldr	r3, [pc, #24]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a05      	ldr	r2, [pc, #20]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 8002382:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002386:	6013      	str	r3, [r2, #0]
 8002388:	4b03      	ldr	r3, [pc, #12]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a02      	ldr	r2, [pc, #8]	@ (8002398 <HAL_RCC_OscConfig+0x270>)
 800238e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002392:	6013      	str	r3, [r2, #0]
 8002394:	e014      	b.n	80023c0 <HAL_RCC_OscConfig+0x298>
 8002396:	bf00      	nop
 8002398:	40021000 	.word	0x40021000
 800239c:	080041b4 	.word	0x080041b4
 80023a0:	20000150 	.word	0x20000150
 80023a4:	20000154 	.word	0x20000154
 80023a8:	4ba0      	ldr	r3, [pc, #640]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a9f      	ldr	r2, [pc, #636]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 80023ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023b2:	6013      	str	r3, [r2, #0]
 80023b4:	4b9d      	ldr	r3, [pc, #628]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a9c      	ldr	r2, [pc, #624]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 80023ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d013      	beq.n	80023f0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c8:	f7ff faea 	bl	80019a0 <HAL_GetTick>
 80023cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023d0:	f7ff fae6 	bl	80019a0 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b64      	cmp	r3, #100	@ 0x64
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e276      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023e2:	4b92      	ldr	r3, [pc, #584]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0f0      	beq.n	80023d0 <HAL_RCC_OscConfig+0x2a8>
 80023ee:	e014      	b.n	800241a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023f0:	f7ff fad6 	bl	80019a0 <HAL_GetTick>
 80023f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023f6:	e008      	b.n	800240a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023f8:	f7ff fad2 	bl	80019a0 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	2b64      	cmp	r3, #100	@ 0x64
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e262      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800240a:	4b88      	ldr	r3, [pc, #544]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1f0      	bne.n	80023f8 <HAL_RCC_OscConfig+0x2d0>
 8002416:	e000      	b.n	800241a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002418:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	2b00      	cmp	r3, #0
 8002424:	d060      	beq.n	80024e8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002426:	69bb      	ldr	r3, [r7, #24]
 8002428:	2b04      	cmp	r3, #4
 800242a:	d005      	beq.n	8002438 <HAL_RCC_OscConfig+0x310>
 800242c:	69bb      	ldr	r3, [r7, #24]
 800242e:	2b0c      	cmp	r3, #12
 8002430:	d119      	bne.n	8002466 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	2b02      	cmp	r3, #2
 8002436:	d116      	bne.n	8002466 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002438:	4b7c      	ldr	r3, [pc, #496]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002440:	2b00      	cmp	r3, #0
 8002442:	d005      	beq.n	8002450 <HAL_RCC_OscConfig+0x328>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d101      	bne.n	8002450 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e23f      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002450:	4b76      	ldr	r3, [pc, #472]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	691b      	ldr	r3, [r3, #16]
 800245c:	061b      	lsls	r3, r3, #24
 800245e:	4973      	ldr	r1, [pc, #460]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 8002460:	4313      	orrs	r3, r2
 8002462:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002464:	e040      	b.n	80024e8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	68db      	ldr	r3, [r3, #12]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d023      	beq.n	80024b6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800246e:	4b6f      	ldr	r3, [pc, #444]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a6e      	ldr	r2, [pc, #440]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 8002474:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002478:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800247a:	f7ff fa91 	bl	80019a0 <HAL_GetTick>
 800247e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002480:	e008      	b.n	8002494 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002482:	f7ff fa8d 	bl	80019a0 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	2b02      	cmp	r3, #2
 800248e:	d901      	bls.n	8002494 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002490:	2303      	movs	r3, #3
 8002492:	e21d      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002494:	4b65      	ldr	r3, [pc, #404]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800249c:	2b00      	cmp	r3, #0
 800249e:	d0f0      	beq.n	8002482 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024a0:	4b62      	ldr	r3, [pc, #392]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	691b      	ldr	r3, [r3, #16]
 80024ac:	061b      	lsls	r3, r3, #24
 80024ae:	495f      	ldr	r1, [pc, #380]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	604b      	str	r3, [r1, #4]
 80024b4:	e018      	b.n	80024e8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024b6:	4b5d      	ldr	r3, [pc, #372]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a5c      	ldr	r2, [pc, #368]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 80024bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80024c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c2:	f7ff fa6d 	bl	80019a0 <HAL_GetTick>
 80024c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024c8:	e008      	b.n	80024dc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024ca:	f7ff fa69 	bl	80019a0 <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d901      	bls.n	80024dc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e1f9      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024dc:	4b53      	ldr	r3, [pc, #332]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d1f0      	bne.n	80024ca <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0308 	and.w	r3, r3, #8
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d03c      	beq.n	800256e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	695b      	ldr	r3, [r3, #20]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d01c      	beq.n	8002536 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024fc:	4b4b      	ldr	r3, [pc, #300]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 80024fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002502:	4a4a      	ldr	r2, [pc, #296]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 8002504:	f043 0301 	orr.w	r3, r3, #1
 8002508:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800250c:	f7ff fa48 	bl	80019a0 <HAL_GetTick>
 8002510:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002512:	e008      	b.n	8002526 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002514:	f7ff fa44 	bl	80019a0 <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	2b02      	cmp	r3, #2
 8002520:	d901      	bls.n	8002526 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e1d4      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002526:	4b41      	ldr	r3, [pc, #260]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 8002528:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800252c:	f003 0302 	and.w	r3, r3, #2
 8002530:	2b00      	cmp	r3, #0
 8002532:	d0ef      	beq.n	8002514 <HAL_RCC_OscConfig+0x3ec>
 8002534:	e01b      	b.n	800256e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002536:	4b3d      	ldr	r3, [pc, #244]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 8002538:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800253c:	4a3b      	ldr	r2, [pc, #236]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 800253e:	f023 0301 	bic.w	r3, r3, #1
 8002542:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002546:	f7ff fa2b 	bl	80019a0 <HAL_GetTick>
 800254a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800254c:	e008      	b.n	8002560 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800254e:	f7ff fa27 	bl	80019a0 <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	2b02      	cmp	r3, #2
 800255a:	d901      	bls.n	8002560 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800255c:	2303      	movs	r3, #3
 800255e:	e1b7      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002560:	4b32      	ldr	r3, [pc, #200]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 8002562:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	2b00      	cmp	r3, #0
 800256c:	d1ef      	bne.n	800254e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0304 	and.w	r3, r3, #4
 8002576:	2b00      	cmp	r3, #0
 8002578:	f000 80a6 	beq.w	80026c8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800257c:	2300      	movs	r3, #0
 800257e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002580:	4b2a      	ldr	r3, [pc, #168]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 8002582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002584:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d10d      	bne.n	80025a8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800258c:	4b27      	ldr	r3, [pc, #156]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 800258e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002590:	4a26      	ldr	r2, [pc, #152]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 8002592:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002596:	6593      	str	r3, [r2, #88]	@ 0x58
 8002598:	4b24      	ldr	r3, [pc, #144]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 800259a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800259c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025a0:	60bb      	str	r3, [r7, #8]
 80025a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025a4:	2301      	movs	r3, #1
 80025a6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025a8:	4b21      	ldr	r3, [pc, #132]	@ (8002630 <HAL_RCC_OscConfig+0x508>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d118      	bne.n	80025e6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002630 <HAL_RCC_OscConfig+0x508>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a1d      	ldr	r2, [pc, #116]	@ (8002630 <HAL_RCC_OscConfig+0x508>)
 80025ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025be:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025c0:	f7ff f9ee 	bl	80019a0 <HAL_GetTick>
 80025c4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025c6:	e008      	b.n	80025da <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025c8:	f7ff f9ea 	bl	80019a0 <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d901      	bls.n	80025da <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	e17a      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025da:	4b15      	ldr	r3, [pc, #84]	@ (8002630 <HAL_RCC_OscConfig+0x508>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d0f0      	beq.n	80025c8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d108      	bne.n	8002600 <HAL_RCC_OscConfig+0x4d8>
 80025ee:	4b0f      	ldr	r3, [pc, #60]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 80025f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025f4:	4a0d      	ldr	r2, [pc, #52]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 80025f6:	f043 0301 	orr.w	r3, r3, #1
 80025fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025fe:	e029      	b.n	8002654 <HAL_RCC_OscConfig+0x52c>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	2b05      	cmp	r3, #5
 8002606:	d115      	bne.n	8002634 <HAL_RCC_OscConfig+0x50c>
 8002608:	4b08      	ldr	r3, [pc, #32]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 800260a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800260e:	4a07      	ldr	r2, [pc, #28]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 8002610:	f043 0304 	orr.w	r3, r3, #4
 8002614:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002618:	4b04      	ldr	r3, [pc, #16]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 800261a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800261e:	4a03      	ldr	r2, [pc, #12]	@ (800262c <HAL_RCC_OscConfig+0x504>)
 8002620:	f043 0301 	orr.w	r3, r3, #1
 8002624:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002628:	e014      	b.n	8002654 <HAL_RCC_OscConfig+0x52c>
 800262a:	bf00      	nop
 800262c:	40021000 	.word	0x40021000
 8002630:	40007000 	.word	0x40007000
 8002634:	4b9c      	ldr	r3, [pc, #624]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 8002636:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800263a:	4a9b      	ldr	r2, [pc, #620]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 800263c:	f023 0301 	bic.w	r3, r3, #1
 8002640:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002644:	4b98      	ldr	r3, [pc, #608]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 8002646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800264a:	4a97      	ldr	r2, [pc, #604]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 800264c:	f023 0304 	bic.w	r3, r3, #4
 8002650:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d016      	beq.n	800268a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800265c:	f7ff f9a0 	bl	80019a0 <HAL_GetTick>
 8002660:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002662:	e00a      	b.n	800267a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002664:	f7ff f99c 	bl	80019a0 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002672:	4293      	cmp	r3, r2
 8002674:	d901      	bls.n	800267a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e12a      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800267a:	4b8b      	ldr	r3, [pc, #556]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 800267c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002680:	f003 0302 	and.w	r3, r3, #2
 8002684:	2b00      	cmp	r3, #0
 8002686:	d0ed      	beq.n	8002664 <HAL_RCC_OscConfig+0x53c>
 8002688:	e015      	b.n	80026b6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800268a:	f7ff f989 	bl	80019a0 <HAL_GetTick>
 800268e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002690:	e00a      	b.n	80026a8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002692:	f7ff f985 	bl	80019a0 <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d901      	bls.n	80026a8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e113      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026a8:	4b7f      	ldr	r3, [pc, #508]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 80026aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026ae:	f003 0302 	and.w	r3, r3, #2
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1ed      	bne.n	8002692 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80026b6:	7ffb      	ldrb	r3, [r7, #31]
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d105      	bne.n	80026c8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026bc:	4b7a      	ldr	r3, [pc, #488]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 80026be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026c0:	4a79      	ldr	r2, [pc, #484]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 80026c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026c6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	f000 80fe 	beq.w	80028ce <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	f040 80d0 	bne.w	800287c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80026dc:	4b72      	ldr	r3, [pc, #456]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	f003 0203 	and.w	r2, r3, #3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d130      	bne.n	8002752 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fa:	3b01      	subs	r3, #1
 80026fc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026fe:	429a      	cmp	r2, r3
 8002700:	d127      	bne.n	8002752 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800270c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800270e:	429a      	cmp	r2, r3
 8002710:	d11f      	bne.n	8002752 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800271c:	2a07      	cmp	r2, #7
 800271e:	bf14      	ite	ne
 8002720:	2201      	movne	r2, #1
 8002722:	2200      	moveq	r2, #0
 8002724:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002726:	4293      	cmp	r3, r2
 8002728:	d113      	bne.n	8002752 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002734:	085b      	lsrs	r3, r3, #1
 8002736:	3b01      	subs	r3, #1
 8002738:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800273a:	429a      	cmp	r2, r3
 800273c:	d109      	bne.n	8002752 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002748:	085b      	lsrs	r3, r3, #1
 800274a:	3b01      	subs	r3, #1
 800274c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800274e:	429a      	cmp	r2, r3
 8002750:	d06e      	beq.n	8002830 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	2b0c      	cmp	r3, #12
 8002756:	d069      	beq.n	800282c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002758:	4b53      	ldr	r3, [pc, #332]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d105      	bne.n	8002770 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002764:	4b50      	ldr	r3, [pc, #320]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e0ad      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002774:	4b4c      	ldr	r3, [pc, #304]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a4b      	ldr	r2, [pc, #300]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 800277a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800277e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002780:	f7ff f90e 	bl	80019a0 <HAL_GetTick>
 8002784:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002786:	e008      	b.n	800279a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002788:	f7ff f90a 	bl	80019a0 <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	2b02      	cmp	r3, #2
 8002794:	d901      	bls.n	800279a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e09a      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800279a:	4b43      	ldr	r3, [pc, #268]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1f0      	bne.n	8002788 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027a6:	4b40      	ldr	r3, [pc, #256]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 80027a8:	68da      	ldr	r2, [r3, #12]
 80027aa:	4b40      	ldr	r3, [pc, #256]	@ (80028ac <HAL_RCC_OscConfig+0x784>)
 80027ac:	4013      	ands	r3, r2
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80027b6:	3a01      	subs	r2, #1
 80027b8:	0112      	lsls	r2, r2, #4
 80027ba:	4311      	orrs	r1, r2
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80027c0:	0212      	lsls	r2, r2, #8
 80027c2:	4311      	orrs	r1, r2
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80027c8:	0852      	lsrs	r2, r2, #1
 80027ca:	3a01      	subs	r2, #1
 80027cc:	0552      	lsls	r2, r2, #21
 80027ce:	4311      	orrs	r1, r2
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80027d4:	0852      	lsrs	r2, r2, #1
 80027d6:	3a01      	subs	r2, #1
 80027d8:	0652      	lsls	r2, r2, #25
 80027da:	4311      	orrs	r1, r2
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80027e0:	0912      	lsrs	r2, r2, #4
 80027e2:	0452      	lsls	r2, r2, #17
 80027e4:	430a      	orrs	r2, r1
 80027e6:	4930      	ldr	r1, [pc, #192]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 80027e8:	4313      	orrs	r3, r2
 80027ea:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80027ec:	4b2e      	ldr	r3, [pc, #184]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a2d      	ldr	r2, [pc, #180]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 80027f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027f6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027f8:	4b2b      	ldr	r3, [pc, #172]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	4a2a      	ldr	r2, [pc, #168]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 80027fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002802:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002804:	f7ff f8cc 	bl	80019a0 <HAL_GetTick>
 8002808:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800280a:	e008      	b.n	800281e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800280c:	f7ff f8c8 	bl	80019a0 <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	2b02      	cmp	r3, #2
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e058      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800281e:	4b22      	ldr	r3, [pc, #136]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d0f0      	beq.n	800280c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800282a:	e050      	b.n	80028ce <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e04f      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002830:	4b1d      	ldr	r3, [pc, #116]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d148      	bne.n	80028ce <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800283c:	4b1a      	ldr	r3, [pc, #104]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a19      	ldr	r2, [pc, #100]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 8002842:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002846:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002848:	4b17      	ldr	r3, [pc, #92]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	4a16      	ldr	r2, [pc, #88]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 800284e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002852:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002854:	f7ff f8a4 	bl	80019a0 <HAL_GetTick>
 8002858:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800285a:	e008      	b.n	800286e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800285c:	f7ff f8a0 	bl	80019a0 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b02      	cmp	r3, #2
 8002868:	d901      	bls.n	800286e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e030      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800286e:	4b0e      	ldr	r3, [pc, #56]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d0f0      	beq.n	800285c <HAL_RCC_OscConfig+0x734>
 800287a:	e028      	b.n	80028ce <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	2b0c      	cmp	r3, #12
 8002880:	d023      	beq.n	80028ca <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002882:	4b09      	ldr	r3, [pc, #36]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a08      	ldr	r2, [pc, #32]	@ (80028a8 <HAL_RCC_OscConfig+0x780>)
 8002888:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800288c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800288e:	f7ff f887 	bl	80019a0 <HAL_GetTick>
 8002892:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002894:	e00c      	b.n	80028b0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002896:	f7ff f883 	bl	80019a0 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d905      	bls.n	80028b0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e013      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
 80028a8:	40021000 	.word	0x40021000
 80028ac:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028b0:	4b09      	ldr	r3, [pc, #36]	@ (80028d8 <HAL_RCC_OscConfig+0x7b0>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d1ec      	bne.n	8002896 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80028bc:	4b06      	ldr	r3, [pc, #24]	@ (80028d8 <HAL_RCC_OscConfig+0x7b0>)
 80028be:	68da      	ldr	r2, [r3, #12]
 80028c0:	4905      	ldr	r1, [pc, #20]	@ (80028d8 <HAL_RCC_OscConfig+0x7b0>)
 80028c2:	4b06      	ldr	r3, [pc, #24]	@ (80028dc <HAL_RCC_OscConfig+0x7b4>)
 80028c4:	4013      	ands	r3, r2
 80028c6:	60cb      	str	r3, [r1, #12]
 80028c8:	e001      	b.n	80028ce <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e000      	b.n	80028d0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80028ce:	2300      	movs	r3, #0
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3720      	adds	r7, #32
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	40021000 	.word	0x40021000
 80028dc:	feeefffc 	.word	0xfeeefffc

080028e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d101      	bne.n	80028f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e0e7      	b.n	8002ac4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028f4:	4b75      	ldr	r3, [pc, #468]	@ (8002acc <HAL_RCC_ClockConfig+0x1ec>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0307 	and.w	r3, r3, #7
 80028fc:	683a      	ldr	r2, [r7, #0]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d910      	bls.n	8002924 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002902:	4b72      	ldr	r3, [pc, #456]	@ (8002acc <HAL_RCC_ClockConfig+0x1ec>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f023 0207 	bic.w	r2, r3, #7
 800290a:	4970      	ldr	r1, [pc, #448]	@ (8002acc <HAL_RCC_ClockConfig+0x1ec>)
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	4313      	orrs	r3, r2
 8002910:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002912:	4b6e      	ldr	r3, [pc, #440]	@ (8002acc <HAL_RCC_ClockConfig+0x1ec>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 0307 	and.w	r3, r3, #7
 800291a:	683a      	ldr	r2, [r7, #0]
 800291c:	429a      	cmp	r2, r3
 800291e:	d001      	beq.n	8002924 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	e0cf      	b.n	8002ac4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 0302 	and.w	r3, r3, #2
 800292c:	2b00      	cmp	r3, #0
 800292e:	d010      	beq.n	8002952 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689a      	ldr	r2, [r3, #8]
 8002934:	4b66      	ldr	r3, [pc, #408]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800293c:	429a      	cmp	r2, r3
 800293e:	d908      	bls.n	8002952 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002940:	4b63      	ldr	r3, [pc, #396]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	4960      	ldr	r1, [pc, #384]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 800294e:	4313      	orrs	r3, r2
 8002950:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0301 	and.w	r3, r3, #1
 800295a:	2b00      	cmp	r3, #0
 800295c:	d04c      	beq.n	80029f8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	2b03      	cmp	r3, #3
 8002964:	d107      	bne.n	8002976 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002966:	4b5a      	ldr	r3, [pc, #360]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d121      	bne.n	80029b6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e0a6      	b.n	8002ac4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	2b02      	cmp	r3, #2
 800297c:	d107      	bne.n	800298e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800297e:	4b54      	ldr	r3, [pc, #336]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d115      	bne.n	80029b6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e09a      	b.n	8002ac4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d107      	bne.n	80029a6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002996:	4b4e      	ldr	r3, [pc, #312]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0302 	and.w	r3, r3, #2
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d109      	bne.n	80029b6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e08e      	b.n	8002ac4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029a6:	4b4a      	ldr	r3, [pc, #296]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d101      	bne.n	80029b6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e086      	b.n	8002ac4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80029b6:	4b46      	ldr	r3, [pc, #280]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	f023 0203 	bic.w	r2, r3, #3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	4943      	ldr	r1, [pc, #268]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 80029c4:	4313      	orrs	r3, r2
 80029c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029c8:	f7fe ffea 	bl	80019a0 <HAL_GetTick>
 80029cc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029ce:	e00a      	b.n	80029e6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029d0:	f7fe ffe6 	bl	80019a0 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029de:	4293      	cmp	r3, r2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e06e      	b.n	8002ac4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029e6:	4b3a      	ldr	r3, [pc, #232]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	f003 020c 	and.w	r2, r3, #12
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d1eb      	bne.n	80029d0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d010      	beq.n	8002a26 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	4b31      	ldr	r3, [pc, #196]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d208      	bcs.n	8002a26 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a14:	4b2e      	ldr	r3, [pc, #184]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	492b      	ldr	r1, [pc, #172]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a22:	4313      	orrs	r3, r2
 8002a24:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a26:	4b29      	ldr	r3, [pc, #164]	@ (8002acc <HAL_RCC_ClockConfig+0x1ec>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0307 	and.w	r3, r3, #7
 8002a2e:	683a      	ldr	r2, [r7, #0]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d210      	bcs.n	8002a56 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a34:	4b25      	ldr	r3, [pc, #148]	@ (8002acc <HAL_RCC_ClockConfig+0x1ec>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f023 0207 	bic.w	r2, r3, #7
 8002a3c:	4923      	ldr	r1, [pc, #140]	@ (8002acc <HAL_RCC_ClockConfig+0x1ec>)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a44:	4b21      	ldr	r3, [pc, #132]	@ (8002acc <HAL_RCC_ClockConfig+0x1ec>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0307 	and.w	r3, r3, #7
 8002a4c:	683a      	ldr	r2, [r7, #0]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d001      	beq.n	8002a56 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e036      	b.n	8002ac4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0304 	and.w	r3, r3, #4
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d008      	beq.n	8002a74 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a62:	4b1b      	ldr	r3, [pc, #108]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	4918      	ldr	r1, [pc, #96]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a70:	4313      	orrs	r3, r2
 8002a72:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0308 	and.w	r3, r3, #8
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d009      	beq.n	8002a94 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a80:	4b13      	ldr	r3, [pc, #76]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	00db      	lsls	r3, r3, #3
 8002a8e:	4910      	ldr	r1, [pc, #64]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a90:	4313      	orrs	r3, r2
 8002a92:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a94:	f000 f824 	bl	8002ae0 <HAL_RCC_GetSysClockFreq>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad0 <HAL_RCC_ClockConfig+0x1f0>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	091b      	lsrs	r3, r3, #4
 8002aa0:	f003 030f 	and.w	r3, r3, #15
 8002aa4:	490b      	ldr	r1, [pc, #44]	@ (8002ad4 <HAL_RCC_ClockConfig+0x1f4>)
 8002aa6:	5ccb      	ldrb	r3, [r1, r3]
 8002aa8:	f003 031f 	and.w	r3, r3, #31
 8002aac:	fa22 f303 	lsr.w	r3, r2, r3
 8002ab0:	4a09      	ldr	r2, [pc, #36]	@ (8002ad8 <HAL_RCC_ClockConfig+0x1f8>)
 8002ab2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002ab4:	4b09      	ldr	r3, [pc, #36]	@ (8002adc <HAL_RCC_ClockConfig+0x1fc>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7fe ff21 	bl	8001900 <HAL_InitTick>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	72fb      	strb	r3, [r7, #11]

  return status;
 8002ac2:	7afb      	ldrb	r3, [r7, #11]
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3710      	adds	r7, #16
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	40022000 	.word	0x40022000
 8002ad0:	40021000 	.word	0x40021000
 8002ad4:	080041b4 	.word	0x080041b4
 8002ad8:	20000150 	.word	0x20000150
 8002adc:	20000154 	.word	0x20000154

08002ae0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b089      	sub	sp, #36	@ 0x24
 8002ae4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	61fb      	str	r3, [r7, #28]
 8002aea:	2300      	movs	r3, #0
 8002aec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002aee:	4b3e      	ldr	r3, [pc, #248]	@ (8002be8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f003 030c 	and.w	r3, r3, #12
 8002af6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002af8:	4b3b      	ldr	r3, [pc, #236]	@ (8002be8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	f003 0303 	and.w	r3, r3, #3
 8002b00:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d005      	beq.n	8002b14 <HAL_RCC_GetSysClockFreq+0x34>
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	2b0c      	cmp	r3, #12
 8002b0c:	d121      	bne.n	8002b52 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d11e      	bne.n	8002b52 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b14:	4b34      	ldr	r3, [pc, #208]	@ (8002be8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0308 	and.w	r3, r3, #8
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d107      	bne.n	8002b30 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002b20:	4b31      	ldr	r3, [pc, #196]	@ (8002be8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b26:	0a1b      	lsrs	r3, r3, #8
 8002b28:	f003 030f 	and.w	r3, r3, #15
 8002b2c:	61fb      	str	r3, [r7, #28]
 8002b2e:	e005      	b.n	8002b3c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002b30:	4b2d      	ldr	r3, [pc, #180]	@ (8002be8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	091b      	lsrs	r3, r3, #4
 8002b36:	f003 030f 	and.w	r3, r3, #15
 8002b3a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002b3c:	4a2b      	ldr	r2, [pc, #172]	@ (8002bec <HAL_RCC_GetSysClockFreq+0x10c>)
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b44:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d10d      	bne.n	8002b68 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b50:	e00a      	b.n	8002b68 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	2b04      	cmp	r3, #4
 8002b56:	d102      	bne.n	8002b5e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002b58:	4b25      	ldr	r3, [pc, #148]	@ (8002bf0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b5a:	61bb      	str	r3, [r7, #24]
 8002b5c:	e004      	b.n	8002b68 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	2b08      	cmp	r3, #8
 8002b62:	d101      	bne.n	8002b68 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b64:	4b23      	ldr	r3, [pc, #140]	@ (8002bf4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b66:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	2b0c      	cmp	r3, #12
 8002b6c:	d134      	bne.n	8002bd8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b6e:	4b1e      	ldr	r3, [pc, #120]	@ (8002be8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	f003 0303 	and.w	r3, r3, #3
 8002b76:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d003      	beq.n	8002b86 <HAL_RCC_GetSysClockFreq+0xa6>
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	2b03      	cmp	r3, #3
 8002b82:	d003      	beq.n	8002b8c <HAL_RCC_GetSysClockFreq+0xac>
 8002b84:	e005      	b.n	8002b92 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002b86:	4b1a      	ldr	r3, [pc, #104]	@ (8002bf0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b88:	617b      	str	r3, [r7, #20]
      break;
 8002b8a:	e005      	b.n	8002b98 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002b8c:	4b19      	ldr	r3, [pc, #100]	@ (8002bf4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b8e:	617b      	str	r3, [r7, #20]
      break;
 8002b90:	e002      	b.n	8002b98 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	617b      	str	r3, [r7, #20]
      break;
 8002b96:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b98:	4b13      	ldr	r3, [pc, #76]	@ (8002be8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	091b      	lsrs	r3, r3, #4
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	3301      	adds	r3, #1
 8002ba4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002ba6:	4b10      	ldr	r3, [pc, #64]	@ (8002be8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ba8:	68db      	ldr	r3, [r3, #12]
 8002baa:	0a1b      	lsrs	r3, r3, #8
 8002bac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002bb0:	697a      	ldr	r2, [r7, #20]
 8002bb2:	fb03 f202 	mul.w	r2, r3, r2
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bbc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002bbe:	4b0a      	ldr	r3, [pc, #40]	@ (8002be8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	0e5b      	lsrs	r3, r3, #25
 8002bc4:	f003 0303 	and.w	r3, r3, #3
 8002bc8:	3301      	adds	r3, #1
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002bce:	697a      	ldr	r2, [r7, #20]
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002bd8:	69bb      	ldr	r3, [r7, #24]
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3724      	adds	r7, #36	@ 0x24
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	40021000 	.word	0x40021000
 8002bec:	080041c4 	.word	0x080041c4
 8002bf0:	00f42400 	.word	0x00f42400
 8002bf4:	007a1200 	.word	0x007a1200

08002bf8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b086      	sub	sp, #24
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002c00:	2300      	movs	r3, #0
 8002c02:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c04:	4b2a      	ldr	r3, [pc, #168]	@ (8002cb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d003      	beq.n	8002c18 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c10:	f7ff fa26 	bl	8002060 <HAL_PWREx_GetVoltageRange>
 8002c14:	6178      	str	r0, [r7, #20]
 8002c16:	e014      	b.n	8002c42 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c18:	4b25      	ldr	r3, [pc, #148]	@ (8002cb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c1c:	4a24      	ldr	r2, [pc, #144]	@ (8002cb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c22:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c24:	4b22      	ldr	r3, [pc, #136]	@ (8002cb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c2c:	60fb      	str	r3, [r7, #12]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002c30:	f7ff fa16 	bl	8002060 <HAL_PWREx_GetVoltageRange>
 8002c34:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c36:	4b1e      	ldr	r3, [pc, #120]	@ (8002cb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c3a:	4a1d      	ldr	r2, [pc, #116]	@ (8002cb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c40:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c48:	d10b      	bne.n	8002c62 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2b80      	cmp	r3, #128	@ 0x80
 8002c4e:	d919      	bls.n	8002c84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2ba0      	cmp	r3, #160	@ 0xa0
 8002c54:	d902      	bls.n	8002c5c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c56:	2302      	movs	r3, #2
 8002c58:	613b      	str	r3, [r7, #16]
 8002c5a:	e013      	b.n	8002c84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	613b      	str	r3, [r7, #16]
 8002c60:	e010      	b.n	8002c84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2b80      	cmp	r3, #128	@ 0x80
 8002c66:	d902      	bls.n	8002c6e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002c68:	2303      	movs	r3, #3
 8002c6a:	613b      	str	r3, [r7, #16]
 8002c6c:	e00a      	b.n	8002c84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2b80      	cmp	r3, #128	@ 0x80
 8002c72:	d102      	bne.n	8002c7a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c74:	2302      	movs	r3, #2
 8002c76:	613b      	str	r3, [r7, #16]
 8002c78:	e004      	b.n	8002c84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2b70      	cmp	r3, #112	@ 0x70
 8002c7e:	d101      	bne.n	8002c84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c80:	2301      	movs	r3, #1
 8002c82:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002c84:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f023 0207 	bic.w	r2, r3, #7
 8002c8c:	4909      	ldr	r1, [pc, #36]	@ (8002cb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002c94:	4b07      	ldr	r3, [pc, #28]	@ (8002cb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0307 	and.w	r3, r3, #7
 8002c9c:	693a      	ldr	r2, [r7, #16]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d001      	beq.n	8002ca6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e000      	b.n	8002ca8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3718      	adds	r7, #24
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	40022000 	.word	0x40022000

08002cb8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d101      	bne.n	8002cca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e095      	b.n	8002df6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d108      	bne.n	8002ce4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002cda:	d009      	beq.n	8002cf0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	61da      	str	r2, [r3, #28]
 8002ce2:	e005      	b.n	8002cf0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d106      	bne.n	8002d10 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f7fe fbf8 	bl	8001500 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2202      	movs	r2, #2
 8002d14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d26:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002d30:	d902      	bls.n	8002d38 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002d32:	2300      	movs	r3, #0
 8002d34:	60fb      	str	r3, [r7, #12]
 8002d36:	e002      	b.n	8002d3e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002d38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d3c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002d46:	d007      	beq.n	8002d58 <HAL_SPI_Init+0xa0>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002d50:	d002      	beq.n	8002d58 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2200      	movs	r2, #0
 8002d56:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	f003 0302 	and.w	r3, r3, #2
 8002d72:	431a      	orrs	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	695b      	ldr	r3, [r3, #20]
 8002d78:	f003 0301 	and.w	r3, r3, #1
 8002d7c:	431a      	orrs	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d86:	431a      	orrs	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	69db      	ldr	r3, [r3, #28]
 8002d8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d90:	431a      	orrs	r2, r3
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a1b      	ldr	r3, [r3, #32]
 8002d96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d9a:	ea42 0103 	orr.w	r1, r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	430a      	orrs	r2, r1
 8002dac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	699b      	ldr	r3, [r3, #24]
 8002db2:	0c1b      	lsrs	r3, r3, #16
 8002db4:	f003 0204 	and.w	r2, r3, #4
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dbc:	f003 0310 	and.w	r3, r3, #16
 8002dc0:	431a      	orrs	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dc6:	f003 0308 	and.w	r3, r3, #8
 8002dca:	431a      	orrs	r2, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002dd4:	ea42 0103 	orr.w	r1, r2, r3
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	430a      	orrs	r2, r1
 8002de4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3710      	adds	r7, #16
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b088      	sub	sp, #32
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	60f8      	str	r0, [r7, #12]
 8002e06:	60b9      	str	r1, [r7, #8]
 8002e08:	603b      	str	r3, [r7, #0]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d101      	bne.n	8002e20 <HAL_SPI_Transmit+0x22>
 8002e1c:	2302      	movs	r3, #2
 8002e1e:	e15f      	b.n	80030e0 <HAL_SPI_Transmit+0x2e2>
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e28:	f7fe fdba 	bl	80019a0 <HAL_GetTick>
 8002e2c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002e2e:	88fb      	ldrh	r3, [r7, #6]
 8002e30:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d002      	beq.n	8002e44 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002e3e:	2302      	movs	r3, #2
 8002e40:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002e42:	e148      	b.n	80030d6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d002      	beq.n	8002e50 <HAL_SPI_Transmit+0x52>
 8002e4a:	88fb      	ldrh	r3, [r7, #6]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d102      	bne.n	8002e56 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002e54:	e13f      	b.n	80030d6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2203      	movs	r2, #3
 8002e5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2200      	movs	r2, #0
 8002e62:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	68ba      	ldr	r2, [r7, #8]
 8002e68:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	88fa      	ldrh	r2, [r7, #6]
 8002e6e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	88fa      	ldrh	r2, [r7, #6]
 8002e74:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ea0:	d10f      	bne.n	8002ec2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002eb0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002ec0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ecc:	2b40      	cmp	r3, #64	@ 0x40
 8002ece:	d007      	beq.n	8002ee0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ede:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002ee8:	d94f      	bls.n	8002f8a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d002      	beq.n	8002ef8 <HAL_SPI_Transmit+0xfa>
 8002ef2:	8afb      	ldrh	r3, [r7, #22]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d142      	bne.n	8002f7e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002efc:	881a      	ldrh	r2, [r3, #0]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f08:	1c9a      	adds	r2, r3, #2
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	3b01      	subs	r3, #1
 8002f16:	b29a      	uxth	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002f1c:	e02f      	b.n	8002f7e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f003 0302 	and.w	r3, r3, #2
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d112      	bne.n	8002f52 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f30:	881a      	ldrh	r2, [r3, #0]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f3c:	1c9a      	adds	r2, r3, #2
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	b29a      	uxth	r2, r3
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002f50:	e015      	b.n	8002f7e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f52:	f7fe fd25 	bl	80019a0 <HAL_GetTick>
 8002f56:	4602      	mov	r2, r0
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	683a      	ldr	r2, [r7, #0]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d803      	bhi.n	8002f6a <HAL_SPI_Transmit+0x16c>
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f68:	d102      	bne.n	8002f70 <HAL_SPI_Transmit+0x172>
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d106      	bne.n	8002f7e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8002f7c:	e0ab      	b.n	80030d6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d1ca      	bne.n	8002f1e <HAL_SPI_Transmit+0x120>
 8002f88:	e080      	b.n	800308c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d002      	beq.n	8002f98 <HAL_SPI_Transmit+0x19a>
 8002f92:	8afb      	ldrh	r3, [r7, #22]
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d174      	bne.n	8003082 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d912      	bls.n	8002fc8 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fa6:	881a      	ldrh	r2, [r3, #0]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fb2:	1c9a      	adds	r2, r3, #2
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	3b02      	subs	r3, #2
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002fc6:	e05c      	b.n	8003082 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	330c      	adds	r3, #12
 8002fd2:	7812      	ldrb	r2, [r2, #0]
 8002fd4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fda:	1c5a      	adds	r2, r3, #1
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002fee:	e048      	b.n	8003082 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f003 0302 	and.w	r3, r3, #2
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d12b      	bne.n	8003056 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003002:	b29b      	uxth	r3, r3
 8003004:	2b01      	cmp	r3, #1
 8003006:	d912      	bls.n	800302e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800300c:	881a      	ldrh	r2, [r3, #0]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003018:	1c9a      	adds	r2, r3, #2
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003022:	b29b      	uxth	r3, r3
 8003024:	3b02      	subs	r3, #2
 8003026:	b29a      	uxth	r2, r3
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800302c:	e029      	b.n	8003082 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	330c      	adds	r3, #12
 8003038:	7812      	ldrb	r2, [r2, #0]
 800303a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003040:	1c5a      	adds	r2, r3, #1
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800304a:	b29b      	uxth	r3, r3
 800304c:	3b01      	subs	r3, #1
 800304e:	b29a      	uxth	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003054:	e015      	b.n	8003082 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003056:	f7fe fca3 	bl	80019a0 <HAL_GetTick>
 800305a:	4602      	mov	r2, r0
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	429a      	cmp	r2, r3
 8003064:	d803      	bhi.n	800306e <HAL_SPI_Transmit+0x270>
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800306c:	d102      	bne.n	8003074 <HAL_SPI_Transmit+0x276>
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d106      	bne.n	8003082 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003080:	e029      	b.n	80030d6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003086:	b29b      	uxth	r3, r3
 8003088:	2b00      	cmp	r3, #0
 800308a:	d1b1      	bne.n	8002ff0 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	6839      	ldr	r1, [r7, #0]
 8003090:	68f8      	ldr	r0, [r7, #12]
 8003092:	f000 fb69 	bl	8003768 <SPI_EndRxTxTransaction>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d002      	beq.n	80030a2 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2220      	movs	r2, #32
 80030a0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d10a      	bne.n	80030c0 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80030aa:	2300      	movs	r3, #0
 80030ac:	613b      	str	r3, [r7, #16]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	613b      	str	r3, [r7, #16]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	613b      	str	r3, [r7, #16]
 80030be:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d002      	beq.n	80030ce <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	77fb      	strb	r3, [r7, #31]
 80030cc:	e003      	b.n	80030d6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80030de:	7ffb      	ldrb	r3, [r7, #31]
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3720      	adds	r7, #32
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b08a      	sub	sp, #40	@ 0x28
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	60f8      	str	r0, [r7, #12]
 80030f0:	60b9      	str	r1, [r7, #8]
 80030f2:	607a      	str	r2, [r7, #4]
 80030f4:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80030f6:	2301      	movs	r3, #1
 80030f8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80030fa:	2300      	movs	r3, #0
 80030fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003106:	2b01      	cmp	r3, #1
 8003108:	d101      	bne.n	800310e <HAL_SPI_TransmitReceive+0x26>
 800310a:	2302      	movs	r3, #2
 800310c:	e20a      	b.n	8003524 <HAL_SPI_TransmitReceive+0x43c>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2201      	movs	r2, #1
 8003112:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003116:	f7fe fc43 	bl	80019a0 <HAL_GetTick>
 800311a:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003122:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800312a:	887b      	ldrh	r3, [r7, #2]
 800312c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800312e:	887b      	ldrh	r3, [r7, #2]
 8003130:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003132:	7efb      	ldrb	r3, [r7, #27]
 8003134:	2b01      	cmp	r3, #1
 8003136:	d00e      	beq.n	8003156 <HAL_SPI_TransmitReceive+0x6e>
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800313e:	d106      	bne.n	800314e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d102      	bne.n	800314e <HAL_SPI_TransmitReceive+0x66>
 8003148:	7efb      	ldrb	r3, [r7, #27]
 800314a:	2b04      	cmp	r3, #4
 800314c:	d003      	beq.n	8003156 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800314e:	2302      	movs	r3, #2
 8003150:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003154:	e1e0      	b.n	8003518 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d005      	beq.n	8003168 <HAL_SPI_TransmitReceive+0x80>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d002      	beq.n	8003168 <HAL_SPI_TransmitReceive+0x80>
 8003162:	887b      	ldrh	r3, [r7, #2]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d103      	bne.n	8003170 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800316e:	e1d3      	b.n	8003518 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003176:	b2db      	uxtb	r3, r3
 8003178:	2b04      	cmp	r3, #4
 800317a:	d003      	beq.n	8003184 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2205      	movs	r2, #5
 8003180:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2200      	movs	r2, #0
 8003188:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	887a      	ldrh	r2, [r7, #2]
 8003194:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	887a      	ldrh	r2, [r7, #2]
 800319c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	68ba      	ldr	r2, [r7, #8]
 80031a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	887a      	ldrh	r2, [r7, #2]
 80031aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	887a      	ldrh	r2, [r7, #2]
 80031b0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2200      	movs	r2, #0
 80031b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2200      	movs	r2, #0
 80031bc:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80031c6:	d802      	bhi.n	80031ce <HAL_SPI_TransmitReceive+0xe6>
 80031c8:	8a3b      	ldrh	r3, [r7, #16]
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d908      	bls.n	80031e0 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	685a      	ldr	r2, [r3, #4]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80031dc:	605a      	str	r2, [r3, #4]
 80031de:	e007      	b.n	80031f0 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	685a      	ldr	r2, [r3, #4]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80031ee:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031fa:	2b40      	cmp	r3, #64	@ 0x40
 80031fc:	d007      	beq.n	800320e <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800320c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003216:	f240 8081 	bls.w	800331c <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d002      	beq.n	8003228 <HAL_SPI_TransmitReceive+0x140>
 8003222:	8a7b      	ldrh	r3, [r7, #18]
 8003224:	2b01      	cmp	r3, #1
 8003226:	d16d      	bne.n	8003304 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800322c:	881a      	ldrh	r2, [r3, #0]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003238:	1c9a      	adds	r2, r3, #2
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003242:	b29b      	uxth	r3, r3
 8003244:	3b01      	subs	r3, #1
 8003246:	b29a      	uxth	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800324c:	e05a      	b.n	8003304 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	f003 0302 	and.w	r3, r3, #2
 8003258:	2b02      	cmp	r3, #2
 800325a:	d11b      	bne.n	8003294 <HAL_SPI_TransmitReceive+0x1ac>
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003260:	b29b      	uxth	r3, r3
 8003262:	2b00      	cmp	r3, #0
 8003264:	d016      	beq.n	8003294 <HAL_SPI_TransmitReceive+0x1ac>
 8003266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003268:	2b01      	cmp	r3, #1
 800326a:	d113      	bne.n	8003294 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003270:	881a      	ldrh	r2, [r3, #0]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800327c:	1c9a      	adds	r2, r3, #2
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003286:	b29b      	uxth	r3, r3
 8003288:	3b01      	subs	r3, #1
 800328a:	b29a      	uxth	r2, r3
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003290:	2300      	movs	r3, #0
 8003292:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	f003 0301 	and.w	r3, r3, #1
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d11c      	bne.n	80032dc <HAL_SPI_TransmitReceive+0x1f4>
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80032a8:	b29b      	uxth	r3, r3
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d016      	beq.n	80032dc <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	68da      	ldr	r2, [r3, #12]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b8:	b292      	uxth	r2, r2
 80032ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c0:	1c9a      	adds	r2, r3, #2
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	3b01      	subs	r3, #1
 80032d0:	b29a      	uxth	r2, r3
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80032d8:	2301      	movs	r3, #1
 80032da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80032dc:	f7fe fb60 	bl	80019a0 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d80b      	bhi.n	8003304 <HAL_SPI_TransmitReceive+0x21c>
 80032ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032f2:	d007      	beq.n	8003304 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003302:	e109      	b.n	8003518 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003308:	b29b      	uxth	r3, r3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d19f      	bne.n	800324e <HAL_SPI_TransmitReceive+0x166>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003314:	b29b      	uxth	r3, r3
 8003316:	2b00      	cmp	r3, #0
 8003318:	d199      	bne.n	800324e <HAL_SPI_TransmitReceive+0x166>
 800331a:	e0e3      	b.n	80034e4 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d003      	beq.n	800332c <HAL_SPI_TransmitReceive+0x244>
 8003324:	8a7b      	ldrh	r3, [r7, #18]
 8003326:	2b01      	cmp	r3, #1
 8003328:	f040 80cf 	bne.w	80034ca <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003330:	b29b      	uxth	r3, r3
 8003332:	2b01      	cmp	r3, #1
 8003334:	d912      	bls.n	800335c <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800333a:	881a      	ldrh	r2, [r3, #0]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003346:	1c9a      	adds	r2, r3, #2
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003350:	b29b      	uxth	r3, r3
 8003352:	3b02      	subs	r3, #2
 8003354:	b29a      	uxth	r2, r3
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800335a:	e0b6      	b.n	80034ca <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	330c      	adds	r3, #12
 8003366:	7812      	ldrb	r2, [r2, #0]
 8003368:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800336e:	1c5a      	adds	r2, r3, #1
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003378:	b29b      	uxth	r3, r3
 800337a:	3b01      	subs	r3, #1
 800337c:	b29a      	uxth	r2, r3
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003382:	e0a2      	b.n	80034ca <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f003 0302 	and.w	r3, r3, #2
 800338e:	2b02      	cmp	r3, #2
 8003390:	d134      	bne.n	80033fc <HAL_SPI_TransmitReceive+0x314>
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003396:	b29b      	uxth	r3, r3
 8003398:	2b00      	cmp	r3, #0
 800339a:	d02f      	beq.n	80033fc <HAL_SPI_TransmitReceive+0x314>
 800339c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d12c      	bne.n	80033fc <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d912      	bls.n	80033d2 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033b0:	881a      	ldrh	r2, [r3, #0]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033bc:	1c9a      	adds	r2, r3, #2
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	3b02      	subs	r3, #2
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80033d0:	e012      	b.n	80033f8 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	330c      	adds	r3, #12
 80033dc:	7812      	ldrb	r2, [r2, #0]
 80033de:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033e4:	1c5a      	adds	r2, r3, #1
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033ee:	b29b      	uxth	r3, r3
 80033f0:	3b01      	subs	r3, #1
 80033f2:	b29a      	uxth	r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80033f8:	2300      	movs	r3, #0
 80033fa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f003 0301 	and.w	r3, r3, #1
 8003406:	2b01      	cmp	r3, #1
 8003408:	d148      	bne.n	800349c <HAL_SPI_TransmitReceive+0x3b4>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003410:	b29b      	uxth	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d042      	beq.n	800349c <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800341c:	b29b      	uxth	r3, r3
 800341e:	2b01      	cmp	r3, #1
 8003420:	d923      	bls.n	800346a <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68da      	ldr	r2, [r3, #12]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800342c:	b292      	uxth	r2, r2
 800342e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003434:	1c9a      	adds	r2, r3, #2
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003440:	b29b      	uxth	r3, r3
 8003442:	3b02      	subs	r3, #2
 8003444:	b29a      	uxth	r2, r3
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003452:	b29b      	uxth	r3, r3
 8003454:	2b01      	cmp	r3, #1
 8003456:	d81f      	bhi.n	8003498 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	685a      	ldr	r2, [r3, #4]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003466:	605a      	str	r2, [r3, #4]
 8003468:	e016      	b.n	8003498 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f103 020c 	add.w	r2, r3, #12
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003476:	7812      	ldrb	r2, [r2, #0]
 8003478:	b2d2      	uxtb	r2, r2
 800347a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003480:	1c5a      	adds	r2, r3, #1
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800348c:	b29b      	uxth	r3, r3
 800348e:	3b01      	subs	r3, #1
 8003490:	b29a      	uxth	r2, r3
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003498:	2301      	movs	r3, #1
 800349a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800349c:	f7fe fa80 	bl	80019a0 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	69fb      	ldr	r3, [r7, #28]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d803      	bhi.n	80034b4 <HAL_SPI_TransmitReceive+0x3cc>
 80034ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034b2:	d102      	bne.n	80034ba <HAL_SPI_TransmitReceive+0x3d2>
 80034b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d107      	bne.n	80034ca <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80034c8:	e026      	b.n	8003518 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	f47f af57 	bne.w	8003384 <HAL_SPI_TransmitReceive+0x29c>
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80034dc:	b29b      	uxth	r3, r3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	f47f af50 	bne.w	8003384 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80034e4:	69fa      	ldr	r2, [r7, #28]
 80034e6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80034e8:	68f8      	ldr	r0, [r7, #12]
 80034ea:	f000 f93d 	bl	8003768 <SPI_EndRxTxTransaction>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d005      	beq.n	8003500 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2220      	movs	r2, #32
 80034fe:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003504:	2b00      	cmp	r3, #0
 8003506:	d003      	beq.n	8003510 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800350e:	e003      	b.n	8003518 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003520:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8003524:	4618      	mov	r0, r3
 8003526:	3728      	adds	r7, #40	@ 0x28
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}

0800352c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b088      	sub	sp, #32
 8003530:	af00      	add	r7, sp, #0
 8003532:	60f8      	str	r0, [r7, #12]
 8003534:	60b9      	str	r1, [r7, #8]
 8003536:	603b      	str	r3, [r7, #0]
 8003538:	4613      	mov	r3, r2
 800353a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800353c:	f7fe fa30 	bl	80019a0 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003544:	1a9b      	subs	r3, r3, r2
 8003546:	683a      	ldr	r2, [r7, #0]
 8003548:	4413      	add	r3, r2
 800354a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800354c:	f7fe fa28 	bl	80019a0 <HAL_GetTick>
 8003550:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003552:	4b39      	ldr	r3, [pc, #228]	@ (8003638 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	015b      	lsls	r3, r3, #5
 8003558:	0d1b      	lsrs	r3, r3, #20
 800355a:	69fa      	ldr	r2, [r7, #28]
 800355c:	fb02 f303 	mul.w	r3, r2, r3
 8003560:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003562:	e054      	b.n	800360e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800356a:	d050      	beq.n	800360e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800356c:	f7fe fa18 	bl	80019a0 <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	69fa      	ldr	r2, [r7, #28]
 8003578:	429a      	cmp	r2, r3
 800357a:	d902      	bls.n	8003582 <SPI_WaitFlagStateUntilTimeout+0x56>
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d13d      	bne.n	80035fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	685a      	ldr	r2, [r3, #4]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003590:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800359a:	d111      	bne.n	80035c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035a4:	d004      	beq.n	80035b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035ae:	d107      	bne.n	80035c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80035be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035c8:	d10f      	bne.n	80035ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80035d8:	601a      	str	r2, [r3, #0]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80035e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2201      	movs	r2, #1
 80035ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e017      	b.n	800362e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d101      	bne.n	8003608 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003604:	2300      	movs	r3, #0
 8003606:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	3b01      	subs	r3, #1
 800360c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	689a      	ldr	r2, [r3, #8]
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	4013      	ands	r3, r2
 8003618:	68ba      	ldr	r2, [r7, #8]
 800361a:	429a      	cmp	r2, r3
 800361c:	bf0c      	ite	eq
 800361e:	2301      	moveq	r3, #1
 8003620:	2300      	movne	r3, #0
 8003622:	b2db      	uxtb	r3, r3
 8003624:	461a      	mov	r2, r3
 8003626:	79fb      	ldrb	r3, [r7, #7]
 8003628:	429a      	cmp	r2, r3
 800362a:	d19b      	bne.n	8003564 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3720      	adds	r7, #32
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	20000150 	.word	0x20000150

0800363c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b08a      	sub	sp, #40	@ 0x28
 8003640:	af00      	add	r7, sp, #0
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	60b9      	str	r1, [r7, #8]
 8003646:	607a      	str	r2, [r7, #4]
 8003648:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800364a:	2300      	movs	r3, #0
 800364c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800364e:	f7fe f9a7 	bl	80019a0 <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003656:	1a9b      	subs	r3, r3, r2
 8003658:	683a      	ldr	r2, [r7, #0]
 800365a:	4413      	add	r3, r2
 800365c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800365e:	f7fe f99f 	bl	80019a0 <HAL_GetTick>
 8003662:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	330c      	adds	r3, #12
 800366a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800366c:	4b3d      	ldr	r3, [pc, #244]	@ (8003764 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	4613      	mov	r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	4413      	add	r3, r2
 8003676:	00da      	lsls	r2, r3, #3
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	0d1b      	lsrs	r3, r3, #20
 800367c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800367e:	fb02 f303 	mul.w	r3, r2, r3
 8003682:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003684:	e060      	b.n	8003748 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800368c:	d107      	bne.n	800369e <SPI_WaitFifoStateUntilTimeout+0x62>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d104      	bne.n	800369e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003694:	69fb      	ldr	r3, [r7, #28]
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	b2db      	uxtb	r3, r3
 800369a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800369c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036a4:	d050      	beq.n	8003748 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80036a6:	f7fe f97b 	bl	80019a0 <HAL_GetTick>
 80036aa:	4602      	mov	r2, r0
 80036ac:	6a3b      	ldr	r3, [r7, #32]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d902      	bls.n	80036bc <SPI_WaitFifoStateUntilTimeout+0x80>
 80036b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d13d      	bne.n	8003738 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	685a      	ldr	r2, [r3, #4]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80036ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80036d4:	d111      	bne.n	80036fa <SPI_WaitFifoStateUntilTimeout+0xbe>
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036de:	d004      	beq.n	80036ea <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036e8:	d107      	bne.n	80036fa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003702:	d10f      	bne.n	8003724 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003712:	601a      	str	r2, [r3, #0]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003722:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003734:	2303      	movs	r3, #3
 8003736:	e010      	b.n	800375a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d101      	bne.n	8003742 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800373e:	2300      	movs	r3, #0
 8003740:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	3b01      	subs	r3, #1
 8003746:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	689a      	ldr	r2, [r3, #8]
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	4013      	ands	r3, r2
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	429a      	cmp	r2, r3
 8003756:	d196      	bne.n	8003686 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003758:	2300      	movs	r3, #0
}
 800375a:	4618      	mov	r0, r3
 800375c:	3728      	adds	r7, #40	@ 0x28
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	20000150 	.word	0x20000150

08003768 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b086      	sub	sp, #24
 800376c:	af02      	add	r7, sp, #8
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	9300      	str	r3, [sp, #0]
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	2200      	movs	r2, #0
 800377c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003780:	68f8      	ldr	r0, [r7, #12]
 8003782:	f7ff ff5b 	bl	800363c <SPI_WaitFifoStateUntilTimeout>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d007      	beq.n	800379c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003790:	f043 0220 	orr.w	r2, r3, #32
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003798:	2303      	movs	r3, #3
 800379a:	e027      	b.n	80037ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	9300      	str	r3, [sp, #0]
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	2200      	movs	r2, #0
 80037a4:	2180      	movs	r1, #128	@ 0x80
 80037a6:	68f8      	ldr	r0, [r7, #12]
 80037a8:	f7ff fec0 	bl	800352c <SPI_WaitFlagStateUntilTimeout>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d007      	beq.n	80037c2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037b6:	f043 0220 	orr.w	r2, r3, #32
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e014      	b.n	80037ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	9300      	str	r3, [sp, #0]
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80037ce:	68f8      	ldr	r0, [r7, #12]
 80037d0:	f7ff ff34 	bl	800363c <SPI_WaitFifoStateUntilTimeout>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d007      	beq.n	80037ea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037de:	f043 0220 	orr.w	r2, r3, #32
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e000      	b.n	80037ec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80037ea:	2300      	movs	r3, #0
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3710      	adds	r7, #16
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}

080037f4 <malloc>:
 80037f4:	4b02      	ldr	r3, [pc, #8]	@ (8003800 <malloc+0xc>)
 80037f6:	4601      	mov	r1, r0
 80037f8:	6818      	ldr	r0, [r3, #0]
 80037fa:	f000 b82d 	b.w	8003858 <_malloc_r>
 80037fe:	bf00      	nop
 8003800:	2000015c 	.word	0x2000015c

08003804 <free>:
 8003804:	4b02      	ldr	r3, [pc, #8]	@ (8003810 <free+0xc>)
 8003806:	4601      	mov	r1, r0
 8003808:	6818      	ldr	r0, [r3, #0]
 800380a:	f000 b933 	b.w	8003a74 <_free_r>
 800380e:	bf00      	nop
 8003810:	2000015c 	.word	0x2000015c

08003814 <sbrk_aligned>:
 8003814:	b570      	push	{r4, r5, r6, lr}
 8003816:	4e0f      	ldr	r6, [pc, #60]	@ (8003854 <sbrk_aligned+0x40>)
 8003818:	460c      	mov	r4, r1
 800381a:	6831      	ldr	r1, [r6, #0]
 800381c:	4605      	mov	r5, r0
 800381e:	b911      	cbnz	r1, 8003826 <sbrk_aligned+0x12>
 8003820:	f000 f8de 	bl	80039e0 <_sbrk_r>
 8003824:	6030      	str	r0, [r6, #0]
 8003826:	4621      	mov	r1, r4
 8003828:	4628      	mov	r0, r5
 800382a:	f000 f8d9 	bl	80039e0 <_sbrk_r>
 800382e:	1c43      	adds	r3, r0, #1
 8003830:	d103      	bne.n	800383a <sbrk_aligned+0x26>
 8003832:	f04f 34ff 	mov.w	r4, #4294967295
 8003836:	4620      	mov	r0, r4
 8003838:	bd70      	pop	{r4, r5, r6, pc}
 800383a:	1cc4      	adds	r4, r0, #3
 800383c:	f024 0403 	bic.w	r4, r4, #3
 8003840:	42a0      	cmp	r0, r4
 8003842:	d0f8      	beq.n	8003836 <sbrk_aligned+0x22>
 8003844:	1a21      	subs	r1, r4, r0
 8003846:	4628      	mov	r0, r5
 8003848:	f000 f8ca 	bl	80039e0 <_sbrk_r>
 800384c:	3001      	adds	r0, #1
 800384e:	d1f2      	bne.n	8003836 <sbrk_aligned+0x22>
 8003850:	e7ef      	b.n	8003832 <sbrk_aligned+0x1e>
 8003852:	bf00      	nop
 8003854:	20000360 	.word	0x20000360

08003858 <_malloc_r>:
 8003858:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800385c:	1ccd      	adds	r5, r1, #3
 800385e:	f025 0503 	bic.w	r5, r5, #3
 8003862:	3508      	adds	r5, #8
 8003864:	2d0c      	cmp	r5, #12
 8003866:	bf38      	it	cc
 8003868:	250c      	movcc	r5, #12
 800386a:	2d00      	cmp	r5, #0
 800386c:	4606      	mov	r6, r0
 800386e:	db01      	blt.n	8003874 <_malloc_r+0x1c>
 8003870:	42a9      	cmp	r1, r5
 8003872:	d904      	bls.n	800387e <_malloc_r+0x26>
 8003874:	230c      	movs	r3, #12
 8003876:	6033      	str	r3, [r6, #0]
 8003878:	2000      	movs	r0, #0
 800387a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800387e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003954 <_malloc_r+0xfc>
 8003882:	f000 f869 	bl	8003958 <__malloc_lock>
 8003886:	f8d8 3000 	ldr.w	r3, [r8]
 800388a:	461c      	mov	r4, r3
 800388c:	bb44      	cbnz	r4, 80038e0 <_malloc_r+0x88>
 800388e:	4629      	mov	r1, r5
 8003890:	4630      	mov	r0, r6
 8003892:	f7ff ffbf 	bl	8003814 <sbrk_aligned>
 8003896:	1c43      	adds	r3, r0, #1
 8003898:	4604      	mov	r4, r0
 800389a:	d158      	bne.n	800394e <_malloc_r+0xf6>
 800389c:	f8d8 4000 	ldr.w	r4, [r8]
 80038a0:	4627      	mov	r7, r4
 80038a2:	2f00      	cmp	r7, #0
 80038a4:	d143      	bne.n	800392e <_malloc_r+0xd6>
 80038a6:	2c00      	cmp	r4, #0
 80038a8:	d04b      	beq.n	8003942 <_malloc_r+0xea>
 80038aa:	6823      	ldr	r3, [r4, #0]
 80038ac:	4639      	mov	r1, r7
 80038ae:	4630      	mov	r0, r6
 80038b0:	eb04 0903 	add.w	r9, r4, r3
 80038b4:	f000 f894 	bl	80039e0 <_sbrk_r>
 80038b8:	4581      	cmp	r9, r0
 80038ba:	d142      	bne.n	8003942 <_malloc_r+0xea>
 80038bc:	6821      	ldr	r1, [r4, #0]
 80038be:	1a6d      	subs	r5, r5, r1
 80038c0:	4629      	mov	r1, r5
 80038c2:	4630      	mov	r0, r6
 80038c4:	f7ff ffa6 	bl	8003814 <sbrk_aligned>
 80038c8:	3001      	adds	r0, #1
 80038ca:	d03a      	beq.n	8003942 <_malloc_r+0xea>
 80038cc:	6823      	ldr	r3, [r4, #0]
 80038ce:	442b      	add	r3, r5
 80038d0:	6023      	str	r3, [r4, #0]
 80038d2:	f8d8 3000 	ldr.w	r3, [r8]
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	bb62      	cbnz	r2, 8003934 <_malloc_r+0xdc>
 80038da:	f8c8 7000 	str.w	r7, [r8]
 80038de:	e00f      	b.n	8003900 <_malloc_r+0xa8>
 80038e0:	6822      	ldr	r2, [r4, #0]
 80038e2:	1b52      	subs	r2, r2, r5
 80038e4:	d420      	bmi.n	8003928 <_malloc_r+0xd0>
 80038e6:	2a0b      	cmp	r2, #11
 80038e8:	d917      	bls.n	800391a <_malloc_r+0xc2>
 80038ea:	1961      	adds	r1, r4, r5
 80038ec:	42a3      	cmp	r3, r4
 80038ee:	6025      	str	r5, [r4, #0]
 80038f0:	bf18      	it	ne
 80038f2:	6059      	strne	r1, [r3, #4]
 80038f4:	6863      	ldr	r3, [r4, #4]
 80038f6:	bf08      	it	eq
 80038f8:	f8c8 1000 	streq.w	r1, [r8]
 80038fc:	5162      	str	r2, [r4, r5]
 80038fe:	604b      	str	r3, [r1, #4]
 8003900:	4630      	mov	r0, r6
 8003902:	f000 f82f 	bl	8003964 <__malloc_unlock>
 8003906:	f104 000b 	add.w	r0, r4, #11
 800390a:	1d23      	adds	r3, r4, #4
 800390c:	f020 0007 	bic.w	r0, r0, #7
 8003910:	1ac2      	subs	r2, r0, r3
 8003912:	bf1c      	itt	ne
 8003914:	1a1b      	subne	r3, r3, r0
 8003916:	50a3      	strne	r3, [r4, r2]
 8003918:	e7af      	b.n	800387a <_malloc_r+0x22>
 800391a:	6862      	ldr	r2, [r4, #4]
 800391c:	42a3      	cmp	r3, r4
 800391e:	bf0c      	ite	eq
 8003920:	f8c8 2000 	streq.w	r2, [r8]
 8003924:	605a      	strne	r2, [r3, #4]
 8003926:	e7eb      	b.n	8003900 <_malloc_r+0xa8>
 8003928:	4623      	mov	r3, r4
 800392a:	6864      	ldr	r4, [r4, #4]
 800392c:	e7ae      	b.n	800388c <_malloc_r+0x34>
 800392e:	463c      	mov	r4, r7
 8003930:	687f      	ldr	r7, [r7, #4]
 8003932:	e7b6      	b.n	80038a2 <_malloc_r+0x4a>
 8003934:	461a      	mov	r2, r3
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	42a3      	cmp	r3, r4
 800393a:	d1fb      	bne.n	8003934 <_malloc_r+0xdc>
 800393c:	2300      	movs	r3, #0
 800393e:	6053      	str	r3, [r2, #4]
 8003940:	e7de      	b.n	8003900 <_malloc_r+0xa8>
 8003942:	230c      	movs	r3, #12
 8003944:	6033      	str	r3, [r6, #0]
 8003946:	4630      	mov	r0, r6
 8003948:	f000 f80c 	bl	8003964 <__malloc_unlock>
 800394c:	e794      	b.n	8003878 <_malloc_r+0x20>
 800394e:	6005      	str	r5, [r0, #0]
 8003950:	e7d6      	b.n	8003900 <_malloc_r+0xa8>
 8003952:	bf00      	nop
 8003954:	20000364 	.word	0x20000364

08003958 <__malloc_lock>:
 8003958:	4801      	ldr	r0, [pc, #4]	@ (8003960 <__malloc_lock+0x8>)
 800395a:	f000 b87b 	b.w	8003a54 <__retarget_lock_acquire_recursive>
 800395e:	bf00      	nop
 8003960:	200004a4 	.word	0x200004a4

08003964 <__malloc_unlock>:
 8003964:	4801      	ldr	r0, [pc, #4]	@ (800396c <__malloc_unlock+0x8>)
 8003966:	f000 b876 	b.w	8003a56 <__retarget_lock_release_recursive>
 800396a:	bf00      	nop
 800396c:	200004a4 	.word	0x200004a4

08003970 <siprintf>:
 8003970:	b40e      	push	{r1, r2, r3}
 8003972:	b500      	push	{lr}
 8003974:	b09c      	sub	sp, #112	@ 0x70
 8003976:	ab1d      	add	r3, sp, #116	@ 0x74
 8003978:	9002      	str	r0, [sp, #8]
 800397a:	9006      	str	r0, [sp, #24]
 800397c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003980:	4809      	ldr	r0, [pc, #36]	@ (80039a8 <siprintf+0x38>)
 8003982:	9107      	str	r1, [sp, #28]
 8003984:	9104      	str	r1, [sp, #16]
 8003986:	4909      	ldr	r1, [pc, #36]	@ (80039ac <siprintf+0x3c>)
 8003988:	f853 2b04 	ldr.w	r2, [r3], #4
 800398c:	9105      	str	r1, [sp, #20]
 800398e:	6800      	ldr	r0, [r0, #0]
 8003990:	9301      	str	r3, [sp, #4]
 8003992:	a902      	add	r1, sp, #8
 8003994:	f000 f914 	bl	8003bc0 <_svfiprintf_r>
 8003998:	9b02      	ldr	r3, [sp, #8]
 800399a:	2200      	movs	r2, #0
 800399c:	701a      	strb	r2, [r3, #0]
 800399e:	b01c      	add	sp, #112	@ 0x70
 80039a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80039a4:	b003      	add	sp, #12
 80039a6:	4770      	bx	lr
 80039a8:	2000015c 	.word	0x2000015c
 80039ac:	ffff0208 	.word	0xffff0208

080039b0 <memset>:
 80039b0:	4402      	add	r2, r0
 80039b2:	4603      	mov	r3, r0
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d100      	bne.n	80039ba <memset+0xa>
 80039b8:	4770      	bx	lr
 80039ba:	f803 1b01 	strb.w	r1, [r3], #1
 80039be:	e7f9      	b.n	80039b4 <memset+0x4>

080039c0 <strcat>:
 80039c0:	b510      	push	{r4, lr}
 80039c2:	4602      	mov	r2, r0
 80039c4:	7814      	ldrb	r4, [r2, #0]
 80039c6:	4613      	mov	r3, r2
 80039c8:	3201      	adds	r2, #1
 80039ca:	2c00      	cmp	r4, #0
 80039cc:	d1fa      	bne.n	80039c4 <strcat+0x4>
 80039ce:	3b01      	subs	r3, #1
 80039d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80039d4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80039d8:	2a00      	cmp	r2, #0
 80039da:	d1f9      	bne.n	80039d0 <strcat+0x10>
 80039dc:	bd10      	pop	{r4, pc}
	...

080039e0 <_sbrk_r>:
 80039e0:	b538      	push	{r3, r4, r5, lr}
 80039e2:	4d06      	ldr	r5, [pc, #24]	@ (80039fc <_sbrk_r+0x1c>)
 80039e4:	2300      	movs	r3, #0
 80039e6:	4604      	mov	r4, r0
 80039e8:	4608      	mov	r0, r1
 80039ea:	602b      	str	r3, [r5, #0]
 80039ec:	f7fd fe08 	bl	8001600 <_sbrk>
 80039f0:	1c43      	adds	r3, r0, #1
 80039f2:	d102      	bne.n	80039fa <_sbrk_r+0x1a>
 80039f4:	682b      	ldr	r3, [r5, #0]
 80039f6:	b103      	cbz	r3, 80039fa <_sbrk_r+0x1a>
 80039f8:	6023      	str	r3, [r4, #0]
 80039fa:	bd38      	pop	{r3, r4, r5, pc}
 80039fc:	200004a0 	.word	0x200004a0

08003a00 <__errno>:
 8003a00:	4b01      	ldr	r3, [pc, #4]	@ (8003a08 <__errno+0x8>)
 8003a02:	6818      	ldr	r0, [r3, #0]
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	2000015c 	.word	0x2000015c

08003a0c <__libc_init_array>:
 8003a0c:	b570      	push	{r4, r5, r6, lr}
 8003a0e:	4d0d      	ldr	r5, [pc, #52]	@ (8003a44 <__libc_init_array+0x38>)
 8003a10:	4c0d      	ldr	r4, [pc, #52]	@ (8003a48 <__libc_init_array+0x3c>)
 8003a12:	1b64      	subs	r4, r4, r5
 8003a14:	10a4      	asrs	r4, r4, #2
 8003a16:	2600      	movs	r6, #0
 8003a18:	42a6      	cmp	r6, r4
 8003a1a:	d109      	bne.n	8003a30 <__libc_init_array+0x24>
 8003a1c:	4d0b      	ldr	r5, [pc, #44]	@ (8003a4c <__libc_init_array+0x40>)
 8003a1e:	4c0c      	ldr	r4, [pc, #48]	@ (8003a50 <__libc_init_array+0x44>)
 8003a20:	f000 fba8 	bl	8004174 <_init>
 8003a24:	1b64      	subs	r4, r4, r5
 8003a26:	10a4      	asrs	r4, r4, #2
 8003a28:	2600      	movs	r6, #0
 8003a2a:	42a6      	cmp	r6, r4
 8003a2c:	d105      	bne.n	8003a3a <__libc_init_array+0x2e>
 8003a2e:	bd70      	pop	{r4, r5, r6, pc}
 8003a30:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a34:	4798      	blx	r3
 8003a36:	3601      	adds	r6, #1
 8003a38:	e7ee      	b.n	8003a18 <__libc_init_array+0xc>
 8003a3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a3e:	4798      	blx	r3
 8003a40:	3601      	adds	r6, #1
 8003a42:	e7f2      	b.n	8003a2a <__libc_init_array+0x1e>
 8003a44:	08004230 	.word	0x08004230
 8003a48:	08004230 	.word	0x08004230
 8003a4c:	08004230 	.word	0x08004230
 8003a50:	08004234 	.word	0x08004234

08003a54 <__retarget_lock_acquire_recursive>:
 8003a54:	4770      	bx	lr

08003a56 <__retarget_lock_release_recursive>:
 8003a56:	4770      	bx	lr

08003a58 <memcpy>:
 8003a58:	440a      	add	r2, r1
 8003a5a:	4291      	cmp	r1, r2
 8003a5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003a60:	d100      	bne.n	8003a64 <memcpy+0xc>
 8003a62:	4770      	bx	lr
 8003a64:	b510      	push	{r4, lr}
 8003a66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003a6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003a6e:	4291      	cmp	r1, r2
 8003a70:	d1f9      	bne.n	8003a66 <memcpy+0xe>
 8003a72:	bd10      	pop	{r4, pc}

08003a74 <_free_r>:
 8003a74:	b538      	push	{r3, r4, r5, lr}
 8003a76:	4605      	mov	r5, r0
 8003a78:	2900      	cmp	r1, #0
 8003a7a:	d041      	beq.n	8003b00 <_free_r+0x8c>
 8003a7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a80:	1f0c      	subs	r4, r1, #4
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	bfb8      	it	lt
 8003a86:	18e4      	addlt	r4, r4, r3
 8003a88:	f7ff ff66 	bl	8003958 <__malloc_lock>
 8003a8c:	4a1d      	ldr	r2, [pc, #116]	@ (8003b04 <_free_r+0x90>)
 8003a8e:	6813      	ldr	r3, [r2, #0]
 8003a90:	b933      	cbnz	r3, 8003aa0 <_free_r+0x2c>
 8003a92:	6063      	str	r3, [r4, #4]
 8003a94:	6014      	str	r4, [r2, #0]
 8003a96:	4628      	mov	r0, r5
 8003a98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a9c:	f7ff bf62 	b.w	8003964 <__malloc_unlock>
 8003aa0:	42a3      	cmp	r3, r4
 8003aa2:	d908      	bls.n	8003ab6 <_free_r+0x42>
 8003aa4:	6820      	ldr	r0, [r4, #0]
 8003aa6:	1821      	adds	r1, r4, r0
 8003aa8:	428b      	cmp	r3, r1
 8003aaa:	bf01      	itttt	eq
 8003aac:	6819      	ldreq	r1, [r3, #0]
 8003aae:	685b      	ldreq	r3, [r3, #4]
 8003ab0:	1809      	addeq	r1, r1, r0
 8003ab2:	6021      	streq	r1, [r4, #0]
 8003ab4:	e7ed      	b.n	8003a92 <_free_r+0x1e>
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	b10b      	cbz	r3, 8003ac0 <_free_r+0x4c>
 8003abc:	42a3      	cmp	r3, r4
 8003abe:	d9fa      	bls.n	8003ab6 <_free_r+0x42>
 8003ac0:	6811      	ldr	r1, [r2, #0]
 8003ac2:	1850      	adds	r0, r2, r1
 8003ac4:	42a0      	cmp	r0, r4
 8003ac6:	d10b      	bne.n	8003ae0 <_free_r+0x6c>
 8003ac8:	6820      	ldr	r0, [r4, #0]
 8003aca:	4401      	add	r1, r0
 8003acc:	1850      	adds	r0, r2, r1
 8003ace:	4283      	cmp	r3, r0
 8003ad0:	6011      	str	r1, [r2, #0]
 8003ad2:	d1e0      	bne.n	8003a96 <_free_r+0x22>
 8003ad4:	6818      	ldr	r0, [r3, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	6053      	str	r3, [r2, #4]
 8003ada:	4408      	add	r0, r1
 8003adc:	6010      	str	r0, [r2, #0]
 8003ade:	e7da      	b.n	8003a96 <_free_r+0x22>
 8003ae0:	d902      	bls.n	8003ae8 <_free_r+0x74>
 8003ae2:	230c      	movs	r3, #12
 8003ae4:	602b      	str	r3, [r5, #0]
 8003ae6:	e7d6      	b.n	8003a96 <_free_r+0x22>
 8003ae8:	6820      	ldr	r0, [r4, #0]
 8003aea:	1821      	adds	r1, r4, r0
 8003aec:	428b      	cmp	r3, r1
 8003aee:	bf04      	itt	eq
 8003af0:	6819      	ldreq	r1, [r3, #0]
 8003af2:	685b      	ldreq	r3, [r3, #4]
 8003af4:	6063      	str	r3, [r4, #4]
 8003af6:	bf04      	itt	eq
 8003af8:	1809      	addeq	r1, r1, r0
 8003afa:	6021      	streq	r1, [r4, #0]
 8003afc:	6054      	str	r4, [r2, #4]
 8003afe:	e7ca      	b.n	8003a96 <_free_r+0x22>
 8003b00:	bd38      	pop	{r3, r4, r5, pc}
 8003b02:	bf00      	nop
 8003b04:	20000364 	.word	0x20000364

08003b08 <__ssputs_r>:
 8003b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b0c:	688e      	ldr	r6, [r1, #8]
 8003b0e:	461f      	mov	r7, r3
 8003b10:	42be      	cmp	r6, r7
 8003b12:	680b      	ldr	r3, [r1, #0]
 8003b14:	4682      	mov	sl, r0
 8003b16:	460c      	mov	r4, r1
 8003b18:	4690      	mov	r8, r2
 8003b1a:	d82d      	bhi.n	8003b78 <__ssputs_r+0x70>
 8003b1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003b20:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003b24:	d026      	beq.n	8003b74 <__ssputs_r+0x6c>
 8003b26:	6965      	ldr	r5, [r4, #20]
 8003b28:	6909      	ldr	r1, [r1, #16]
 8003b2a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003b2e:	eba3 0901 	sub.w	r9, r3, r1
 8003b32:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003b36:	1c7b      	adds	r3, r7, #1
 8003b38:	444b      	add	r3, r9
 8003b3a:	106d      	asrs	r5, r5, #1
 8003b3c:	429d      	cmp	r5, r3
 8003b3e:	bf38      	it	cc
 8003b40:	461d      	movcc	r5, r3
 8003b42:	0553      	lsls	r3, r2, #21
 8003b44:	d527      	bpl.n	8003b96 <__ssputs_r+0x8e>
 8003b46:	4629      	mov	r1, r5
 8003b48:	f7ff fe86 	bl	8003858 <_malloc_r>
 8003b4c:	4606      	mov	r6, r0
 8003b4e:	b360      	cbz	r0, 8003baa <__ssputs_r+0xa2>
 8003b50:	6921      	ldr	r1, [r4, #16]
 8003b52:	464a      	mov	r2, r9
 8003b54:	f7ff ff80 	bl	8003a58 <memcpy>
 8003b58:	89a3      	ldrh	r3, [r4, #12]
 8003b5a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003b5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b62:	81a3      	strh	r3, [r4, #12]
 8003b64:	6126      	str	r6, [r4, #16]
 8003b66:	6165      	str	r5, [r4, #20]
 8003b68:	444e      	add	r6, r9
 8003b6a:	eba5 0509 	sub.w	r5, r5, r9
 8003b6e:	6026      	str	r6, [r4, #0]
 8003b70:	60a5      	str	r5, [r4, #8]
 8003b72:	463e      	mov	r6, r7
 8003b74:	42be      	cmp	r6, r7
 8003b76:	d900      	bls.n	8003b7a <__ssputs_r+0x72>
 8003b78:	463e      	mov	r6, r7
 8003b7a:	6820      	ldr	r0, [r4, #0]
 8003b7c:	4632      	mov	r2, r6
 8003b7e:	4641      	mov	r1, r8
 8003b80:	f000 faa8 	bl	80040d4 <memmove>
 8003b84:	68a3      	ldr	r3, [r4, #8]
 8003b86:	1b9b      	subs	r3, r3, r6
 8003b88:	60a3      	str	r3, [r4, #8]
 8003b8a:	6823      	ldr	r3, [r4, #0]
 8003b8c:	4433      	add	r3, r6
 8003b8e:	6023      	str	r3, [r4, #0]
 8003b90:	2000      	movs	r0, #0
 8003b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b96:	462a      	mov	r2, r5
 8003b98:	f000 fab6 	bl	8004108 <_realloc_r>
 8003b9c:	4606      	mov	r6, r0
 8003b9e:	2800      	cmp	r0, #0
 8003ba0:	d1e0      	bne.n	8003b64 <__ssputs_r+0x5c>
 8003ba2:	6921      	ldr	r1, [r4, #16]
 8003ba4:	4650      	mov	r0, sl
 8003ba6:	f7ff ff65 	bl	8003a74 <_free_r>
 8003baa:	230c      	movs	r3, #12
 8003bac:	f8ca 3000 	str.w	r3, [sl]
 8003bb0:	89a3      	ldrh	r3, [r4, #12]
 8003bb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bb6:	81a3      	strh	r3, [r4, #12]
 8003bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8003bbc:	e7e9      	b.n	8003b92 <__ssputs_r+0x8a>
	...

08003bc0 <_svfiprintf_r>:
 8003bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bc4:	4698      	mov	r8, r3
 8003bc6:	898b      	ldrh	r3, [r1, #12]
 8003bc8:	061b      	lsls	r3, r3, #24
 8003bca:	b09d      	sub	sp, #116	@ 0x74
 8003bcc:	4607      	mov	r7, r0
 8003bce:	460d      	mov	r5, r1
 8003bd0:	4614      	mov	r4, r2
 8003bd2:	d510      	bpl.n	8003bf6 <_svfiprintf_r+0x36>
 8003bd4:	690b      	ldr	r3, [r1, #16]
 8003bd6:	b973      	cbnz	r3, 8003bf6 <_svfiprintf_r+0x36>
 8003bd8:	2140      	movs	r1, #64	@ 0x40
 8003bda:	f7ff fe3d 	bl	8003858 <_malloc_r>
 8003bde:	6028      	str	r0, [r5, #0]
 8003be0:	6128      	str	r0, [r5, #16]
 8003be2:	b930      	cbnz	r0, 8003bf2 <_svfiprintf_r+0x32>
 8003be4:	230c      	movs	r3, #12
 8003be6:	603b      	str	r3, [r7, #0]
 8003be8:	f04f 30ff 	mov.w	r0, #4294967295
 8003bec:	b01d      	add	sp, #116	@ 0x74
 8003bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bf2:	2340      	movs	r3, #64	@ 0x40
 8003bf4:	616b      	str	r3, [r5, #20]
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	9309      	str	r3, [sp, #36]	@ 0x24
 8003bfa:	2320      	movs	r3, #32
 8003bfc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003c00:	f8cd 800c 	str.w	r8, [sp, #12]
 8003c04:	2330      	movs	r3, #48	@ 0x30
 8003c06:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003da4 <_svfiprintf_r+0x1e4>
 8003c0a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003c0e:	f04f 0901 	mov.w	r9, #1
 8003c12:	4623      	mov	r3, r4
 8003c14:	469a      	mov	sl, r3
 8003c16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c1a:	b10a      	cbz	r2, 8003c20 <_svfiprintf_r+0x60>
 8003c1c:	2a25      	cmp	r2, #37	@ 0x25
 8003c1e:	d1f9      	bne.n	8003c14 <_svfiprintf_r+0x54>
 8003c20:	ebba 0b04 	subs.w	fp, sl, r4
 8003c24:	d00b      	beq.n	8003c3e <_svfiprintf_r+0x7e>
 8003c26:	465b      	mov	r3, fp
 8003c28:	4622      	mov	r2, r4
 8003c2a:	4629      	mov	r1, r5
 8003c2c:	4638      	mov	r0, r7
 8003c2e:	f7ff ff6b 	bl	8003b08 <__ssputs_r>
 8003c32:	3001      	adds	r0, #1
 8003c34:	f000 80a7 	beq.w	8003d86 <_svfiprintf_r+0x1c6>
 8003c38:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c3a:	445a      	add	r2, fp
 8003c3c:	9209      	str	r2, [sp, #36]	@ 0x24
 8003c3e:	f89a 3000 	ldrb.w	r3, [sl]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	f000 809f 	beq.w	8003d86 <_svfiprintf_r+0x1c6>
 8003c48:	2300      	movs	r3, #0
 8003c4a:	f04f 32ff 	mov.w	r2, #4294967295
 8003c4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003c52:	f10a 0a01 	add.w	sl, sl, #1
 8003c56:	9304      	str	r3, [sp, #16]
 8003c58:	9307      	str	r3, [sp, #28]
 8003c5a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003c5e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003c60:	4654      	mov	r4, sl
 8003c62:	2205      	movs	r2, #5
 8003c64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c68:	484e      	ldr	r0, [pc, #312]	@ (8003da4 <_svfiprintf_r+0x1e4>)
 8003c6a:	f7fc fab9 	bl	80001e0 <memchr>
 8003c6e:	9a04      	ldr	r2, [sp, #16]
 8003c70:	b9d8      	cbnz	r0, 8003caa <_svfiprintf_r+0xea>
 8003c72:	06d0      	lsls	r0, r2, #27
 8003c74:	bf44      	itt	mi
 8003c76:	2320      	movmi	r3, #32
 8003c78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c7c:	0711      	lsls	r1, r2, #28
 8003c7e:	bf44      	itt	mi
 8003c80:	232b      	movmi	r3, #43	@ 0x2b
 8003c82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c86:	f89a 3000 	ldrb.w	r3, [sl]
 8003c8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c8c:	d015      	beq.n	8003cba <_svfiprintf_r+0xfa>
 8003c8e:	9a07      	ldr	r2, [sp, #28]
 8003c90:	4654      	mov	r4, sl
 8003c92:	2000      	movs	r0, #0
 8003c94:	f04f 0c0a 	mov.w	ip, #10
 8003c98:	4621      	mov	r1, r4
 8003c9a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c9e:	3b30      	subs	r3, #48	@ 0x30
 8003ca0:	2b09      	cmp	r3, #9
 8003ca2:	d94b      	bls.n	8003d3c <_svfiprintf_r+0x17c>
 8003ca4:	b1b0      	cbz	r0, 8003cd4 <_svfiprintf_r+0x114>
 8003ca6:	9207      	str	r2, [sp, #28]
 8003ca8:	e014      	b.n	8003cd4 <_svfiprintf_r+0x114>
 8003caa:	eba0 0308 	sub.w	r3, r0, r8
 8003cae:	fa09 f303 	lsl.w	r3, r9, r3
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	9304      	str	r3, [sp, #16]
 8003cb6:	46a2      	mov	sl, r4
 8003cb8:	e7d2      	b.n	8003c60 <_svfiprintf_r+0xa0>
 8003cba:	9b03      	ldr	r3, [sp, #12]
 8003cbc:	1d19      	adds	r1, r3, #4
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	9103      	str	r1, [sp, #12]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	bfbb      	ittet	lt
 8003cc6:	425b      	neglt	r3, r3
 8003cc8:	f042 0202 	orrlt.w	r2, r2, #2
 8003ccc:	9307      	strge	r3, [sp, #28]
 8003cce:	9307      	strlt	r3, [sp, #28]
 8003cd0:	bfb8      	it	lt
 8003cd2:	9204      	strlt	r2, [sp, #16]
 8003cd4:	7823      	ldrb	r3, [r4, #0]
 8003cd6:	2b2e      	cmp	r3, #46	@ 0x2e
 8003cd8:	d10a      	bne.n	8003cf0 <_svfiprintf_r+0x130>
 8003cda:	7863      	ldrb	r3, [r4, #1]
 8003cdc:	2b2a      	cmp	r3, #42	@ 0x2a
 8003cde:	d132      	bne.n	8003d46 <_svfiprintf_r+0x186>
 8003ce0:	9b03      	ldr	r3, [sp, #12]
 8003ce2:	1d1a      	adds	r2, r3, #4
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	9203      	str	r2, [sp, #12]
 8003ce8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003cec:	3402      	adds	r4, #2
 8003cee:	9305      	str	r3, [sp, #20]
 8003cf0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003db4 <_svfiprintf_r+0x1f4>
 8003cf4:	7821      	ldrb	r1, [r4, #0]
 8003cf6:	2203      	movs	r2, #3
 8003cf8:	4650      	mov	r0, sl
 8003cfa:	f7fc fa71 	bl	80001e0 <memchr>
 8003cfe:	b138      	cbz	r0, 8003d10 <_svfiprintf_r+0x150>
 8003d00:	9b04      	ldr	r3, [sp, #16]
 8003d02:	eba0 000a 	sub.w	r0, r0, sl
 8003d06:	2240      	movs	r2, #64	@ 0x40
 8003d08:	4082      	lsls	r2, r0
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	3401      	adds	r4, #1
 8003d0e:	9304      	str	r3, [sp, #16]
 8003d10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d14:	4824      	ldr	r0, [pc, #144]	@ (8003da8 <_svfiprintf_r+0x1e8>)
 8003d16:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003d1a:	2206      	movs	r2, #6
 8003d1c:	f7fc fa60 	bl	80001e0 <memchr>
 8003d20:	2800      	cmp	r0, #0
 8003d22:	d036      	beq.n	8003d92 <_svfiprintf_r+0x1d2>
 8003d24:	4b21      	ldr	r3, [pc, #132]	@ (8003dac <_svfiprintf_r+0x1ec>)
 8003d26:	bb1b      	cbnz	r3, 8003d70 <_svfiprintf_r+0x1b0>
 8003d28:	9b03      	ldr	r3, [sp, #12]
 8003d2a:	3307      	adds	r3, #7
 8003d2c:	f023 0307 	bic.w	r3, r3, #7
 8003d30:	3308      	adds	r3, #8
 8003d32:	9303      	str	r3, [sp, #12]
 8003d34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d36:	4433      	add	r3, r6
 8003d38:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d3a:	e76a      	b.n	8003c12 <_svfiprintf_r+0x52>
 8003d3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d40:	460c      	mov	r4, r1
 8003d42:	2001      	movs	r0, #1
 8003d44:	e7a8      	b.n	8003c98 <_svfiprintf_r+0xd8>
 8003d46:	2300      	movs	r3, #0
 8003d48:	3401      	adds	r4, #1
 8003d4a:	9305      	str	r3, [sp, #20]
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	f04f 0c0a 	mov.w	ip, #10
 8003d52:	4620      	mov	r0, r4
 8003d54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d58:	3a30      	subs	r2, #48	@ 0x30
 8003d5a:	2a09      	cmp	r2, #9
 8003d5c:	d903      	bls.n	8003d66 <_svfiprintf_r+0x1a6>
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d0c6      	beq.n	8003cf0 <_svfiprintf_r+0x130>
 8003d62:	9105      	str	r1, [sp, #20]
 8003d64:	e7c4      	b.n	8003cf0 <_svfiprintf_r+0x130>
 8003d66:	fb0c 2101 	mla	r1, ip, r1, r2
 8003d6a:	4604      	mov	r4, r0
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e7f0      	b.n	8003d52 <_svfiprintf_r+0x192>
 8003d70:	ab03      	add	r3, sp, #12
 8003d72:	9300      	str	r3, [sp, #0]
 8003d74:	462a      	mov	r2, r5
 8003d76:	4b0e      	ldr	r3, [pc, #56]	@ (8003db0 <_svfiprintf_r+0x1f0>)
 8003d78:	a904      	add	r1, sp, #16
 8003d7a:	4638      	mov	r0, r7
 8003d7c:	f3af 8000 	nop.w
 8003d80:	1c42      	adds	r2, r0, #1
 8003d82:	4606      	mov	r6, r0
 8003d84:	d1d6      	bne.n	8003d34 <_svfiprintf_r+0x174>
 8003d86:	89ab      	ldrh	r3, [r5, #12]
 8003d88:	065b      	lsls	r3, r3, #25
 8003d8a:	f53f af2d 	bmi.w	8003be8 <_svfiprintf_r+0x28>
 8003d8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003d90:	e72c      	b.n	8003bec <_svfiprintf_r+0x2c>
 8003d92:	ab03      	add	r3, sp, #12
 8003d94:	9300      	str	r3, [sp, #0]
 8003d96:	462a      	mov	r2, r5
 8003d98:	4b05      	ldr	r3, [pc, #20]	@ (8003db0 <_svfiprintf_r+0x1f0>)
 8003d9a:	a904      	add	r1, sp, #16
 8003d9c:	4638      	mov	r0, r7
 8003d9e:	f000 f879 	bl	8003e94 <_printf_i>
 8003da2:	e7ed      	b.n	8003d80 <_svfiprintf_r+0x1c0>
 8003da4:	080041f4 	.word	0x080041f4
 8003da8:	080041fe 	.word	0x080041fe
 8003dac:	00000000 	.word	0x00000000
 8003db0:	08003b09 	.word	0x08003b09
 8003db4:	080041fa 	.word	0x080041fa

08003db8 <_printf_common>:
 8003db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003dbc:	4616      	mov	r6, r2
 8003dbe:	4698      	mov	r8, r3
 8003dc0:	688a      	ldr	r2, [r1, #8]
 8003dc2:	690b      	ldr	r3, [r1, #16]
 8003dc4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	bfb8      	it	lt
 8003dcc:	4613      	movlt	r3, r2
 8003dce:	6033      	str	r3, [r6, #0]
 8003dd0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003dd4:	4607      	mov	r7, r0
 8003dd6:	460c      	mov	r4, r1
 8003dd8:	b10a      	cbz	r2, 8003dde <_printf_common+0x26>
 8003dda:	3301      	adds	r3, #1
 8003ddc:	6033      	str	r3, [r6, #0]
 8003dde:	6823      	ldr	r3, [r4, #0]
 8003de0:	0699      	lsls	r1, r3, #26
 8003de2:	bf42      	ittt	mi
 8003de4:	6833      	ldrmi	r3, [r6, #0]
 8003de6:	3302      	addmi	r3, #2
 8003de8:	6033      	strmi	r3, [r6, #0]
 8003dea:	6825      	ldr	r5, [r4, #0]
 8003dec:	f015 0506 	ands.w	r5, r5, #6
 8003df0:	d106      	bne.n	8003e00 <_printf_common+0x48>
 8003df2:	f104 0a19 	add.w	sl, r4, #25
 8003df6:	68e3      	ldr	r3, [r4, #12]
 8003df8:	6832      	ldr	r2, [r6, #0]
 8003dfa:	1a9b      	subs	r3, r3, r2
 8003dfc:	42ab      	cmp	r3, r5
 8003dfe:	dc26      	bgt.n	8003e4e <_printf_common+0x96>
 8003e00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003e04:	6822      	ldr	r2, [r4, #0]
 8003e06:	3b00      	subs	r3, #0
 8003e08:	bf18      	it	ne
 8003e0a:	2301      	movne	r3, #1
 8003e0c:	0692      	lsls	r2, r2, #26
 8003e0e:	d42b      	bmi.n	8003e68 <_printf_common+0xb0>
 8003e10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003e14:	4641      	mov	r1, r8
 8003e16:	4638      	mov	r0, r7
 8003e18:	47c8      	blx	r9
 8003e1a:	3001      	adds	r0, #1
 8003e1c:	d01e      	beq.n	8003e5c <_printf_common+0xa4>
 8003e1e:	6823      	ldr	r3, [r4, #0]
 8003e20:	6922      	ldr	r2, [r4, #16]
 8003e22:	f003 0306 	and.w	r3, r3, #6
 8003e26:	2b04      	cmp	r3, #4
 8003e28:	bf02      	ittt	eq
 8003e2a:	68e5      	ldreq	r5, [r4, #12]
 8003e2c:	6833      	ldreq	r3, [r6, #0]
 8003e2e:	1aed      	subeq	r5, r5, r3
 8003e30:	68a3      	ldr	r3, [r4, #8]
 8003e32:	bf0c      	ite	eq
 8003e34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e38:	2500      	movne	r5, #0
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	bfc4      	itt	gt
 8003e3e:	1a9b      	subgt	r3, r3, r2
 8003e40:	18ed      	addgt	r5, r5, r3
 8003e42:	2600      	movs	r6, #0
 8003e44:	341a      	adds	r4, #26
 8003e46:	42b5      	cmp	r5, r6
 8003e48:	d11a      	bne.n	8003e80 <_printf_common+0xc8>
 8003e4a:	2000      	movs	r0, #0
 8003e4c:	e008      	b.n	8003e60 <_printf_common+0xa8>
 8003e4e:	2301      	movs	r3, #1
 8003e50:	4652      	mov	r2, sl
 8003e52:	4641      	mov	r1, r8
 8003e54:	4638      	mov	r0, r7
 8003e56:	47c8      	blx	r9
 8003e58:	3001      	adds	r0, #1
 8003e5a:	d103      	bne.n	8003e64 <_printf_common+0xac>
 8003e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e64:	3501      	adds	r5, #1
 8003e66:	e7c6      	b.n	8003df6 <_printf_common+0x3e>
 8003e68:	18e1      	adds	r1, r4, r3
 8003e6a:	1c5a      	adds	r2, r3, #1
 8003e6c:	2030      	movs	r0, #48	@ 0x30
 8003e6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003e72:	4422      	add	r2, r4
 8003e74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003e78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003e7c:	3302      	adds	r3, #2
 8003e7e:	e7c7      	b.n	8003e10 <_printf_common+0x58>
 8003e80:	2301      	movs	r3, #1
 8003e82:	4622      	mov	r2, r4
 8003e84:	4641      	mov	r1, r8
 8003e86:	4638      	mov	r0, r7
 8003e88:	47c8      	blx	r9
 8003e8a:	3001      	adds	r0, #1
 8003e8c:	d0e6      	beq.n	8003e5c <_printf_common+0xa4>
 8003e8e:	3601      	adds	r6, #1
 8003e90:	e7d9      	b.n	8003e46 <_printf_common+0x8e>
	...

08003e94 <_printf_i>:
 8003e94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e98:	7e0f      	ldrb	r7, [r1, #24]
 8003e9a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003e9c:	2f78      	cmp	r7, #120	@ 0x78
 8003e9e:	4691      	mov	r9, r2
 8003ea0:	4680      	mov	r8, r0
 8003ea2:	460c      	mov	r4, r1
 8003ea4:	469a      	mov	sl, r3
 8003ea6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003eaa:	d807      	bhi.n	8003ebc <_printf_i+0x28>
 8003eac:	2f62      	cmp	r7, #98	@ 0x62
 8003eae:	d80a      	bhi.n	8003ec6 <_printf_i+0x32>
 8003eb0:	2f00      	cmp	r7, #0
 8003eb2:	f000 80d2 	beq.w	800405a <_printf_i+0x1c6>
 8003eb6:	2f58      	cmp	r7, #88	@ 0x58
 8003eb8:	f000 80b9 	beq.w	800402e <_printf_i+0x19a>
 8003ebc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ec0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003ec4:	e03a      	b.n	8003f3c <_printf_i+0xa8>
 8003ec6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003eca:	2b15      	cmp	r3, #21
 8003ecc:	d8f6      	bhi.n	8003ebc <_printf_i+0x28>
 8003ece:	a101      	add	r1, pc, #4	@ (adr r1, 8003ed4 <_printf_i+0x40>)
 8003ed0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003ed4:	08003f2d 	.word	0x08003f2d
 8003ed8:	08003f41 	.word	0x08003f41
 8003edc:	08003ebd 	.word	0x08003ebd
 8003ee0:	08003ebd 	.word	0x08003ebd
 8003ee4:	08003ebd 	.word	0x08003ebd
 8003ee8:	08003ebd 	.word	0x08003ebd
 8003eec:	08003f41 	.word	0x08003f41
 8003ef0:	08003ebd 	.word	0x08003ebd
 8003ef4:	08003ebd 	.word	0x08003ebd
 8003ef8:	08003ebd 	.word	0x08003ebd
 8003efc:	08003ebd 	.word	0x08003ebd
 8003f00:	08004041 	.word	0x08004041
 8003f04:	08003f6b 	.word	0x08003f6b
 8003f08:	08003ffb 	.word	0x08003ffb
 8003f0c:	08003ebd 	.word	0x08003ebd
 8003f10:	08003ebd 	.word	0x08003ebd
 8003f14:	08004063 	.word	0x08004063
 8003f18:	08003ebd 	.word	0x08003ebd
 8003f1c:	08003f6b 	.word	0x08003f6b
 8003f20:	08003ebd 	.word	0x08003ebd
 8003f24:	08003ebd 	.word	0x08003ebd
 8003f28:	08004003 	.word	0x08004003
 8003f2c:	6833      	ldr	r3, [r6, #0]
 8003f2e:	1d1a      	adds	r2, r3, #4
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	6032      	str	r2, [r6, #0]
 8003f34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e09d      	b.n	800407c <_printf_i+0x1e8>
 8003f40:	6833      	ldr	r3, [r6, #0]
 8003f42:	6820      	ldr	r0, [r4, #0]
 8003f44:	1d19      	adds	r1, r3, #4
 8003f46:	6031      	str	r1, [r6, #0]
 8003f48:	0606      	lsls	r6, r0, #24
 8003f4a:	d501      	bpl.n	8003f50 <_printf_i+0xbc>
 8003f4c:	681d      	ldr	r5, [r3, #0]
 8003f4e:	e003      	b.n	8003f58 <_printf_i+0xc4>
 8003f50:	0645      	lsls	r5, r0, #25
 8003f52:	d5fb      	bpl.n	8003f4c <_printf_i+0xb8>
 8003f54:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003f58:	2d00      	cmp	r5, #0
 8003f5a:	da03      	bge.n	8003f64 <_printf_i+0xd0>
 8003f5c:	232d      	movs	r3, #45	@ 0x2d
 8003f5e:	426d      	negs	r5, r5
 8003f60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f64:	4859      	ldr	r0, [pc, #356]	@ (80040cc <_printf_i+0x238>)
 8003f66:	230a      	movs	r3, #10
 8003f68:	e011      	b.n	8003f8e <_printf_i+0xfa>
 8003f6a:	6821      	ldr	r1, [r4, #0]
 8003f6c:	6833      	ldr	r3, [r6, #0]
 8003f6e:	0608      	lsls	r0, r1, #24
 8003f70:	f853 5b04 	ldr.w	r5, [r3], #4
 8003f74:	d402      	bmi.n	8003f7c <_printf_i+0xe8>
 8003f76:	0649      	lsls	r1, r1, #25
 8003f78:	bf48      	it	mi
 8003f7a:	b2ad      	uxthmi	r5, r5
 8003f7c:	2f6f      	cmp	r7, #111	@ 0x6f
 8003f7e:	4853      	ldr	r0, [pc, #332]	@ (80040cc <_printf_i+0x238>)
 8003f80:	6033      	str	r3, [r6, #0]
 8003f82:	bf14      	ite	ne
 8003f84:	230a      	movne	r3, #10
 8003f86:	2308      	moveq	r3, #8
 8003f88:	2100      	movs	r1, #0
 8003f8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003f8e:	6866      	ldr	r6, [r4, #4]
 8003f90:	60a6      	str	r6, [r4, #8]
 8003f92:	2e00      	cmp	r6, #0
 8003f94:	bfa2      	ittt	ge
 8003f96:	6821      	ldrge	r1, [r4, #0]
 8003f98:	f021 0104 	bicge.w	r1, r1, #4
 8003f9c:	6021      	strge	r1, [r4, #0]
 8003f9e:	b90d      	cbnz	r5, 8003fa4 <_printf_i+0x110>
 8003fa0:	2e00      	cmp	r6, #0
 8003fa2:	d04b      	beq.n	800403c <_printf_i+0x1a8>
 8003fa4:	4616      	mov	r6, r2
 8003fa6:	fbb5 f1f3 	udiv	r1, r5, r3
 8003faa:	fb03 5711 	mls	r7, r3, r1, r5
 8003fae:	5dc7      	ldrb	r7, [r0, r7]
 8003fb0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003fb4:	462f      	mov	r7, r5
 8003fb6:	42bb      	cmp	r3, r7
 8003fb8:	460d      	mov	r5, r1
 8003fba:	d9f4      	bls.n	8003fa6 <_printf_i+0x112>
 8003fbc:	2b08      	cmp	r3, #8
 8003fbe:	d10b      	bne.n	8003fd8 <_printf_i+0x144>
 8003fc0:	6823      	ldr	r3, [r4, #0]
 8003fc2:	07df      	lsls	r7, r3, #31
 8003fc4:	d508      	bpl.n	8003fd8 <_printf_i+0x144>
 8003fc6:	6923      	ldr	r3, [r4, #16]
 8003fc8:	6861      	ldr	r1, [r4, #4]
 8003fca:	4299      	cmp	r1, r3
 8003fcc:	bfde      	ittt	le
 8003fce:	2330      	movle	r3, #48	@ 0x30
 8003fd0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003fd4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003fd8:	1b92      	subs	r2, r2, r6
 8003fda:	6122      	str	r2, [r4, #16]
 8003fdc:	f8cd a000 	str.w	sl, [sp]
 8003fe0:	464b      	mov	r3, r9
 8003fe2:	aa03      	add	r2, sp, #12
 8003fe4:	4621      	mov	r1, r4
 8003fe6:	4640      	mov	r0, r8
 8003fe8:	f7ff fee6 	bl	8003db8 <_printf_common>
 8003fec:	3001      	adds	r0, #1
 8003fee:	d14a      	bne.n	8004086 <_printf_i+0x1f2>
 8003ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ff4:	b004      	add	sp, #16
 8003ff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ffa:	6823      	ldr	r3, [r4, #0]
 8003ffc:	f043 0320 	orr.w	r3, r3, #32
 8004000:	6023      	str	r3, [r4, #0]
 8004002:	4833      	ldr	r0, [pc, #204]	@ (80040d0 <_printf_i+0x23c>)
 8004004:	2778      	movs	r7, #120	@ 0x78
 8004006:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800400a:	6823      	ldr	r3, [r4, #0]
 800400c:	6831      	ldr	r1, [r6, #0]
 800400e:	061f      	lsls	r7, r3, #24
 8004010:	f851 5b04 	ldr.w	r5, [r1], #4
 8004014:	d402      	bmi.n	800401c <_printf_i+0x188>
 8004016:	065f      	lsls	r7, r3, #25
 8004018:	bf48      	it	mi
 800401a:	b2ad      	uxthmi	r5, r5
 800401c:	6031      	str	r1, [r6, #0]
 800401e:	07d9      	lsls	r1, r3, #31
 8004020:	bf44      	itt	mi
 8004022:	f043 0320 	orrmi.w	r3, r3, #32
 8004026:	6023      	strmi	r3, [r4, #0]
 8004028:	b11d      	cbz	r5, 8004032 <_printf_i+0x19e>
 800402a:	2310      	movs	r3, #16
 800402c:	e7ac      	b.n	8003f88 <_printf_i+0xf4>
 800402e:	4827      	ldr	r0, [pc, #156]	@ (80040cc <_printf_i+0x238>)
 8004030:	e7e9      	b.n	8004006 <_printf_i+0x172>
 8004032:	6823      	ldr	r3, [r4, #0]
 8004034:	f023 0320 	bic.w	r3, r3, #32
 8004038:	6023      	str	r3, [r4, #0]
 800403a:	e7f6      	b.n	800402a <_printf_i+0x196>
 800403c:	4616      	mov	r6, r2
 800403e:	e7bd      	b.n	8003fbc <_printf_i+0x128>
 8004040:	6833      	ldr	r3, [r6, #0]
 8004042:	6825      	ldr	r5, [r4, #0]
 8004044:	6961      	ldr	r1, [r4, #20]
 8004046:	1d18      	adds	r0, r3, #4
 8004048:	6030      	str	r0, [r6, #0]
 800404a:	062e      	lsls	r6, r5, #24
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	d501      	bpl.n	8004054 <_printf_i+0x1c0>
 8004050:	6019      	str	r1, [r3, #0]
 8004052:	e002      	b.n	800405a <_printf_i+0x1c6>
 8004054:	0668      	lsls	r0, r5, #25
 8004056:	d5fb      	bpl.n	8004050 <_printf_i+0x1bc>
 8004058:	8019      	strh	r1, [r3, #0]
 800405a:	2300      	movs	r3, #0
 800405c:	6123      	str	r3, [r4, #16]
 800405e:	4616      	mov	r6, r2
 8004060:	e7bc      	b.n	8003fdc <_printf_i+0x148>
 8004062:	6833      	ldr	r3, [r6, #0]
 8004064:	1d1a      	adds	r2, r3, #4
 8004066:	6032      	str	r2, [r6, #0]
 8004068:	681e      	ldr	r6, [r3, #0]
 800406a:	6862      	ldr	r2, [r4, #4]
 800406c:	2100      	movs	r1, #0
 800406e:	4630      	mov	r0, r6
 8004070:	f7fc f8b6 	bl	80001e0 <memchr>
 8004074:	b108      	cbz	r0, 800407a <_printf_i+0x1e6>
 8004076:	1b80      	subs	r0, r0, r6
 8004078:	6060      	str	r0, [r4, #4]
 800407a:	6863      	ldr	r3, [r4, #4]
 800407c:	6123      	str	r3, [r4, #16]
 800407e:	2300      	movs	r3, #0
 8004080:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004084:	e7aa      	b.n	8003fdc <_printf_i+0x148>
 8004086:	6923      	ldr	r3, [r4, #16]
 8004088:	4632      	mov	r2, r6
 800408a:	4649      	mov	r1, r9
 800408c:	4640      	mov	r0, r8
 800408e:	47d0      	blx	sl
 8004090:	3001      	adds	r0, #1
 8004092:	d0ad      	beq.n	8003ff0 <_printf_i+0x15c>
 8004094:	6823      	ldr	r3, [r4, #0]
 8004096:	079b      	lsls	r3, r3, #30
 8004098:	d413      	bmi.n	80040c2 <_printf_i+0x22e>
 800409a:	68e0      	ldr	r0, [r4, #12]
 800409c:	9b03      	ldr	r3, [sp, #12]
 800409e:	4298      	cmp	r0, r3
 80040a0:	bfb8      	it	lt
 80040a2:	4618      	movlt	r0, r3
 80040a4:	e7a6      	b.n	8003ff4 <_printf_i+0x160>
 80040a6:	2301      	movs	r3, #1
 80040a8:	4632      	mov	r2, r6
 80040aa:	4649      	mov	r1, r9
 80040ac:	4640      	mov	r0, r8
 80040ae:	47d0      	blx	sl
 80040b0:	3001      	adds	r0, #1
 80040b2:	d09d      	beq.n	8003ff0 <_printf_i+0x15c>
 80040b4:	3501      	adds	r5, #1
 80040b6:	68e3      	ldr	r3, [r4, #12]
 80040b8:	9903      	ldr	r1, [sp, #12]
 80040ba:	1a5b      	subs	r3, r3, r1
 80040bc:	42ab      	cmp	r3, r5
 80040be:	dcf2      	bgt.n	80040a6 <_printf_i+0x212>
 80040c0:	e7eb      	b.n	800409a <_printf_i+0x206>
 80040c2:	2500      	movs	r5, #0
 80040c4:	f104 0619 	add.w	r6, r4, #25
 80040c8:	e7f5      	b.n	80040b6 <_printf_i+0x222>
 80040ca:	bf00      	nop
 80040cc:	08004205 	.word	0x08004205
 80040d0:	08004216 	.word	0x08004216

080040d4 <memmove>:
 80040d4:	4288      	cmp	r0, r1
 80040d6:	b510      	push	{r4, lr}
 80040d8:	eb01 0402 	add.w	r4, r1, r2
 80040dc:	d902      	bls.n	80040e4 <memmove+0x10>
 80040de:	4284      	cmp	r4, r0
 80040e0:	4623      	mov	r3, r4
 80040e2:	d807      	bhi.n	80040f4 <memmove+0x20>
 80040e4:	1e43      	subs	r3, r0, #1
 80040e6:	42a1      	cmp	r1, r4
 80040e8:	d008      	beq.n	80040fc <memmove+0x28>
 80040ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80040ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80040f2:	e7f8      	b.n	80040e6 <memmove+0x12>
 80040f4:	4402      	add	r2, r0
 80040f6:	4601      	mov	r1, r0
 80040f8:	428a      	cmp	r2, r1
 80040fa:	d100      	bne.n	80040fe <memmove+0x2a>
 80040fc:	bd10      	pop	{r4, pc}
 80040fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004102:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004106:	e7f7      	b.n	80040f8 <memmove+0x24>

08004108 <_realloc_r>:
 8004108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800410c:	4680      	mov	r8, r0
 800410e:	4615      	mov	r5, r2
 8004110:	460c      	mov	r4, r1
 8004112:	b921      	cbnz	r1, 800411e <_realloc_r+0x16>
 8004114:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004118:	4611      	mov	r1, r2
 800411a:	f7ff bb9d 	b.w	8003858 <_malloc_r>
 800411e:	b92a      	cbnz	r2, 800412c <_realloc_r+0x24>
 8004120:	f7ff fca8 	bl	8003a74 <_free_r>
 8004124:	2400      	movs	r4, #0
 8004126:	4620      	mov	r0, r4
 8004128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800412c:	f000 f81a 	bl	8004164 <_malloc_usable_size_r>
 8004130:	4285      	cmp	r5, r0
 8004132:	4606      	mov	r6, r0
 8004134:	d802      	bhi.n	800413c <_realloc_r+0x34>
 8004136:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800413a:	d8f4      	bhi.n	8004126 <_realloc_r+0x1e>
 800413c:	4629      	mov	r1, r5
 800413e:	4640      	mov	r0, r8
 8004140:	f7ff fb8a 	bl	8003858 <_malloc_r>
 8004144:	4607      	mov	r7, r0
 8004146:	2800      	cmp	r0, #0
 8004148:	d0ec      	beq.n	8004124 <_realloc_r+0x1c>
 800414a:	42b5      	cmp	r5, r6
 800414c:	462a      	mov	r2, r5
 800414e:	4621      	mov	r1, r4
 8004150:	bf28      	it	cs
 8004152:	4632      	movcs	r2, r6
 8004154:	f7ff fc80 	bl	8003a58 <memcpy>
 8004158:	4621      	mov	r1, r4
 800415a:	4640      	mov	r0, r8
 800415c:	f7ff fc8a 	bl	8003a74 <_free_r>
 8004160:	463c      	mov	r4, r7
 8004162:	e7e0      	b.n	8004126 <_realloc_r+0x1e>

08004164 <_malloc_usable_size_r>:
 8004164:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004168:	1f18      	subs	r0, r3, #4
 800416a:	2b00      	cmp	r3, #0
 800416c:	bfbc      	itt	lt
 800416e:	580b      	ldrlt	r3, [r1, r0]
 8004170:	18c0      	addlt	r0, r0, r3
 8004172:	4770      	bx	lr

08004174 <_init>:
 8004174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004176:	bf00      	nop
 8004178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800417a:	bc08      	pop	{r3}
 800417c:	469e      	mov	lr, r3
 800417e:	4770      	bx	lr

08004180 <_fini>:
 8004180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004182:	bf00      	nop
 8004184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004186:	bc08      	pop	{r3}
 8004188:	469e      	mov	lr, r3
 800418a:	4770      	bx	lr
