// Seed: 3333353471
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign {id_2, -1, -1} = -1;
  logic id_6;
  wire id_7, id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd49
) (
    id_1
);
  output wire id_1;
  logic id_2  [-1 : 1];
  logic _id_3;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign id_2 = id_3;
  wire id_4, id_5[id_3 : 1];
  wire id_6;
endmodule
