{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 4806, "design__instance__area": 33180.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 45, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.002108038868755102, "power__switching__total": 0.0011271163821220398, "power__leakage__total": 3.734825071433079e-08, "power__total": 0.0032351925037801266, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3011946610705503, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.32501538491599885, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.2919420343660665, "timing__setup__ws__corner:nom_tt_025C_1v80": 8.901450495320466, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.291942, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.458455, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 37, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 45, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3383501075084496, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3729814063173246, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8166517693236266, "timing__setup__ws__corner:nom_ss_100C_1v60": 2.1824498381794384, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.816652, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.18245, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 45, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2875608443868066, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3063369367102914, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10555506767420149, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.7833709458401, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.105555, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.33489, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 60, "design__max_fanout_violation__count": 45, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2846736538184623, "clock__skew__worst_setup": 0.30140432669468054, "timing__hold__ws": 0.10245643512483736, "timing__setup__ws": 1.9994193533416993, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.102456, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 1.999419, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 299.8 310.52", "design__core__bbox": "5.52 10.88 293.94 299.2", "design__io": 77, "design__die__area": 93093.9, "design__core__area": 83157.3, "design__instance__count__stdcell": 4806, "design__instance__area__stdcell": 33180.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.39901, "design__instance__utilization__stdcell": 0.39901, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 84, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2272, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 5930, "design__instance__count__class:tap_cell": 1188, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 8307375, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 83821.2, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 741, "design__instance__count__class:clock_buffer": 61, "design__instance__count__class:clock_inverter": 45, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 178, "antenna__violating__nets": 4, "antenna__violating__pins": 4, "route__antenna_violation__count": 4, "antenna_diodes_count": 7, "design__instance__count__class:antenna_cell": 7, "route__net": 3593, "route__net__special": 2, "route__drc_errors__iter:1": 1299, "route__wirelength__iter:1": 94271, "route__drc_errors__iter:2": 685, "route__wirelength__iter:2": 93635, "route__drc_errors__iter:3": 575, "route__wirelength__iter:3": 93620, "route__drc_errors__iter:4": 61, "route__wirelength__iter:4": 93528, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 93530, "route__drc_errors": 0, "route__wirelength": 93530, "route__vias": 24987, "route__vias__singlecut": 24987, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 506.86, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 52, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 52, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 52, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 45, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.29653372263674865, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.317726659530893, "timing__hold__ws__corner:min_tt_025C_1v80": 0.28957725925673455, "timing__setup__ws__corner:min_tt_025C_1v80": 9.05549705296841, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.289577, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9.55705, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 52, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 16, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 45, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.33171819008328784, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3622677538266891, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8124808833467541, "timing__setup__ws__corner:min_ss_100C_1v60": 2.3565896567845344, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.812481, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.35659, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 52, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 45, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2846736538184623, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.30140432669468054, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1041637361403917, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.820271207508572, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.104164, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.401489, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 52, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 45, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3056719686108856, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3326744807125944, "timing__hold__ws__corner:max_tt_025C_1v80": 0.2909875756048023, "timing__setup__ws__corner:max_tt_025C_1v80": 8.764810458834095, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.290988, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9.354438, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 52, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 60, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 45, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.34492407129008695, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3842898052990724, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8208940426430015, "timing__setup__ws__corner:max_ss_100C_1v60": 1.9994193533416993, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.820894, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.999419, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 52, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 45, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.29053291150778393, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3119166402341061, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.10245643512483736, "timing__setup__ws__corner:max_ff_n40C_1v95": 10.700158395523403, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.102456, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.263617, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 52, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 52, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.79934, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.79989, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.000661832, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.000559445, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.000104716, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.000559445, "design_powergrid__voltage__worst": 0.000559445, "design_powergrid__voltage__worst__net:VPWR": 1.79934, "design_powergrid__drop__worst": 0.000661832, "design_powergrid__drop__worst__net:VPWR": 0.000661832, "design_powergrid__voltage__worst__net:VGND": 0.000559445, "design_powergrid__drop__worst__net:VGND": 0.000559445, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000111, "ir__drop__worst": 0.000662, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}