Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 439d41413e6a4fe5bb97ead0b608a0bb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot d_ff_rst_en_circuit_tb_behav xil_defaultlib.d_ff_rst_en_circuit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_en_circuit [d_ff_rst_en_circuit_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst_en_circuit_tb
Built simulation snapshot d_ff_rst_en_circuit_tb_behav
