

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Dec  7 21:03:24 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       solution8
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    33.718|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5424|  5424|  5424|  5424|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  5422|  5422|        28|         13|          1|   416|    yes   |
        +------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 13, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 13, D = 28, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 30 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 2 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1664 x float]* %max_pool_1_out_2), !map !7"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1664 x float]* %max_pool_1_out_1), !map !15"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2080 x float]* %max_pool_1_out_0), !map !21"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6656 x float]* %conv_1_out_2), !map !27"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7488 x float]* %conv_1_out_1), !map !34"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([7488 x float]* %conv_1_out_0), !map !40"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 37 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 12.4>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %add_ln10, %Row_Loop_end ]" [pool/pooling.cpp:10]   --->   Operation 39 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln28_53, %Row_Loop_end ]" [pool/pooling.cpp:28]   --->   Operation 40 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 41 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.66ns)   --->   "%icmp_ln10 = icmp eq i9 %indvar_flatten, -96" [pool/pooling.cpp:10]   --->   Operation 42 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln10 = add i9 %indvar_flatten, 1" [pool/pooling.cpp:10]   --->   Operation 43 'add' 'add_ln10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Row_Loop_begin" [pool/pooling.cpp:10]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.82ns)   --->   "%f = add i6 1, %f_0" [pool/pooling.cpp:10]   --->   Operation 45 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [pool/pooling.cpp:13]   --->   Operation 46 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.02ns)   --->   "%select_ln28_52 = select i1 %icmp_ln13, i4 0, i4 %r_0" [pool/pooling.cpp:28]   --->   Operation 47 'select' 'select_ln28_52' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.18ns)   --->   "%select_ln28_53 = select i1 %icmp_ln13, i6 %f, i6 %f_0" [pool/pooling.cpp:28]   --->   Operation 48 'select' 'select_ln28_53' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:14]   --->   Operation 49 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln28_52, i1 false)" [pool/pooling.cpp:25]   --->   Operation 50 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 51 [9/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 51 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %shl_ln to i12" [pool/pooling.cpp:28]   --->   Operation 52 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.74ns)   --->   "%mul_ln28 = mul i12 43, %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 53 'mul' 'mul_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_147 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln28, i32 7, i32 11)" [pool/pooling.cpp:28]   --->   Operation 54 'partselect' 'tmp_147' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i5 %tmp_147 to i16" [pool/pooling.cpp:28]   --->   Operation 55 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_1 = mul i16 832, %zext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 56 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i16 %mul_ln28_1 to i15" [pool/pooling.cpp:28]   --->   Operation 57 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i16 %mul_ln28_1 to i14" [pool/pooling.cpp:28]   --->   Operation 58 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_148 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %mul_ln28_1, i32 6, i32 15)" [pool/pooling.cpp:28]   --->   Operation 59 'partselect' 'tmp_148' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.1>
ST_3 : Operation 60 [8/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 60 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln25 = or i5 %shl_ln, 1" [pool/pooling.cpp:25]   --->   Operation 61 'or' 'or_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i5 %or_ln25 to i12" [pool/pooling.cpp:28]   --->   Operation 62 'zext' 'zext_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (3.74ns)   --->   "%mul_ln28_2 = mul i12 43, %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 63 'mul' 'mul_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_174 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %mul_ln28_2, i32 7, i32 11)" [pool/pooling.cpp:28]   --->   Operation 64 'partselect' 'tmp_174' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i5 %tmp_174 to i16" [pool/pooling.cpp:28]   --->   Operation 65 'zext' 'zext_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_3 = mul i16 832, %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 66 'mul' 'mul_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i16 %mul_ln28_3 to i15" [pool/pooling.cpp:28]   --->   Operation 67 'trunc' 'trunc_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i16 %mul_ln28_3 to i14" [pool/pooling.cpp:28]   --->   Operation 68 'trunc' 'trunc_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_175 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %mul_ln28_3, i32 6, i32 15)" [pool/pooling.cpp:28]   --->   Operation 69 'partselect' 'tmp_175' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.20>
ST_4 : Operation 70 [7/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 70 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.20>
ST_5 : Operation 71 [6/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 71 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.20>
ST_6 : Operation 72 [5/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 72 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 73 [4/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 73 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 74 [3/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 74 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.20>
ST_9 : Operation 75 [2/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 75 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.19>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %select_ln28_53 to i14" [pool/pooling.cpp:14]   --->   Operation 76 'zext' 'zext_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 77 [1/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 3" [pool/pooling.cpp:28]   --->   Operation 77 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %urem_ln28 to i3" [pool/pooling.cpp:28]   --->   Operation 78 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_149 = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %tmp_148, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 79 'bitconcatenate' 'tmp_149' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %tmp_149 to i64" [pool/pooling.cpp:28]   --->   Operation 80 'sext' 'sext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 81 'getelementptr' 'conv_1_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (1.94ns)   --->   "%add_ln28_1 = add i15 64, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 82 'add' 'add_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_150 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_1, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 83 'partselect' 'tmp_150' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_151 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_150, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 84 'bitconcatenate' 'tmp_151' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i15 %tmp_151 to i64" [pool/pooling.cpp:28]   --->   Operation 85 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_4 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 86 'getelementptr' 'conv_1_out_0_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 87 'getelementptr' 'conv_1_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_4 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 88 'getelementptr' 'conv_1_out_1_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 89 'getelementptr' 'conv_1_out_2_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_4 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 90 'getelementptr' 'conv_1_out_2_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch155 [
    i3 0, label %branch153
    i3 1, label %branch154
  ]" [pool/pooling.cpp:28]   --->   Operation 91 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_10 : Operation 92 [2/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 92 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_10 : Operation 93 [2/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 93 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_10 : Operation 94 [2/2] (3.25ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 94 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_176 = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %tmp_175, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 95 'bitconcatenate' 'tmp_176' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln28_14 = sext i16 %tmp_176 to i64" [pool/pooling.cpp:28]   --->   Operation 96 'sext' 'sext_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_2 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 97 'getelementptr' 'conv_1_out_0_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_37)   --->   "%or_ln28_92 = or i14 %trunc_ln28_7, 32" [pool/pooling.cpp:28]   --->   Operation 98 'or' 'or_ln28_92' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (1.81ns) (out node of the LUT)   --->   "%add_ln28_37 = add i14 %or_ln28_92, %zext_ln14" [pool/pooling.cpp:28]   --->   Operation 99 'add' 'add_ln28_37' <Predicate = (!icmp_ln10)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln28_15 = sext i14 %add_ln28_37 to i64" [pool/pooling.cpp:28]   --->   Operation 100 'sext' 'sext_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_3 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 101 'getelementptr' 'conv_1_out_0_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_2 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 102 'getelementptr' 'conv_1_out_1_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_3 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 103 'getelementptr' 'conv_1_out_1_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_2 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 104 'getelementptr' 'conv_1_out_2_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_3 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 105 'getelementptr' 'conv_1_out_2_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch149 [
    i3 0, label %branch147
    i3 1, label %branch148
  ]" [pool/pooling.cpp:28]   --->   Operation 106 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_10 : Operation 107 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_2 = load float* %conv_1_out_2_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 107 'load' 'conv_1_out_2_load_2' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_10 : Operation 108 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_2 = load float* %conv_1_out_1_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 108 'load' 'conv_1_out_1_load_2' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_10 : Operation 109 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_2 = load float* %conv_1_out_0_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 109 'load' 'conv_1_out_0_load_2' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_10 : Operation 110 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_3 = load float* %conv_1_out_2_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 110 'load' 'conv_1_out_2_load_3' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_10 : Operation 111 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_3 = load float* %conv_1_out_1_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 111 'load' 'conv_1_out_1_load_3' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_10 : Operation 112 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_3 = load float* %conv_1_out_0_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 112 'load' 'conv_1_out_0_load_3' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_10 : Operation 113 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_4 = load float* %conv_1_out_1_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 113 'load' 'conv_1_out_1_load_4' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_10 : Operation 114 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_4 = load float* %conv_1_out_0_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 114 'load' 'conv_1_out_0_load_4' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_10 : Operation 115 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_4 = load float* %conv_1_out_2_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 115 'load' 'conv_1_out_2_load_4' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>

State 11 <SV = 10> <Delay = 12.8>
ST_11 : Operation 116 [1/1] (1.94ns)   --->   "%add_ln28_4 = add i15 128, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 116 'add' 'add_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_152 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_4, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 117 'partselect' 'tmp_152' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_153 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_152, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 118 'bitconcatenate' 'tmp_153' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i15 %tmp_153 to i64" [pool/pooling.cpp:28]   --->   Operation 119 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_8 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 120 'getelementptr' 'conv_1_out_0_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (1.94ns)   --->   "%add_ln28_7 = add i15 192, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 121 'add' 'add_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_154 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_7, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 122 'partselect' 'tmp_154' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_155 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_154, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 123 'bitconcatenate' 'tmp_155' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i15 %tmp_155 to i64" [pool/pooling.cpp:28]   --->   Operation 124 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_12 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 125 'getelementptr' 'conv_1_out_0_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_8 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 126 'getelementptr' 'conv_1_out_1_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_12 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 127 'getelementptr' 'conv_1_out_1_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_8 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 128 'getelementptr' 'conv_1_out_2_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_12 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 129 'getelementptr' 'conv_1_out_2_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 130 [1/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 130 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 131 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 131 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_11 : Operation 132 [1/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 132 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 133 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 133 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_11 : Operation 134 [1/2] (3.25ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 134 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 135 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 135 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%phi_ln28 = phi float [ %conv_1_out_0_load, %branch153 ], [ %conv_1_out_1_load, %branch154 ], [ %conv_1_out_2_load, %branch155 ]" [pool/pooling.cpp:28]   --->   Operation 136 'phi' 'phi_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %phi_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 137 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 138 'partselect' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 139 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_2, -1" [pool/pooling.cpp:28]   --->   Operation 140 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 141 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 142 'or' 'or_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (6.78ns)   --->   "%tmp_3 = fcmp ogt float %phi_ln28, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 143 'fcmp' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %tmp_3" [pool/pooling.cpp:28]   --->   Operation 144 'and' 'and_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, float %phi_ln28, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 145 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch152 [
    i3 0, label %branch150
    i3 1, label %branch151
  ]" [pool/pooling.cpp:28]   --->   Operation 146 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_11 : Operation 147 [1/1] (1.94ns)   --->   "%add_ln28_38 = add i15 64, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 147 'add' 'add_ln28_38' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_177 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_38, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 148 'partselect' 'tmp_177' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_178 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_177, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 149 'bitconcatenate' 'tmp_178' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln28_16 = zext i15 %tmp_178 to i64" [pool/pooling.cpp:28]   --->   Operation 150 'zext' 'zext_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_6 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 151 'getelementptr' 'conv_1_out_0_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_39 = add i14 96, %trunc_ln28_7" [pool/pooling.cpp:28]   --->   Operation 152 'add' 'add_ln28_39' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 153 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_40 = add i14 %add_ln28_39, %zext_ln14" [pool/pooling.cpp:28]   --->   Operation 153 'add' 'add_ln28_40' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln28_16 = sext i14 %add_ln28_40 to i64" [pool/pooling.cpp:28]   --->   Operation 154 'sext' 'sext_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_7 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 155 'getelementptr' 'conv_1_out_0_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_6 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 156 'getelementptr' 'conv_1_out_1_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_7 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 157 'getelementptr' 'conv_1_out_1_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_6 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 158 'getelementptr' 'conv_1_out_2_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_7 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 159 'getelementptr' 'conv_1_out_2_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 160 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_2 = load float* %conv_1_out_2_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 160 'load' 'conv_1_out_2_load_2' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 161 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.1494" [pool/pooling.cpp:28]   --->   Operation 161 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_11 : Operation 162 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_2 = load float* %conv_1_out_1_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 162 'load' 'conv_1_out_1_load_2' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 163 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.1494" [pool/pooling.cpp:28]   --->   Operation 163 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_11 : Operation 164 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_2 = load float* %conv_1_out_0_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 164 'load' 'conv_1_out_0_load_2' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 165 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.1494" [pool/pooling.cpp:28]   --->   Operation 165 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_11 : Operation 166 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_3 = load float* %conv_1_out_2_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 166 'load' 'conv_1_out_2_load_3' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 167 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.1.0484" [pool/pooling.cpp:28]   --->   Operation 167 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_11 : Operation 168 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_3 = load float* %conv_1_out_1_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 168 'load' 'conv_1_out_1_load_3' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 169 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.1.0484" [pool/pooling.cpp:28]   --->   Operation 169 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_11 : Operation 170 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_3 = load float* %conv_1_out_0_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 170 'load' 'conv_1_out_0_load_3' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 171 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.1.0484" [pool/pooling.cpp:28]   --->   Operation 171 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_11 : Operation 172 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_4 = load float* %conv_1_out_1_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 172 'load' 'conv_1_out_1_load_4' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 173 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.1.1474" [pool/pooling.cpp:28]   --->   Operation 173 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_11 : Operation 174 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_4 = load float* %conv_1_out_0_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 174 'load' 'conv_1_out_0_load_4' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 175 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.1.1474" [pool/pooling.cpp:28]   --->   Operation 175 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_11 : Operation 176 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_4 = load float* %conv_1_out_2_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 176 'load' 'conv_1_out_2_load_4' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 177 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.1.1474" [pool/pooling.cpp:28]   --->   Operation 177 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%phi_ln28_4 = phi float [ %conv_1_out_0_load_4, %branch141 ], [ %conv_1_out_1_load_4, %branch142 ], [ %conv_1_out_2_load_4, %branch143 ]" [pool/pooling.cpp:28]   --->   Operation 178 'phi' 'phi_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln28_7 = bitcast float %phi_ln28_4 to i32" [pool/pooling.cpp:28]   --->   Operation 179 'bitcast' 'bitcast_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_7, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 180 'partselect' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln28_12 = trunc i32 %bitcast_ln28_7 to i23" [pool/pooling.cpp:28]   --->   Operation 181 'trunc' 'trunc_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (1.55ns)   --->   "%icmp_ln28_14 = icmp ne i8 %tmp_12, -1" [pool/pooling.cpp:28]   --->   Operation 182 'icmp' 'icmp_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (2.44ns)   --->   "%icmp_ln28_15 = icmp eq i23 %trunc_ln28_12, 0" [pool/pooling.cpp:28]   --->   Operation 183 'icmp' 'icmp_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_4)   --->   "%or_ln28_7 = or i1 %icmp_ln28_15, %icmp_ln28_14" [pool/pooling.cpp:28]   --->   Operation 184 'or' 'or_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (6.78ns)   --->   "%tmp_13 = fcmp ogt float %phi_ln28_4, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 185 'fcmp' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_4)   --->   "%and_ln28_7 = and i1 %or_ln28_7, %tmp_13" [pool/pooling.cpp:28]   --->   Operation 186 'and' 'and_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_4 = select i1 %and_ln28_7, float %phi_ln28_4, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 187 'select' 'select_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 188 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch140 [
    i3 0, label %branch138
    i3 1, label %branch139
  ]" [pool/pooling.cpp:28]   --->   Operation 188 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_11 : Operation 189 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_6 = load float* %conv_1_out_2_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 189 'load' 'conv_1_out_2_load_6' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 190 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_6 = load float* %conv_1_out_1_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 190 'load' 'conv_1_out_1_load_6' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 191 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_6 = load float* %conv_1_out_0_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 191 'load' 'conv_1_out_0_load_6' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 192 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_7 = load float* %conv_1_out_2_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 192 'load' 'conv_1_out_2_load_7' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 193 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_7 = load float* %conv_1_out_1_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 193 'load' 'conv_1_out_1_load_7' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 194 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_7 = load float* %conv_1_out_0_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 194 'load' 'conv_1_out_0_load_7' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 195 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_8 = load float* %conv_1_out_1_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 195 'load' 'conv_1_out_1_load_8' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 196 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_8 = load float* %conv_1_out_0_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 196 'load' 'conv_1_out_0_load_8' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 197 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_8 = load float* %conv_1_out_2_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 197 'load' 'conv_1_out_2_load_8' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 198 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_12 = load float* %conv_1_out_1_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 198 'load' 'conv_1_out_1_load_12' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 199 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_12 = load float* %conv_1_out_0_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 199 'load' 'conv_1_out_0_load_12' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_11 : Operation 200 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_12 = load float* %conv_1_out_2_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 200 'load' 'conv_1_out_2_load_12' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>

State 12 <SV = 11> <Delay = 12.8>
ST_12 : Operation 201 [1/1] (1.94ns)   --->   "%add_ln28_10 = add i15 256, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 201 'add' 'add_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_156 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_10, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 202 'partselect' 'tmp_156' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_157 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_156, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 203 'bitconcatenate' 'tmp_157' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i15 %tmp_157 to i64" [pool/pooling.cpp:28]   --->   Operation 204 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_16 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 205 'getelementptr' 'conv_1_out_0_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (1.94ns)   --->   "%add_ln28_13 = add i15 320, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 206 'add' 'add_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_158 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_13, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 207 'partselect' 'tmp_158' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_159 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_158, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 208 'bitconcatenate' 'tmp_159' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i15 %tmp_159 to i64" [pool/pooling.cpp:28]   --->   Operation 209 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_20 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 210 'getelementptr' 'conv_1_out_0_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_16 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 211 'getelementptr' 'conv_1_out_1_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_20 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 212 'getelementptr' 'conv_1_out_1_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_16 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 213 'getelementptr' 'conv_1_out_2_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_20 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 214 'getelementptr' 'conv_1_out_2_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (1.94ns)   --->   "%add_ln28_41 = add i15 128, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 215 'add' 'add_ln28_41' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_179 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_41, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 216 'partselect' 'tmp_179' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_180 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_179, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 217 'bitconcatenate' 'tmp_180' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln28_17 = zext i15 %tmp_180 to i64" [pool/pooling.cpp:28]   --->   Operation 218 'zext' 'zext_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_10 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 219 'getelementptr' 'conv_1_out_0_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_42 = add i14 160, %trunc_ln28_7" [pool/pooling.cpp:28]   --->   Operation 220 'add' 'add_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 221 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_43 = add i14 %add_ln28_42, %zext_ln14" [pool/pooling.cpp:28]   --->   Operation 221 'add' 'add_ln28_43' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln28_17 = sext i14 %add_ln28_43 to i64" [pool/pooling.cpp:28]   --->   Operation 222 'sext' 'sext_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_11 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 223 'getelementptr' 'conv_1_out_0_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_10 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 224 'getelementptr' 'conv_1_out_1_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_11 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 225 'getelementptr' 'conv_1_out_1_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_10 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 226 'getelementptr' 'conv_1_out_2_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_11 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 227 'getelementptr' 'conv_1_out_2_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%phi_ln28_2 = phi float [ %conv_1_out_1_load_2, %branch147 ], [ %conv_1_out_2_load_2, %branch148 ], [ %conv_1_out_0_load_2, %branch149 ]" [pool/pooling.cpp:28]   --->   Operation 228 'phi' 'phi_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch146 [
    i3 0, label %branch144
    i3 1, label %branch145
  ]" [pool/pooling.cpp:28]   --->   Operation 229 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%phi_ln28_3 = phi float [ %conv_1_out_1_load_3, %branch144 ], [ %conv_1_out_2_load_3, %branch145 ], [ %conv_1_out_0_load_3, %branch146 ]" [pool/pooling.cpp:28]   --->   Operation 230 'phi' 'phi_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch143 [
    i3 0, label %branch141
    i3 1, label %branch142
  ]" [pool/pooling.cpp:28]   --->   Operation 231 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_12 : Operation 232 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_6 = load float* %conv_1_out_2_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 232 'load' 'conv_1_out_2_load_6' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 233 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.0.1454" [pool/pooling.cpp:28]   --->   Operation 233 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_12 : Operation 234 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_6 = load float* %conv_1_out_1_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 234 'load' 'conv_1_out_1_load_6' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 235 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.0.1454" [pool/pooling.cpp:28]   --->   Operation 235 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_12 : Operation 236 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_6 = load float* %conv_1_out_0_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 236 'load' 'conv_1_out_0_load_6' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 237 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.0.1454" [pool/pooling.cpp:28]   --->   Operation 237 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_12 : Operation 238 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_7 = load float* %conv_1_out_2_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 238 'load' 'conv_1_out_2_load_7' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 239 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.1.0444" [pool/pooling.cpp:28]   --->   Operation 239 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_12 : Operation 240 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_7 = load float* %conv_1_out_1_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 240 'load' 'conv_1_out_1_load_7' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 241 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.1.0444" [pool/pooling.cpp:28]   --->   Operation 241 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_12 : Operation 242 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_7 = load float* %conv_1_out_0_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 242 'load' 'conv_1_out_0_load_7' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 243 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.1.0444" [pool/pooling.cpp:28]   --->   Operation 243 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_12 : Operation 244 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_8 = load float* %conv_1_out_1_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 244 'load' 'conv_1_out_1_load_8' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 245 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.1.1434" [pool/pooling.cpp:28]   --->   Operation 245 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_12 : Operation 246 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_8 = load float* %conv_1_out_0_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 246 'load' 'conv_1_out_0_load_8' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 247 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.1.1434" [pool/pooling.cpp:28]   --->   Operation 247 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_12 : Operation 248 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_8 = load float* %conv_1_out_2_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 248 'load' 'conv_1_out_2_load_8' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 249 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.1.1434" [pool/pooling.cpp:28]   --->   Operation 249 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%phi_ln28_8 = phi float [ %conv_1_out_0_load_8, %branch129 ], [ %conv_1_out_1_load_8, %branch130 ], [ %conv_1_out_2_load_8, %branch131 ]" [pool/pooling.cpp:28]   --->   Operation 250 'phi' 'phi_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln28_14 = bitcast float %phi_ln28_8 to i32" [pool/pooling.cpp:28]   --->   Operation 251 'bitcast' 'bitcast_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_14, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 252 'partselect' 'tmp_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln28_19 = trunc i32 %bitcast_ln28_14 to i23" [pool/pooling.cpp:28]   --->   Operation 253 'trunc' 'trunc_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (1.55ns)   --->   "%icmp_ln28_28 = icmp ne i8 %tmp_23, -1" [pool/pooling.cpp:28]   --->   Operation 254 'icmp' 'icmp_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 255 [1/1] (2.44ns)   --->   "%icmp_ln28_29 = icmp eq i23 %trunc_ln28_19, 0" [pool/pooling.cpp:28]   --->   Operation 255 'icmp' 'icmp_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_8)   --->   "%or_ln28_14 = or i1 %icmp_ln28_29, %icmp_ln28_28" [pool/pooling.cpp:28]   --->   Operation 256 'or' 'or_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 257 [1/1] (6.78ns)   --->   "%tmp_24 = fcmp ogt float %phi_ln28_8, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 257 'fcmp' 'tmp_24' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_8)   --->   "%and_ln28_14 = and i1 %or_ln28_14, %tmp_24" [pool/pooling.cpp:28]   --->   Operation 258 'and' 'and_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 259 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_8 = select i1 %and_ln28_14, float %phi_ln28_8, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 259 'select' 'select_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 260 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch128 [
    i3 0, label %branch126
    i3 1, label %branch127
  ]" [pool/pooling.cpp:28]   --->   Operation 260 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_12 : Operation 261 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_10 = load float* %conv_1_out_2_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 261 'load' 'conv_1_out_2_load_10' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 262 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_10 = load float* %conv_1_out_1_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 262 'load' 'conv_1_out_1_load_10' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 263 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_10 = load float* %conv_1_out_0_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 263 'load' 'conv_1_out_0_load_10' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 264 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_11 = load float* %conv_1_out_2_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 264 'load' 'conv_1_out_2_load_11' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 265 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_11 = load float* %conv_1_out_1_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 265 'load' 'conv_1_out_1_load_11' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 266 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_11 = load float* %conv_1_out_0_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 266 'load' 'conv_1_out_0_load_11' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 267 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_12 = load float* %conv_1_out_1_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 267 'load' 'conv_1_out_1_load_12' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 268 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.1.1394" [pool/pooling.cpp:28]   --->   Operation 268 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_12 : Operation 269 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_12 = load float* %conv_1_out_0_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 269 'load' 'conv_1_out_0_load_12' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 270 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.1.1394" [pool/pooling.cpp:28]   --->   Operation 270 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_12 : Operation 271 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_12 = load float* %conv_1_out_2_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 271 'load' 'conv_1_out_2_load_12' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 272 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.1.1394" [pool/pooling.cpp:28]   --->   Operation 272 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%phi_ln28_12 = phi float [ %conv_1_out_0_load_12, %branch117 ], [ %conv_1_out_1_load_12, %branch118 ], [ %conv_1_out_2_load_12, %branch119 ]" [pool/pooling.cpp:28]   --->   Operation 273 'phi' 'phi_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln28_21 = bitcast float %phi_ln28_12 to i32" [pool/pooling.cpp:28]   --->   Operation 274 'bitcast' 'bitcast_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_21, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 275 'partselect' 'tmp_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln28_26 = trunc i32 %bitcast_ln28_21 to i23" [pool/pooling.cpp:28]   --->   Operation 276 'trunc' 'trunc_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (1.55ns)   --->   "%icmp_ln28_42 = icmp ne i8 %tmp_34, -1" [pool/pooling.cpp:28]   --->   Operation 277 'icmp' 'icmp_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 278 [1/1] (2.44ns)   --->   "%icmp_ln28_43 = icmp eq i23 %trunc_ln28_26, 0" [pool/pooling.cpp:28]   --->   Operation 278 'icmp' 'icmp_ln28_43' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_12)   --->   "%or_ln28_21 = or i1 %icmp_ln28_43, %icmp_ln28_42" [pool/pooling.cpp:28]   --->   Operation 279 'or' 'or_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 280 [1/1] (6.78ns)   --->   "%tmp_35 = fcmp ogt float %phi_ln28_12, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 280 'fcmp' 'tmp_35' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_12)   --->   "%and_ln28_21 = and i1 %or_ln28_21, %tmp_35" [pool/pooling.cpp:28]   --->   Operation 281 'and' 'and_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 282 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_12 = select i1 %and_ln28_21, float %phi_ln28_12, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 282 'select' 'select_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 283 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch116 [
    i3 0, label %branch114
    i3 1, label %branch115
  ]" [pool/pooling.cpp:28]   --->   Operation 283 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_12 : Operation 284 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_16 = load float* %conv_1_out_1_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 284 'load' 'conv_1_out_1_load_16' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 285 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_16 = load float* %conv_1_out_0_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 285 'load' 'conv_1_out_0_load_16' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 286 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_16 = load float* %conv_1_out_2_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 286 'load' 'conv_1_out_2_load_16' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 287 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_20 = load float* %conv_1_out_1_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 287 'load' 'conv_1_out_1_load_20' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 288 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_20 = load float* %conv_1_out_0_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 288 'load' 'conv_1_out_0_load_20' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_12 : Operation 289 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_20 = load float* %conv_1_out_2_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 289 'load' 'conv_1_out_2_load_20' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>

State 13 <SV = 12> <Delay = 12.8>
ST_13 : Operation 290 [1/1] (1.94ns)   --->   "%add_ln28_16 = add i15 384, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 290 'add' 'add_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_160 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_16, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 291 'partselect' 'tmp_160' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_161 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_160, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 292 'bitconcatenate' 'tmp_161' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i15 %tmp_161 to i64" [pool/pooling.cpp:28]   --->   Operation 293 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_24 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 294 'getelementptr' 'conv_1_out_0_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (1.94ns)   --->   "%add_ln28_19 = add i15 448, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 295 'add' 'add_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_162 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_19, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 296 'partselect' 'tmp_162' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_163 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_162, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 297 'bitconcatenate' 'tmp_163' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i15 %tmp_163 to i64" [pool/pooling.cpp:28]   --->   Operation 298 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 299 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_28 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 299 'getelementptr' 'conv_1_out_0_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_24 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 300 'getelementptr' 'conv_1_out_1_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_28 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 301 'getelementptr' 'conv_1_out_1_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_24 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 302 'getelementptr' 'conv_1_out_2_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_28 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 303 'getelementptr' 'conv_1_out_2_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 304 [1/1] (1.94ns)   --->   "%add_ln28_44 = add i15 192, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 304 'add' 'add_ln28_44' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_181 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_44, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 305 'partselect' 'tmp_181' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_182 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_181, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 306 'bitconcatenate' 'tmp_182' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln28_18 = zext i15 %tmp_182 to i64" [pool/pooling.cpp:28]   --->   Operation 307 'zext' 'zext_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_14 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 308 'getelementptr' 'conv_1_out_0_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_45 = add i14 224, %trunc_ln28_7" [pool/pooling.cpp:28]   --->   Operation 309 'add' 'add_ln28_45' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 310 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_46 = add i14 %add_ln28_45, %zext_ln14" [pool/pooling.cpp:28]   --->   Operation 310 'add' 'add_ln28_46' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln28_18 = sext i14 %add_ln28_46 to i64" [pool/pooling.cpp:28]   --->   Operation 311 'sext' 'sext_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_15 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 312 'getelementptr' 'conv_1_out_0_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_14 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 313 'getelementptr' 'conv_1_out_1_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_15 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 314 'getelementptr' 'conv_1_out_1_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_14 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 315 'getelementptr' 'conv_1_out_2_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_15 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 316 'getelementptr' 'conv_1_out_2_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%phi_ln28_6 = phi float [ %conv_1_out_1_load_6, %branch135 ], [ %conv_1_out_2_load_6, %branch136 ], [ %conv_1_out_0_load_6, %branch137 ]" [pool/pooling.cpp:28]   --->   Operation 317 'phi' 'phi_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch134 [
    i3 0, label %branch132
    i3 1, label %branch133
  ]" [pool/pooling.cpp:28]   --->   Operation 318 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%phi_ln28_7 = phi float [ %conv_1_out_1_load_7, %branch132 ], [ %conv_1_out_2_load_7, %branch133 ], [ %conv_1_out_0_load_7, %branch134 ]" [pool/pooling.cpp:28]   --->   Operation 319 'phi' 'phi_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch131 [
    i3 0, label %branch129
    i3 1, label %branch130
  ]" [pool/pooling.cpp:28]   --->   Operation 320 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_13 : Operation 321 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_10 = load float* %conv_1_out_2_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 321 'load' 'conv_1_out_2_load_10' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 322 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.0.1414" [pool/pooling.cpp:28]   --->   Operation 322 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_13 : Operation 323 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_10 = load float* %conv_1_out_1_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 323 'load' 'conv_1_out_1_load_10' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 324 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.0.1414" [pool/pooling.cpp:28]   --->   Operation 324 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_13 : Operation 325 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_10 = load float* %conv_1_out_0_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 325 'load' 'conv_1_out_0_load_10' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 326 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.0.1414" [pool/pooling.cpp:28]   --->   Operation 326 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_13 : Operation 327 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_11 = load float* %conv_1_out_2_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 327 'load' 'conv_1_out_2_load_11' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 328 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.1.0404" [pool/pooling.cpp:28]   --->   Operation 328 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_13 : Operation 329 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_11 = load float* %conv_1_out_1_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 329 'load' 'conv_1_out_1_load_11' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 330 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.1.0404" [pool/pooling.cpp:28]   --->   Operation 330 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_13 : Operation 331 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_11 = load float* %conv_1_out_0_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 331 'load' 'conv_1_out_0_load_11' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 332 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.1.0404" [pool/pooling.cpp:28]   --->   Operation 332 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_13 : Operation 333 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_14 = load float* %conv_1_out_2_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 333 'load' 'conv_1_out_2_load_14' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 334 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_14 = load float* %conv_1_out_1_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 334 'load' 'conv_1_out_1_load_14' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 335 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_14 = load float* %conv_1_out_0_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 335 'load' 'conv_1_out_0_load_14' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 336 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_15 = load float* %conv_1_out_2_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 336 'load' 'conv_1_out_2_load_15' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 337 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_15 = load float* %conv_1_out_1_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 337 'load' 'conv_1_out_1_load_15' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 338 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_15 = load float* %conv_1_out_0_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 338 'load' 'conv_1_out_0_load_15' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 339 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_16 = load float* %conv_1_out_1_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 339 'load' 'conv_1_out_1_load_16' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 340 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.1.1354" [pool/pooling.cpp:28]   --->   Operation 340 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_13 : Operation 341 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_16 = load float* %conv_1_out_0_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 341 'load' 'conv_1_out_0_load_16' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 342 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.1.1354" [pool/pooling.cpp:28]   --->   Operation 342 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_13 : Operation 343 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_16 = load float* %conv_1_out_2_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 343 'load' 'conv_1_out_2_load_16' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 344 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.1.1354" [pool/pooling.cpp:28]   --->   Operation 344 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%phi_ln28_16 = phi float [ %conv_1_out_0_load_16, %branch105 ], [ %conv_1_out_1_load_16, %branch106 ], [ %conv_1_out_2_load_16, %branch107 ]" [pool/pooling.cpp:28]   --->   Operation 345 'phi' 'phi_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%bitcast_ln28_28 = bitcast float %phi_ln28_16 to i32" [pool/pooling.cpp:28]   --->   Operation 346 'bitcast' 'bitcast_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 347 'partselect' 'tmp_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln28_33 = trunc i32 %bitcast_ln28_28 to i23" [pool/pooling.cpp:28]   --->   Operation 348 'trunc' 'trunc_ln28_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (1.55ns)   --->   "%icmp_ln28_56 = icmp ne i8 %tmp_45, -1" [pool/pooling.cpp:28]   --->   Operation 349 'icmp' 'icmp_ln28_56' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 350 [1/1] (2.44ns)   --->   "%icmp_ln28_57 = icmp eq i23 %trunc_ln28_33, 0" [pool/pooling.cpp:28]   --->   Operation 350 'icmp' 'icmp_ln28_57' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_16)   --->   "%or_ln28_28 = or i1 %icmp_ln28_57, %icmp_ln28_56" [pool/pooling.cpp:28]   --->   Operation 351 'or' 'or_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 352 [1/1] (6.78ns)   --->   "%tmp_46 = fcmp ogt float %phi_ln28_16, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 352 'fcmp' 'tmp_46' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_16)   --->   "%and_ln28_28 = and i1 %or_ln28_28, %tmp_46" [pool/pooling.cpp:28]   --->   Operation 353 'and' 'and_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 354 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_16 = select i1 %and_ln28_28, float %phi_ln28_16, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 354 'select' 'select_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 355 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch104 [
    i3 0, label %branch102
    i3 1, label %branch103
  ]" [pool/pooling.cpp:28]   --->   Operation 355 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_13 : Operation 356 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_20 = load float* %conv_1_out_1_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 356 'load' 'conv_1_out_1_load_20' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 357 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.1.1314" [pool/pooling.cpp:28]   --->   Operation 357 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_13 : Operation 358 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_20 = load float* %conv_1_out_0_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 358 'load' 'conv_1_out_0_load_20' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 359 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.1.1314" [pool/pooling.cpp:28]   --->   Operation 359 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_13 : Operation 360 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_20 = load float* %conv_1_out_2_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 360 'load' 'conv_1_out_2_load_20' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 361 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.1.1314" [pool/pooling.cpp:28]   --->   Operation 361 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_13 : Operation 362 [1/1] (0.00ns)   --->   "%phi_ln28_20 = phi float [ %conv_1_out_0_load_20, %branch93 ], [ %conv_1_out_1_load_20, %branch94 ], [ %conv_1_out_2_load_20, %branch95 ]" [pool/pooling.cpp:28]   --->   Operation 362 'phi' 'phi_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 363 [1/1] (0.00ns)   --->   "%bitcast_ln28_35 = bitcast float %phi_ln28_20 to i32" [pool/pooling.cpp:28]   --->   Operation 363 'bitcast' 'bitcast_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_35, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 364 'partselect' 'tmp_56' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln28_40 = trunc i32 %bitcast_ln28_35 to i23" [pool/pooling.cpp:28]   --->   Operation 365 'trunc' 'trunc_ln28_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 366 [1/1] (1.55ns)   --->   "%icmp_ln28_70 = icmp ne i8 %tmp_56, -1" [pool/pooling.cpp:28]   --->   Operation 366 'icmp' 'icmp_ln28_70' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 367 [1/1] (2.44ns)   --->   "%icmp_ln28_71 = icmp eq i23 %trunc_ln28_40, 0" [pool/pooling.cpp:28]   --->   Operation 367 'icmp' 'icmp_ln28_71' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_20)   --->   "%or_ln28_35 = or i1 %icmp_ln28_71, %icmp_ln28_70" [pool/pooling.cpp:28]   --->   Operation 368 'or' 'or_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 369 [1/1] (6.78ns)   --->   "%tmp_57 = fcmp ogt float %phi_ln28_20, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 369 'fcmp' 'tmp_57' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_20)   --->   "%and_ln28_35 = and i1 %or_ln28_35, %tmp_57" [pool/pooling.cpp:28]   --->   Operation 370 'and' 'and_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 371 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_20 = select i1 %and_ln28_35, float %phi_ln28_20, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 371 'select' 'select_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 372 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch92 [
    i3 0, label %branch90
    i3 1, label %branch91
  ]" [pool/pooling.cpp:28]   --->   Operation 372 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_13 : Operation 373 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_24 = load float* %conv_1_out_1_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 373 'load' 'conv_1_out_1_load_24' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 374 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_24 = load float* %conv_1_out_0_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 374 'load' 'conv_1_out_0_load_24' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 375 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_24 = load float* %conv_1_out_2_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 375 'load' 'conv_1_out_2_load_24' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 376 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_28 = load float* %conv_1_out_1_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 376 'load' 'conv_1_out_1_load_28' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 377 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_28 = load float* %conv_1_out_0_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 377 'load' 'conv_1_out_0_load_28' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_13 : Operation 378 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_28 = load float* %conv_1_out_2_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 378 'load' 'conv_1_out_2_load_28' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>

State 14 <SV = 13> <Delay = 12.8>
ST_14 : Operation 379 [1/1] (1.94ns)   --->   "%add_ln28_22 = add i15 512, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 379 'add' 'add_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_164 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_22, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 380 'partselect' 'tmp_164' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_165 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_164, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 381 'bitconcatenate' 'tmp_165' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i15 %tmp_165 to i64" [pool/pooling.cpp:28]   --->   Operation 382 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 383 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_32 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 383 'getelementptr' 'conv_1_out_0_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 384 [1/1] (1.94ns)   --->   "%add_ln28_25 = add i15 576, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 384 'add' 'add_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_166 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_25, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 385 'partselect' 'tmp_166' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_167 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_166, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 386 'bitconcatenate' 'tmp_167' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i15 %tmp_167 to i64" [pool/pooling.cpp:28]   --->   Operation 387 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 388 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_36 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 388 'getelementptr' 'conv_1_out_0_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 389 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_32 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 389 'getelementptr' 'conv_1_out_1_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 390 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_36 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 390 'getelementptr' 'conv_1_out_1_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 391 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_32 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 391 'getelementptr' 'conv_1_out_2_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_36 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 392 'getelementptr' 'conv_1_out_2_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 393 [1/1] (1.94ns)   --->   "%add_ln28_47 = add i15 256, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 393 'add' 'add_ln28_47' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_183 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_47, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 394 'partselect' 'tmp_183' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_184 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_183, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 395 'bitconcatenate' 'tmp_184' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln28_19 = zext i15 %tmp_184 to i64" [pool/pooling.cpp:28]   --->   Operation 396 'zext' 'zext_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 397 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_18 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 397 'getelementptr' 'conv_1_out_0_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_48 = add i14 288, %trunc_ln28_7" [pool/pooling.cpp:28]   --->   Operation 398 'add' 'add_ln28_48' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 399 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_49 = add i14 %add_ln28_48, %zext_ln14" [pool/pooling.cpp:28]   --->   Operation 399 'add' 'add_ln28_49' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln28_19 = sext i14 %add_ln28_49 to i64" [pool/pooling.cpp:28]   --->   Operation 400 'sext' 'sext_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 401 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_19 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 401 'getelementptr' 'conv_1_out_0_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 402 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_18 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 402 'getelementptr' 'conv_1_out_1_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 403 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_19 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 403 'getelementptr' 'conv_1_out_1_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 404 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_18 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 404 'getelementptr' 'conv_1_out_2_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 405 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_19 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 405 'getelementptr' 'conv_1_out_2_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 406 [1/1] (0.00ns)   --->   "%phi_ln28_10 = phi float [ %conv_1_out_1_load_10, %branch123 ], [ %conv_1_out_2_load_10, %branch124 ], [ %conv_1_out_0_load_10, %branch125 ]" [pool/pooling.cpp:28]   --->   Operation 406 'phi' 'phi_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 407 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch122 [
    i3 0, label %branch120
    i3 1, label %branch121
  ]" [pool/pooling.cpp:28]   --->   Operation 407 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_14 : Operation 408 [1/1] (0.00ns)   --->   "%phi_ln28_11 = phi float [ %conv_1_out_1_load_11, %branch120 ], [ %conv_1_out_2_load_11, %branch121 ], [ %conv_1_out_0_load_11, %branch122 ]" [pool/pooling.cpp:28]   --->   Operation 408 'phi' 'phi_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 409 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch119 [
    i3 0, label %branch117
    i3 1, label %branch118
  ]" [pool/pooling.cpp:28]   --->   Operation 409 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_14 : Operation 410 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_14 = load float* %conv_1_out_2_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 410 'load' 'conv_1_out_2_load_14' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 411 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.0.1374" [pool/pooling.cpp:28]   --->   Operation 411 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_14 : Operation 412 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_14 = load float* %conv_1_out_1_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 412 'load' 'conv_1_out_1_load_14' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 413 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.0.1374" [pool/pooling.cpp:28]   --->   Operation 413 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_14 : Operation 414 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_14 = load float* %conv_1_out_0_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 414 'load' 'conv_1_out_0_load_14' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 415 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.0.1374" [pool/pooling.cpp:28]   --->   Operation 415 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_14 : Operation 416 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_15 = load float* %conv_1_out_2_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 416 'load' 'conv_1_out_2_load_15' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 417 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.1.0364" [pool/pooling.cpp:28]   --->   Operation 417 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_14 : Operation 418 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_15 = load float* %conv_1_out_1_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 418 'load' 'conv_1_out_1_load_15' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 419 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.1.0364" [pool/pooling.cpp:28]   --->   Operation 419 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_14 : Operation 420 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_15 = load float* %conv_1_out_0_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 420 'load' 'conv_1_out_0_load_15' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 421 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.1.0364" [pool/pooling.cpp:28]   --->   Operation 421 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_14 : Operation 422 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_18 = load float* %conv_1_out_2_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 422 'load' 'conv_1_out_2_load_18' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 423 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_18 = load float* %conv_1_out_1_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 423 'load' 'conv_1_out_1_load_18' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 424 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_18 = load float* %conv_1_out_0_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 424 'load' 'conv_1_out_0_load_18' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 425 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_19 = load float* %conv_1_out_2_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 425 'load' 'conv_1_out_2_load_19' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 426 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_19 = load float* %conv_1_out_1_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 426 'load' 'conv_1_out_1_load_19' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 427 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_19 = load float* %conv_1_out_0_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 427 'load' 'conv_1_out_0_load_19' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 428 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_24 = load float* %conv_1_out_1_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 428 'load' 'conv_1_out_1_load_24' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 429 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.1.1274" [pool/pooling.cpp:28]   --->   Operation 429 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_14 : Operation 430 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_24 = load float* %conv_1_out_0_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 430 'load' 'conv_1_out_0_load_24' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 431 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.1.1274" [pool/pooling.cpp:28]   --->   Operation 431 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_14 : Operation 432 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_24 = load float* %conv_1_out_2_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 432 'load' 'conv_1_out_2_load_24' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 433 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.1.1274" [pool/pooling.cpp:28]   --->   Operation 433 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_14 : Operation 434 [1/1] (0.00ns)   --->   "%phi_ln28_24 = phi float [ %conv_1_out_0_load_24, %branch81 ], [ %conv_1_out_1_load_24, %branch82 ], [ %conv_1_out_2_load_24, %branch83 ]" [pool/pooling.cpp:28]   --->   Operation 434 'phi' 'phi_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 435 [1/1] (0.00ns)   --->   "%bitcast_ln28_42 = bitcast float %phi_ln28_24 to i32" [pool/pooling.cpp:28]   --->   Operation 435 'bitcast' 'bitcast_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_42, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 436 'partselect' 'tmp_67' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln28_47 = trunc i32 %bitcast_ln28_42 to i23" [pool/pooling.cpp:28]   --->   Operation 437 'trunc' 'trunc_ln28_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 438 [1/1] (1.55ns)   --->   "%icmp_ln28_84 = icmp ne i8 %tmp_67, -1" [pool/pooling.cpp:28]   --->   Operation 438 'icmp' 'icmp_ln28_84' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 439 [1/1] (2.44ns)   --->   "%icmp_ln28_85 = icmp eq i23 %trunc_ln28_47, 0" [pool/pooling.cpp:28]   --->   Operation 439 'icmp' 'icmp_ln28_85' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_24)   --->   "%or_ln28_42 = or i1 %icmp_ln28_85, %icmp_ln28_84" [pool/pooling.cpp:28]   --->   Operation 440 'or' 'or_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 441 [1/1] (6.78ns)   --->   "%tmp_68 = fcmp ogt float %phi_ln28_24, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 441 'fcmp' 'tmp_68' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_24)   --->   "%and_ln28_42 = and i1 %or_ln28_42, %tmp_68" [pool/pooling.cpp:28]   --->   Operation 442 'and' 'and_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 443 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_24 = select i1 %and_ln28_42, float %phi_ln28_24, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 443 'select' 'select_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 444 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch80 [
    i3 0, label %branch78
    i3 1, label %branch79
  ]" [pool/pooling.cpp:28]   --->   Operation 444 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_14 : Operation 445 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_28 = load float* %conv_1_out_1_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 445 'load' 'conv_1_out_1_load_28' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 446 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.1.1234" [pool/pooling.cpp:28]   --->   Operation 446 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_14 : Operation 447 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_28 = load float* %conv_1_out_0_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 447 'load' 'conv_1_out_0_load_28' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 448 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.1.1234" [pool/pooling.cpp:28]   --->   Operation 448 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_14 : Operation 449 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_28 = load float* %conv_1_out_2_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 449 'load' 'conv_1_out_2_load_28' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 450 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.1.1234" [pool/pooling.cpp:28]   --->   Operation 450 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_14 : Operation 451 [1/1] (0.00ns)   --->   "%phi_ln28_28 = phi float [ %conv_1_out_0_load_28, %branch69 ], [ %conv_1_out_1_load_28, %branch70 ], [ %conv_1_out_2_load_28, %branch71 ]" [pool/pooling.cpp:28]   --->   Operation 451 'phi' 'phi_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 452 [1/1] (0.00ns)   --->   "%bitcast_ln28_49 = bitcast float %phi_ln28_28 to i32" [pool/pooling.cpp:28]   --->   Operation 452 'bitcast' 'bitcast_ln28_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_49, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 453 'partselect' 'tmp_78' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln28_54 = trunc i32 %bitcast_ln28_49 to i23" [pool/pooling.cpp:28]   --->   Operation 454 'trunc' 'trunc_ln28_54' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 455 [1/1] (1.55ns)   --->   "%icmp_ln28_98 = icmp ne i8 %tmp_78, -1" [pool/pooling.cpp:28]   --->   Operation 455 'icmp' 'icmp_ln28_98' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 456 [1/1] (2.44ns)   --->   "%icmp_ln28_99 = icmp eq i23 %trunc_ln28_54, 0" [pool/pooling.cpp:28]   --->   Operation 456 'icmp' 'icmp_ln28_99' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_28)   --->   "%or_ln28_49 = or i1 %icmp_ln28_99, %icmp_ln28_98" [pool/pooling.cpp:28]   --->   Operation 457 'or' 'or_ln28_49' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 458 [1/1] (6.78ns)   --->   "%tmp_79 = fcmp ogt float %phi_ln28_28, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 458 'fcmp' 'tmp_79' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_28)   --->   "%and_ln28_49 = and i1 %or_ln28_49, %tmp_79" [pool/pooling.cpp:28]   --->   Operation 459 'and' 'and_ln28_49' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 460 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_28 = select i1 %and_ln28_49, float %phi_ln28_28, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 460 'select' 'select_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 461 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch68 [
    i3 0, label %branch66
    i3 1, label %branch67
  ]" [pool/pooling.cpp:28]   --->   Operation 461 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.13>
ST_14 : Operation 462 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_32 = load float* %conv_1_out_1_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 462 'load' 'conv_1_out_1_load_32' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 463 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_32 = load float* %conv_1_out_0_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 463 'load' 'conv_1_out_0_load_32' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 464 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_32 = load float* %conv_1_out_2_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 464 'load' 'conv_1_out_2_load_32' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 465 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_36 = load float* %conv_1_out_1_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 465 'load' 'conv_1_out_1_load_36' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 466 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_36 = load float* %conv_1_out_0_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 466 'load' 'conv_1_out_0_load_36' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 467 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_36 = load float* %conv_1_out_2_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 467 'load' 'conv_1_out_2_load_36' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_14 : Operation 468 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln28_52" [pool/pooling.cpp:13]   --->   Operation 468 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.8>
ST_15 : Operation 469 [1/1] (1.94ns)   --->   "%add_ln28_28 = add i15 640, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 469 'add' 'add_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_168 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_28, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 470 'partselect' 'tmp_168' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_169 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_168, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 471 'bitconcatenate' 'tmp_169' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i15 %tmp_169 to i64" [pool/pooling.cpp:28]   --->   Operation 472 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 473 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_40 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 473 'getelementptr' 'conv_1_out_0_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 474 [1/1] (1.94ns)   --->   "%add_ln28_31 = add i15 704, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 474 'add' 'add_ln28_31' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_170 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_31, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 475 'partselect' 'tmp_170' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_171 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_170, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 476 'bitconcatenate' 'tmp_171' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i15 %tmp_171 to i64" [pool/pooling.cpp:28]   --->   Operation 477 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 478 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_44 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 478 'getelementptr' 'conv_1_out_0_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 479 [1/1] (1.94ns)   --->   "%add_ln28_34 = add i15 768, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 479 'add' 'add_ln28_34' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_172 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_34, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 480 'partselect' 'tmp_172' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 481 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_40 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 481 'getelementptr' 'conv_1_out_1_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 482 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_44 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 482 'getelementptr' 'conv_1_out_1_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 483 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_40 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 483 'getelementptr' 'conv_1_out_2_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_44 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 484 'getelementptr' 'conv_1_out_2_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 485 [1/1] (1.94ns)   --->   "%add_ln28_50 = add i15 320, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 485 'add' 'add_ln28_50' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_185 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_50, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 486 'partselect' 'tmp_185' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_186 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_185, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 487 'bitconcatenate' 'tmp_186' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln28_20 = zext i15 %tmp_186 to i64" [pool/pooling.cpp:28]   --->   Operation 488 'zext' 'zext_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 489 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_22 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 489 'getelementptr' 'conv_1_out_0_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_51 = add i14 352, %trunc_ln28_7" [pool/pooling.cpp:28]   --->   Operation 490 'add' 'add_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 491 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_52 = add i14 %add_ln28_51, %zext_ln14" [pool/pooling.cpp:28]   --->   Operation 491 'add' 'add_ln28_52' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln28_20 = sext i14 %add_ln28_52 to i64" [pool/pooling.cpp:28]   --->   Operation 492 'sext' 'sext_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 493 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_23 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 493 'getelementptr' 'conv_1_out_0_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 494 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_22 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 494 'getelementptr' 'conv_1_out_1_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_23 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 495 'getelementptr' 'conv_1_out_1_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 496 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_22 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 496 'getelementptr' 'conv_1_out_2_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 497 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_23 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 497 'getelementptr' 'conv_1_out_2_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 498 [1/1] (0.00ns)   --->   "%phi_ln28_14 = phi float [ %conv_1_out_1_load_14, %branch111 ], [ %conv_1_out_2_load_14, %branch112 ], [ %conv_1_out_0_load_14, %branch113 ]" [pool/pooling.cpp:28]   --->   Operation 498 'phi' 'phi_ln28_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 499 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch110 [
    i3 0, label %branch108
    i3 1, label %branch109
  ]" [pool/pooling.cpp:28]   --->   Operation 499 'switch' <Predicate = true> <Delay = 1.13>
ST_15 : Operation 500 [1/1] (0.00ns)   --->   "%phi_ln28_15 = phi float [ %conv_1_out_1_load_15, %branch108 ], [ %conv_1_out_2_load_15, %branch109 ], [ %conv_1_out_0_load_15, %branch110 ]" [pool/pooling.cpp:28]   --->   Operation 500 'phi' 'phi_ln28_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 501 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch107 [
    i3 0, label %branch105
    i3 1, label %branch106
  ]" [pool/pooling.cpp:28]   --->   Operation 501 'switch' <Predicate = true> <Delay = 1.13>
ST_15 : Operation 502 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_18 = load float* %conv_1_out_2_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 502 'load' 'conv_1_out_2_load_18' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 503 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.0.1334" [pool/pooling.cpp:28]   --->   Operation 503 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_15 : Operation 504 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_18 = load float* %conv_1_out_1_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 504 'load' 'conv_1_out_1_load_18' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 505 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.0.1334" [pool/pooling.cpp:28]   --->   Operation 505 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_15 : Operation 506 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_18 = load float* %conv_1_out_0_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 506 'load' 'conv_1_out_0_load_18' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 507 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.0.1334" [pool/pooling.cpp:28]   --->   Operation 507 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_15 : Operation 508 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_19 = load float* %conv_1_out_2_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 508 'load' 'conv_1_out_2_load_19' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 509 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.1.0324" [pool/pooling.cpp:28]   --->   Operation 509 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_15 : Operation 510 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_19 = load float* %conv_1_out_1_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 510 'load' 'conv_1_out_1_load_19' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 511 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.1.0324" [pool/pooling.cpp:28]   --->   Operation 511 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_15 : Operation 512 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_19 = load float* %conv_1_out_0_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 512 'load' 'conv_1_out_0_load_19' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 513 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.1.0324" [pool/pooling.cpp:28]   --->   Operation 513 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_15 : Operation 514 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_22 = load float* %conv_1_out_2_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 514 'load' 'conv_1_out_2_load_22' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 515 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_22 = load float* %conv_1_out_1_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 515 'load' 'conv_1_out_1_load_22' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 516 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_22 = load float* %conv_1_out_0_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 516 'load' 'conv_1_out_0_load_22' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 517 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_23 = load float* %conv_1_out_2_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 517 'load' 'conv_1_out_2_load_23' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 518 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_23 = load float* %conv_1_out_1_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 518 'load' 'conv_1_out_1_load_23' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 519 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_23 = load float* %conv_1_out_0_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 519 'load' 'conv_1_out_0_load_23' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 520 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_32 = load float* %conv_1_out_1_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 520 'load' 'conv_1_out_1_load_32' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 521 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.1.1194" [pool/pooling.cpp:28]   --->   Operation 521 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_15 : Operation 522 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_32 = load float* %conv_1_out_0_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 522 'load' 'conv_1_out_0_load_32' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 523 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.1.1194" [pool/pooling.cpp:28]   --->   Operation 523 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_15 : Operation 524 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_32 = load float* %conv_1_out_2_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 524 'load' 'conv_1_out_2_load_32' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 525 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.1.1194" [pool/pooling.cpp:28]   --->   Operation 525 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_15 : Operation 526 [1/1] (0.00ns)   --->   "%phi_ln28_32 = phi float [ %conv_1_out_0_load_32, %branch57 ], [ %conv_1_out_1_load_32, %branch58 ], [ %conv_1_out_2_load_32, %branch59 ]" [pool/pooling.cpp:28]   --->   Operation 526 'phi' 'phi_ln28_32' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 527 [1/1] (0.00ns)   --->   "%bitcast_ln28_56 = bitcast float %phi_ln28_32 to i32" [pool/pooling.cpp:28]   --->   Operation 527 'bitcast' 'bitcast_ln28_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_56, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 528 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln28_61 = trunc i32 %bitcast_ln28_56 to i23" [pool/pooling.cpp:28]   --->   Operation 529 'trunc' 'trunc_ln28_61' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 530 [1/1] (1.55ns)   --->   "%icmp_ln28_112 = icmp ne i8 %tmp_89, -1" [pool/pooling.cpp:28]   --->   Operation 530 'icmp' 'icmp_ln28_112' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 531 [1/1] (2.44ns)   --->   "%icmp_ln28_113 = icmp eq i23 %trunc_ln28_61, 0" [pool/pooling.cpp:28]   --->   Operation 531 'icmp' 'icmp_ln28_113' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_32)   --->   "%or_ln28_56 = or i1 %icmp_ln28_113, %icmp_ln28_112" [pool/pooling.cpp:28]   --->   Operation 532 'or' 'or_ln28_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 533 [1/1] (6.78ns)   --->   "%tmp_90 = fcmp ogt float %phi_ln28_32, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 533 'fcmp' 'tmp_90' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_32)   --->   "%and_ln28_56 = and i1 %or_ln28_56, %tmp_90" [pool/pooling.cpp:28]   --->   Operation 534 'and' 'and_ln28_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 535 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_32 = select i1 %and_ln28_56, float %phi_ln28_32, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 535 'select' 'select_ln28_32' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 536 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch56 [
    i3 0, label %branch54
    i3 1, label %branch55
  ]" [pool/pooling.cpp:28]   --->   Operation 536 'switch' <Predicate = true> <Delay = 1.13>
ST_15 : Operation 537 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_36 = load float* %conv_1_out_1_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 537 'load' 'conv_1_out_1_load_36' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 538 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.1.1154" [pool/pooling.cpp:28]   --->   Operation 538 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_15 : Operation 539 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_36 = load float* %conv_1_out_0_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 539 'load' 'conv_1_out_0_load_36' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 540 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.1.1154" [pool/pooling.cpp:28]   --->   Operation 540 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_15 : Operation 541 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_36 = load float* %conv_1_out_2_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 541 'load' 'conv_1_out_2_load_36' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 542 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.1.1154" [pool/pooling.cpp:28]   --->   Operation 542 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_15 : Operation 543 [1/1] (0.00ns)   --->   "%phi_ln28_36 = phi float [ %conv_1_out_0_load_36, %branch45 ], [ %conv_1_out_1_load_36, %branch46 ], [ %conv_1_out_2_load_36, %branch47 ]" [pool/pooling.cpp:28]   --->   Operation 543 'phi' 'phi_ln28_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 544 [1/1] (0.00ns)   --->   "%bitcast_ln28_63 = bitcast float %phi_ln28_36 to i32" [pool/pooling.cpp:28]   --->   Operation 544 'bitcast' 'bitcast_ln28_63' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_63, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 545 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln28_68 = trunc i32 %bitcast_ln28_63 to i23" [pool/pooling.cpp:28]   --->   Operation 546 'trunc' 'trunc_ln28_68' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 547 [1/1] (1.55ns)   --->   "%icmp_ln28_126 = icmp ne i8 %tmp_100, -1" [pool/pooling.cpp:28]   --->   Operation 547 'icmp' 'icmp_ln28_126' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 548 [1/1] (2.44ns)   --->   "%icmp_ln28_127 = icmp eq i23 %trunc_ln28_68, 0" [pool/pooling.cpp:28]   --->   Operation 548 'icmp' 'icmp_ln28_127' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_36)   --->   "%or_ln28_63 = or i1 %icmp_ln28_127, %icmp_ln28_126" [pool/pooling.cpp:28]   --->   Operation 549 'or' 'or_ln28_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 550 [1/1] (6.78ns)   --->   "%tmp_101 = fcmp ogt float %phi_ln28_36, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 550 'fcmp' 'tmp_101' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_36)   --->   "%and_ln28_63 = and i1 %or_ln28_63, %tmp_101" [pool/pooling.cpp:28]   --->   Operation 551 'and' 'and_ln28_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 552 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_36 = select i1 %and_ln28_63, float %phi_ln28_36, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 552 'select' 'select_ln28_36' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 553 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch44 [
    i3 0, label %branch42
    i3 1, label %branch43
  ]" [pool/pooling.cpp:28]   --->   Operation 553 'switch' <Predicate = true> <Delay = 1.13>
ST_15 : Operation 554 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_40 = load float* %conv_1_out_1_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 554 'load' 'conv_1_out_1_load_40' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 555 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_40 = load float* %conv_1_out_0_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 555 'load' 'conv_1_out_0_load_40' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 556 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_40 = load float* %conv_1_out_2_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 556 'load' 'conv_1_out_2_load_40' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 557 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_44 = load float* %conv_1_out_1_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 557 'load' 'conv_1_out_1_load_44' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 558 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_44 = load float* %conv_1_out_0_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 558 'load' 'conv_1_out_0_load_44' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_15 : Operation 559 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_44 = load float* %conv_1_out_2_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 559 'load' 'conv_1_out_2_load_44' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>

State 16 <SV = 15> <Delay = 12.8>
ST_16 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%or_ln28_91 = or i14 %trunc_ln28_2, 32" [pool/pooling.cpp:28]   --->   Operation 560 'or' 'or_ln28_91' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 561 [1/1] (1.81ns) (out node of the LUT)   --->   "%add_ln28 = add i14 %zext_ln14, %or_ln28_91" [pool/pooling.cpp:28]   --->   Operation 561 'add' 'add_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i14 %add_ln28 to i64" [pool/pooling.cpp:28]   --->   Operation 562 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 563 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_1 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 563 'getelementptr' 'conv_1_out_0_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_173 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_172, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 564 'bitconcatenate' 'tmp_173' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i15 %tmp_173 to i64" [pool/pooling.cpp:28]   --->   Operation 565 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 566 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_48 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 566 'getelementptr' 'conv_1_out_0_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 567 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_1 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 567 'getelementptr' 'conv_1_out_1_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 568 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_48 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 568 'getelementptr' 'conv_1_out_1_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 569 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_1 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 569 'getelementptr' 'conv_1_out_2_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 570 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_48 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 570 'getelementptr' 'conv_1_out_2_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 571 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 571 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 572 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 572 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 573 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_1 = load float* %conv_1_out_2_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 573 'load' 'conv_1_out_2_load_1' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 574 [1/1] (1.94ns)   --->   "%add_ln28_53 = add i15 384, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 574 'add' 'add_ln28_53' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_187 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_53, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 575 'partselect' 'tmp_187' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_188 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_187, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 576 'bitconcatenate' 'tmp_188' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln28_21 = zext i15 %tmp_188 to i64" [pool/pooling.cpp:28]   --->   Operation 577 'zext' 'zext_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 578 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_26 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 578 'getelementptr' 'conv_1_out_0_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_54 = add i14 416, %trunc_ln28_7" [pool/pooling.cpp:28]   --->   Operation 579 'add' 'add_ln28_54' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 580 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_55 = add i14 %add_ln28_54, %zext_ln14" [pool/pooling.cpp:28]   --->   Operation 580 'add' 'add_ln28_55' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln28_21 = sext i14 %add_ln28_55 to i64" [pool/pooling.cpp:28]   --->   Operation 581 'sext' 'sext_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 582 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_27 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 582 'getelementptr' 'conv_1_out_0_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 583 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_26 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 583 'getelementptr' 'conv_1_out_1_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 584 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_27 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 584 'getelementptr' 'conv_1_out_1_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 585 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_26 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 585 'getelementptr' 'conv_1_out_2_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 586 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_27 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 586 'getelementptr' 'conv_1_out_2_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 587 [1/1] (0.00ns)   --->   "%phi_ln28_18 = phi float [ %conv_1_out_1_load_18, %branch99 ], [ %conv_1_out_2_load_18, %branch100 ], [ %conv_1_out_0_load_18, %branch101 ]" [pool/pooling.cpp:28]   --->   Operation 587 'phi' 'phi_ln28_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 588 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch98 [
    i3 0, label %branch96
    i3 1, label %branch97
  ]" [pool/pooling.cpp:28]   --->   Operation 588 'switch' <Predicate = true> <Delay = 1.13>
ST_16 : Operation 589 [1/1] (0.00ns)   --->   "%phi_ln28_19 = phi float [ %conv_1_out_1_load_19, %branch96 ], [ %conv_1_out_2_load_19, %branch97 ], [ %conv_1_out_0_load_19, %branch98 ]" [pool/pooling.cpp:28]   --->   Operation 589 'phi' 'phi_ln28_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 590 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch95 [
    i3 0, label %branch93
    i3 1, label %branch94
  ]" [pool/pooling.cpp:28]   --->   Operation 590 'switch' <Predicate = true> <Delay = 1.13>
ST_16 : Operation 591 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_22 = load float* %conv_1_out_2_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 591 'load' 'conv_1_out_2_load_22' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 592 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.0.1294" [pool/pooling.cpp:28]   --->   Operation 592 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_16 : Operation 593 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_22 = load float* %conv_1_out_1_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 593 'load' 'conv_1_out_1_load_22' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 594 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.0.1294" [pool/pooling.cpp:28]   --->   Operation 594 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_16 : Operation 595 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_22 = load float* %conv_1_out_0_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 595 'load' 'conv_1_out_0_load_22' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 596 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.0.1294" [pool/pooling.cpp:28]   --->   Operation 596 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_16 : Operation 597 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_23 = load float* %conv_1_out_2_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 597 'load' 'conv_1_out_2_load_23' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 598 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.1.0284" [pool/pooling.cpp:28]   --->   Operation 598 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_16 : Operation 599 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_23 = load float* %conv_1_out_1_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 599 'load' 'conv_1_out_1_load_23' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 600 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.1.0284" [pool/pooling.cpp:28]   --->   Operation 600 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_16 : Operation 601 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_23 = load float* %conv_1_out_0_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 601 'load' 'conv_1_out_0_load_23' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 602 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.1.0284" [pool/pooling.cpp:28]   --->   Operation 602 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_16 : Operation 603 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_26 = load float* %conv_1_out_2_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 603 'load' 'conv_1_out_2_load_26' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 604 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_26 = load float* %conv_1_out_1_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 604 'load' 'conv_1_out_1_load_26' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 605 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_26 = load float* %conv_1_out_0_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 605 'load' 'conv_1_out_0_load_26' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 606 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_27 = load float* %conv_1_out_2_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 606 'load' 'conv_1_out_2_load_27' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 607 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_27 = load float* %conv_1_out_1_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 607 'load' 'conv_1_out_1_load_27' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 608 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_27 = load float* %conv_1_out_0_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 608 'load' 'conv_1_out_0_load_27' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 609 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_40 = load float* %conv_1_out_1_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 609 'load' 'conv_1_out_1_load_40' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 610 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.1.1114" [pool/pooling.cpp:28]   --->   Operation 610 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_16 : Operation 611 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_40 = load float* %conv_1_out_0_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 611 'load' 'conv_1_out_0_load_40' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 612 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.1.1114" [pool/pooling.cpp:28]   --->   Operation 612 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_16 : Operation 613 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_40 = load float* %conv_1_out_2_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 613 'load' 'conv_1_out_2_load_40' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 614 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.1.1114" [pool/pooling.cpp:28]   --->   Operation 614 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_16 : Operation 615 [1/1] (0.00ns)   --->   "%phi_ln28_40 = phi float [ %conv_1_out_0_load_40, %branch33 ], [ %conv_1_out_1_load_40, %branch34 ], [ %conv_1_out_2_load_40, %branch35 ]" [pool/pooling.cpp:28]   --->   Operation 615 'phi' 'phi_ln28_40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 616 [1/1] (0.00ns)   --->   "%bitcast_ln28_70 = bitcast float %phi_ln28_40 to i32" [pool/pooling.cpp:28]   --->   Operation 616 'bitcast' 'bitcast_ln28_70' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_70, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 617 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln28_75 = trunc i32 %bitcast_ln28_70 to i23" [pool/pooling.cpp:28]   --->   Operation 618 'trunc' 'trunc_ln28_75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 619 [1/1] (1.55ns)   --->   "%icmp_ln28_140 = icmp ne i8 %tmp_111, -1" [pool/pooling.cpp:28]   --->   Operation 619 'icmp' 'icmp_ln28_140' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 620 [1/1] (2.44ns)   --->   "%icmp_ln28_141 = icmp eq i23 %trunc_ln28_75, 0" [pool/pooling.cpp:28]   --->   Operation 620 'icmp' 'icmp_ln28_141' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_40)   --->   "%or_ln28_70 = or i1 %icmp_ln28_141, %icmp_ln28_140" [pool/pooling.cpp:28]   --->   Operation 621 'or' 'or_ln28_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 622 [1/1] (6.78ns)   --->   "%tmp_112 = fcmp ogt float %phi_ln28_40, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 622 'fcmp' 'tmp_112' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_40)   --->   "%and_ln28_70 = and i1 %or_ln28_70, %tmp_112" [pool/pooling.cpp:28]   --->   Operation 623 'and' 'and_ln28_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 624 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_40 = select i1 %and_ln28_70, float %phi_ln28_40, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 624 'select' 'select_ln28_40' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 625 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch32 [
    i3 0, label %branch30
    i3 1, label %branch31
  ]" [pool/pooling.cpp:28]   --->   Operation 625 'switch' <Predicate = true> <Delay = 1.13>
ST_16 : Operation 626 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_44 = load float* %conv_1_out_1_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 626 'load' 'conv_1_out_1_load_44' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 627 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.1.174" [pool/pooling.cpp:28]   --->   Operation 627 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_16 : Operation 628 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_44 = load float* %conv_1_out_0_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 628 'load' 'conv_1_out_0_load_44' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 629 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.1.174" [pool/pooling.cpp:28]   --->   Operation 629 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_16 : Operation 630 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_44 = load float* %conv_1_out_2_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 630 'load' 'conv_1_out_2_load_44' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 631 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.1.174" [pool/pooling.cpp:28]   --->   Operation 631 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_16 : Operation 632 [1/1] (0.00ns)   --->   "%phi_ln28_44 = phi float [ %conv_1_out_0_load_44, %branch21 ], [ %conv_1_out_1_load_44, %branch22 ], [ %conv_1_out_2_load_44, %branch23 ]" [pool/pooling.cpp:28]   --->   Operation 632 'phi' 'phi_ln28_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 633 [1/1] (0.00ns)   --->   "%bitcast_ln28_77 = bitcast float %phi_ln28_44 to i32" [pool/pooling.cpp:28]   --->   Operation 633 'bitcast' 'bitcast_ln28_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_77, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 634 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln28_82 = trunc i32 %bitcast_ln28_77 to i23" [pool/pooling.cpp:28]   --->   Operation 635 'trunc' 'trunc_ln28_82' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 636 [1/1] (1.55ns)   --->   "%icmp_ln28_154 = icmp ne i8 %tmp_122, -1" [pool/pooling.cpp:28]   --->   Operation 636 'icmp' 'icmp_ln28_154' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 637 [1/1] (2.44ns)   --->   "%icmp_ln28_155 = icmp eq i23 %trunc_ln28_82, 0" [pool/pooling.cpp:28]   --->   Operation 637 'icmp' 'icmp_ln28_155' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_44)   --->   "%or_ln28_77 = or i1 %icmp_ln28_155, %icmp_ln28_154" [pool/pooling.cpp:28]   --->   Operation 638 'or' 'or_ln28_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 639 [1/1] (6.78ns)   --->   "%tmp_123 = fcmp ogt float %phi_ln28_44, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 639 'fcmp' 'tmp_123' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_44)   --->   "%and_ln28_77 = and i1 %or_ln28_77, %tmp_123" [pool/pooling.cpp:28]   --->   Operation 640 'and' 'and_ln28_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 641 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_44 = select i1 %and_ln28_77, float %phi_ln28_44, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 641 'select' 'select_ln28_44' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 642 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch20 [
    i3 0, label %branch18
    i3 1, label %branch19
  ]" [pool/pooling.cpp:28]   --->   Operation 642 'switch' <Predicate = true> <Delay = 1.13>
ST_16 : Operation 643 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_48 = load float* %conv_1_out_1_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 643 'load' 'conv_1_out_1_load_48' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 644 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_48 = load float* %conv_1_out_0_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 644 'load' 'conv_1_out_0_load_48' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_16 : Operation 645 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_48 = load float* %conv_1_out_2_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 645 'load' 'conv_1_out_2_load_48' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>

State 17 <SV = 16> <Delay = 33.7>
ST_17 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i6 %select_ln28_53 to i12" [pool/pooling.cpp:14]   --->   Operation 646 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 647 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %select_ln28_52, i7 0)" [pool/pooling.cpp:35]   --->   Operation 647 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i11 %tmp to i12" [pool/pooling.cpp:35]   --->   Operation 648 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_144 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %select_ln28_52, i5 0)" [pool/pooling.cpp:35]   --->   Operation 649 'bitconcatenate' 'tmp_144' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i9 %tmp_144 to i12" [pool/pooling.cpp:35]   --->   Operation 650 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 651 [1/1] (1.63ns)   --->   "%add_ln35 = add i12 %zext_ln35, %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 651 'add' 'add_ln35' <Predicate = (!icmp_ln10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 652 [1/1] (1.54ns)   --->   "%add_ln35_1 = add i12 %zext_ln14_1, %add_ln35" [pool/pooling.cpp:35]   --->   Operation 652 'add' 'add_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i12 %add_ln35_1 to i64" [pool/pooling.cpp:35]   --->   Operation 653 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 654 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad = getelementptr [2080 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_3" [pool/pooling.cpp:35]   --->   Operation 654 'getelementptr' 'max_pool_1_out_0_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_2 = add i14 96, %trunc_ln28_2" [pool/pooling.cpp:28]   --->   Operation 655 'add' 'add_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 656 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_3 = add i14 %zext_ln14, %add_ln28_2" [pool/pooling.cpp:28]   --->   Operation 656 'add' 'add_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln28_2 = sext i14 %add_ln28_3 to i64" [pool/pooling.cpp:28]   --->   Operation 657 'sext' 'sext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 658 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_5 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 658 'getelementptr' 'conv_1_out_0_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_5 = add i14 160, %trunc_ln28_2" [pool/pooling.cpp:28]   --->   Operation 659 'add' 'add_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 660 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_6 = add i14 %zext_ln14, %add_ln28_5" [pool/pooling.cpp:28]   --->   Operation 660 'add' 'add_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln28_3 = sext i14 %add_ln28_6 to i64" [pool/pooling.cpp:28]   --->   Operation 661 'sext' 'sext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 662 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_9 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 662 'getelementptr' 'conv_1_out_0_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 663 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_5 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 663 'getelementptr' 'conv_1_out_1_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 664 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_9 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 664 'getelementptr' 'conv_1_out_1_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 665 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_5 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 665 'getelementptr' 'conv_1_out_2_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 666 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_9 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 666 'getelementptr' 'conv_1_out_2_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 667 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 667 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 668 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.0504" [pool/pooling.cpp:28]   --->   Operation 668 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_17 : Operation 669 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 669 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 670 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.0504" [pool/pooling.cpp:28]   --->   Operation 670 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_17 : Operation 671 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_1 = load float* %conv_1_out_2_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 671 'load' 'conv_1_out_2_load_1' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 672 [1/1] (1.81ns)   --->   "br label %._crit_edge.0.0.0504" [pool/pooling.cpp:28]   --->   Operation 672 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_17 : Operation 673 [1/1] (0.00ns)   --->   "%phi_ln28_1 = phi float [ %conv_1_out_0_load_1, %branch150 ], [ %conv_1_out_1_load_1, %branch151 ], [ %conv_1_out_2_load_1, %branch152 ]" [pool/pooling.cpp:28]   --->   Operation 673 'phi' 'phi_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 674 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %phi_ln28_1 to i32" [pool/pooling.cpp:28]   --->   Operation 674 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 675 'partselect' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 676 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 677 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 677 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 678 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 679 'trunc' 'trunc_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 680 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_4, -1" [pool/pooling.cpp:28]   --->   Operation 680 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 681 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_4, 0" [pool/pooling.cpp:28]   --->   Operation 681 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 682 'or' 'or_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 683 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_5, -1" [pool/pooling.cpp:28]   --->   Operation 683 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 684 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_5, 0" [pool/pooling.cpp:28]   --->   Operation 684 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 685 'or' 'or_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_1, %or_ln28_2" [pool/pooling.cpp:28]   --->   Operation 686 'and' 'and_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 687 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %phi_ln28_1, %select_ln28" [pool/pooling.cpp:28]   --->   Operation 687 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 688 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, %tmp_6" [pool/pooling.cpp:28]   --->   Operation 688 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 689 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, float %phi_ln28_1, float %select_ln28" [pool/pooling.cpp:28]   --->   Operation 689 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 690 [1/1] (1.94ns)   --->   "%add_ln28_56 = add i15 448, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 690 'add' 'add_ln28_56' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_189 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_56, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 691 'partselect' 'tmp_189' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_190 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_189, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 692 'bitconcatenate' 'tmp_190' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln28_22 = zext i15 %tmp_190 to i64" [pool/pooling.cpp:28]   --->   Operation 693 'zext' 'zext_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 694 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_30 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 694 'getelementptr' 'conv_1_out_0_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 695 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_57 = add i14 480, %trunc_ln28_7" [pool/pooling.cpp:28]   --->   Operation 695 'add' 'add_ln28_57' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 696 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_58 = add i14 %add_ln28_57, %zext_ln14" [pool/pooling.cpp:28]   --->   Operation 696 'add' 'add_ln28_58' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln28_22 = sext i14 %add_ln28_58 to i64" [pool/pooling.cpp:28]   --->   Operation 697 'sext' 'sext_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 698 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_31 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 698 'getelementptr' 'conv_1_out_0_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 699 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_30 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 699 'getelementptr' 'conv_1_out_1_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 700 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_31 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 700 'getelementptr' 'conv_1_out_1_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 701 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_30 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 701 'getelementptr' 'conv_1_out_2_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 702 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_31 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 702 'getelementptr' 'conv_1_out_2_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 703 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %phi_ln28_2 to i32" [pool/pooling.cpp:28]   --->   Operation 703 'bitcast' 'bitcast_ln28_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 704 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 705 'trunc' 'trunc_ln28_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 706 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast float %select_ln28_1 to i32" [pool/pooling.cpp:28]   --->   Operation 706 'bitcast' 'bitcast_ln28_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 707 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln28_9 = trunc i32 %bitcast_ln28_4 to i23" [pool/pooling.cpp:28]   --->   Operation 708 'trunc' 'trunc_ln28_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 709 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_7, -1" [pool/pooling.cpp:28]   --->   Operation 709 'icmp' 'icmp_ln28_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 710 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_8, 0" [pool/pooling.cpp:28]   --->   Operation 710 'icmp' 'icmp_ln28_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 711 'or' 'or_ln28_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 712 [1/1] (1.55ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_8, -1" [pool/pooling.cpp:28]   --->   Operation 712 'icmp' 'icmp_ln28_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 713 [1/1] (2.44ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_9, 0" [pool/pooling.cpp:28]   --->   Operation 713 'icmp' 'icmp_ln28_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pool/pooling.cpp:28]   --->   Operation 714 'or' 'or_ln28_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_3, %or_ln28_4" [pool/pooling.cpp:28]   --->   Operation 715 'and' 'and_ln28_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 716 [1/1] (6.78ns)   --->   "%tmp_9 = fcmp ogt float %phi_ln28_2, %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 716 'fcmp' 'tmp_9' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 717 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, %tmp_9" [pool/pooling.cpp:28]   --->   Operation 717 'and' 'and_ln28_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 718 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, float %phi_ln28_2, float %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 718 'select' 'select_ln28_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 719 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast float %phi_ln28_3 to i32" [pool/pooling.cpp:28]   --->   Operation 719 'bitcast' 'bitcast_ln28_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 720 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln28_10 = trunc i32 %bitcast_ln28_5 to i23" [pool/pooling.cpp:28]   --->   Operation 721 'trunc' 'trunc_ln28_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 722 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast float %select_ln28_2 to i32" [pool/pooling.cpp:28]   --->   Operation 722 'bitcast' 'bitcast_ln28_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 723 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln28_11 = trunc i32 %bitcast_ln28_6 to i23" [pool/pooling.cpp:28]   --->   Operation 724 'trunc' 'trunc_ln28_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 725 [1/1] (1.55ns)   --->   "%icmp_ln28_10 = icmp ne i8 %tmp_s, -1" [pool/pooling.cpp:28]   --->   Operation 725 'icmp' 'icmp_ln28_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 726 [1/1] (2.44ns)   --->   "%icmp_ln28_11 = icmp eq i23 %trunc_ln28_10, 0" [pool/pooling.cpp:28]   --->   Operation 726 'icmp' 'icmp_ln28_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10" [pool/pooling.cpp:28]   --->   Operation 727 'or' 'or_ln28_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 728 [1/1] (1.55ns)   --->   "%icmp_ln28_12 = icmp ne i8 %tmp_10, -1" [pool/pooling.cpp:28]   --->   Operation 728 'icmp' 'icmp_ln28_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 729 [1/1] (2.44ns)   --->   "%icmp_ln28_13 = icmp eq i23 %trunc_ln28_11, 0" [pool/pooling.cpp:28]   --->   Operation 729 'icmp' 'icmp_ln28_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12" [pool/pooling.cpp:28]   --->   Operation 730 'or' 'or_ln28_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_5, %or_ln28_6" [pool/pooling.cpp:28]   --->   Operation 731 'and' 'and_ln28_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 732 [1/1] (6.78ns)   --->   "%tmp_11 = fcmp ogt float %phi_ln28_3, %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 732 'fcmp' 'tmp_11' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 733 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, %tmp_11" [pool/pooling.cpp:28]   --->   Operation 733 'and' 'and_ln28_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 734 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, float %phi_ln28_3, float %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 734 'select' 'select_ln28_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 735 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_0_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 735 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 736 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_5 = load float* %conv_1_out_1_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 736 'load' 'conv_1_out_1_load_5' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 737 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_5 = load float* %conv_1_out_0_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 737 'load' 'conv_1_out_0_load_5' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 738 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_5 = load float* %conv_1_out_2_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 738 'load' 'conv_1_out_2_load_5' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 739 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_9 = load float* %conv_1_out_1_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 739 'load' 'conv_1_out_1_load_9' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 740 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_9 = load float* %conv_1_out_0_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 740 'load' 'conv_1_out_0_load_9' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 741 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_9 = load float* %conv_1_out_2_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 741 'load' 'conv_1_out_2_load_9' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 742 [1/1] (0.00ns)   --->   "%phi_ln28_22 = phi float [ %conv_1_out_1_load_22, %branch87 ], [ %conv_1_out_2_load_22, %branch88 ], [ %conv_1_out_0_load_22, %branch89 ]" [pool/pooling.cpp:28]   --->   Operation 742 'phi' 'phi_ln28_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 743 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch86 [
    i3 0, label %branch84
    i3 1, label %branch85
  ]" [pool/pooling.cpp:28]   --->   Operation 743 'switch' <Predicate = true> <Delay = 1.13>
ST_17 : Operation 744 [1/1] (0.00ns)   --->   "%phi_ln28_23 = phi float [ %conv_1_out_1_load_23, %branch84 ], [ %conv_1_out_2_load_23, %branch85 ], [ %conv_1_out_0_load_23, %branch86 ]" [pool/pooling.cpp:28]   --->   Operation 744 'phi' 'phi_ln28_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 745 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch83 [
    i3 0, label %branch81
    i3 1, label %branch82
  ]" [pool/pooling.cpp:28]   --->   Operation 745 'switch' <Predicate = true> <Delay = 1.13>
ST_17 : Operation 746 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_26 = load float* %conv_1_out_2_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 746 'load' 'conv_1_out_2_load_26' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 747 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.0.1254" [pool/pooling.cpp:28]   --->   Operation 747 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_17 : Operation 748 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_26 = load float* %conv_1_out_1_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 748 'load' 'conv_1_out_1_load_26' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 749 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.0.1254" [pool/pooling.cpp:28]   --->   Operation 749 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_17 : Operation 750 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_26 = load float* %conv_1_out_0_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 750 'load' 'conv_1_out_0_load_26' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 751 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.0.1254" [pool/pooling.cpp:28]   --->   Operation 751 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_17 : Operation 752 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_27 = load float* %conv_1_out_2_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 752 'load' 'conv_1_out_2_load_27' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 753 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.1.0244" [pool/pooling.cpp:28]   --->   Operation 753 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_17 : Operation 754 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_27 = load float* %conv_1_out_1_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 754 'load' 'conv_1_out_1_load_27' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 755 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.1.0244" [pool/pooling.cpp:28]   --->   Operation 755 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_17 : Operation 756 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_27 = load float* %conv_1_out_0_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 756 'load' 'conv_1_out_0_load_27' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 757 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.1.0244" [pool/pooling.cpp:28]   --->   Operation 757 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_17 : Operation 758 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_30 = load float* %conv_1_out_2_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 758 'load' 'conv_1_out_2_load_30' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 759 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_30 = load float* %conv_1_out_1_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 759 'load' 'conv_1_out_1_load_30' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 760 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_30 = load float* %conv_1_out_0_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 760 'load' 'conv_1_out_0_load_30' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 761 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_31 = load float* %conv_1_out_2_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 761 'load' 'conv_1_out_2_load_31' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 762 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_31 = load float* %conv_1_out_1_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 762 'load' 'conv_1_out_1_load_31' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 763 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_31 = load float* %conv_1_out_0_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 763 'load' 'conv_1_out_0_load_31' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 764 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_48 = load float* %conv_1_out_1_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 764 'load' 'conv_1_out_1_load_48' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 765 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.1.134" [pool/pooling.cpp:28]   --->   Operation 765 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_17 : Operation 766 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_48 = load float* %conv_1_out_0_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 766 'load' 'conv_1_out_0_load_48' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 767 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.1.134" [pool/pooling.cpp:28]   --->   Operation 767 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_17 : Operation 768 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_48 = load float* %conv_1_out_2_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 768 'load' 'conv_1_out_2_load_48' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_17 : Operation 769 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.1.134" [pool/pooling.cpp:28]   --->   Operation 769 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_17 : Operation 770 [1/1] (0.00ns)   --->   "%phi_ln28_48 = phi float [ %conv_1_out_0_load_48, %branch9 ], [ %conv_1_out_1_load_48, %branch10 ], [ %conv_1_out_2_load_48, %branch11 ]" [pool/pooling.cpp:28]   --->   Operation 770 'phi' 'phi_ln28_48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 771 [1/1] (0.00ns)   --->   "%bitcast_ln28_84 = bitcast float %phi_ln28_48 to i32" [pool/pooling.cpp:28]   --->   Operation 771 'bitcast' 'bitcast_ln28_84' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_84, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 772 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln28_89 = trunc i32 %bitcast_ln28_84 to i23" [pool/pooling.cpp:28]   --->   Operation 773 'trunc' 'trunc_ln28_89' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 774 [1/1] (1.55ns)   --->   "%icmp_ln28_168 = icmp ne i8 %tmp_133, -1" [pool/pooling.cpp:28]   --->   Operation 774 'icmp' 'icmp_ln28_168' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 775 [1/1] (2.44ns)   --->   "%icmp_ln28_169 = icmp eq i23 %trunc_ln28_89, 0" [pool/pooling.cpp:28]   --->   Operation 775 'icmp' 'icmp_ln28_169' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_48)   --->   "%or_ln28_84 = or i1 %icmp_ln28_169, %icmp_ln28_168" [pool/pooling.cpp:28]   --->   Operation 776 'or' 'or_ln28_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 777 [1/1] (6.78ns)   --->   "%tmp_134 = fcmp ogt float %phi_ln28_48, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 777 'fcmp' 'tmp_134' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_48)   --->   "%and_ln28_84 = and i1 %or_ln28_84, %tmp_134" [pool/pooling.cpp:28]   --->   Operation 778 'and' 'and_ln28_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 779 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_48 = select i1 %and_ln28_84, float %phi_ln28_48, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 779 'select' 'select_ln28_48' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 780 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]" [pool/pooling.cpp:28]   --->   Operation 780 'switch' <Predicate = true> <Delay = 1.13>

State 18 <SV = 17> <Delay = 21.9>
ST_18 : Operation 781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_8 = add i14 224, %trunc_ln28_2" [pool/pooling.cpp:28]   --->   Operation 781 'add' 'add_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 782 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_9 = add i14 %zext_ln14, %add_ln28_8" [pool/pooling.cpp:28]   --->   Operation 782 'add' 'add_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln28_4 = sext i14 %add_ln28_9 to i64" [pool/pooling.cpp:28]   --->   Operation 783 'sext' 'sext_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 784 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_13 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 784 'getelementptr' 'conv_1_out_0_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_11 = add i14 288, %trunc_ln28_2" [pool/pooling.cpp:28]   --->   Operation 785 'add' 'add_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 786 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_12 = add i14 %zext_ln14, %add_ln28_11" [pool/pooling.cpp:28]   --->   Operation 786 'add' 'add_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln28_5 = sext i14 %add_ln28_12 to i64" [pool/pooling.cpp:28]   --->   Operation 787 'sext' 'sext_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 788 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_17 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 788 'getelementptr' 'conv_1_out_0_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 789 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_13 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 789 'getelementptr' 'conv_1_out_1_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 790 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_17 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 790 'getelementptr' 'conv_1_out_1_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 791 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_13 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 791 'getelementptr' 'conv_1_out_2_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 792 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_17 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 792 'getelementptr' 'conv_1_out_2_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 793 [1/1] (1.94ns)   --->   "%add_ln28_59 = add i15 512, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 793 'add' 'add_ln28_59' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_191 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_59, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 794 'partselect' 'tmp_191' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_192 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_191, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 795 'bitconcatenate' 'tmp_192' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln28_23 = zext i15 %tmp_192 to i64" [pool/pooling.cpp:28]   --->   Operation 796 'zext' 'zext_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 797 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_34 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 797 'getelementptr' 'conv_1_out_0_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_60 = add i14 544, %trunc_ln28_7" [pool/pooling.cpp:28]   --->   Operation 798 'add' 'add_ln28_60' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 799 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_61 = add i14 %add_ln28_60, %zext_ln14" [pool/pooling.cpp:28]   --->   Operation 799 'add' 'add_ln28_61' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln28_23 = sext i14 %add_ln28_61 to i64" [pool/pooling.cpp:28]   --->   Operation 800 'sext' 'sext_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 801 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_35 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 801 'getelementptr' 'conv_1_out_0_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 802 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_34 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 802 'getelementptr' 'conv_1_out_1_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 803 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_35 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 803 'getelementptr' 'conv_1_out_1_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 804 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_34 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 804 'getelementptr' 'conv_1_out_2_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 805 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_35 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 805 'getelementptr' 'conv_1_out_2_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 806 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_5 = load float* %conv_1_out_1_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 806 'load' 'conv_1_out_1_load_5' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 807 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.0.0464" [pool/pooling.cpp:28]   --->   Operation 807 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_18 : Operation 808 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_5 = load float* %conv_1_out_0_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 808 'load' 'conv_1_out_0_load_5' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 809 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.0.0464" [pool/pooling.cpp:28]   --->   Operation 809 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_18 : Operation 810 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_5 = load float* %conv_1_out_2_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 810 'load' 'conv_1_out_2_load_5' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 811 [1/1] (1.81ns)   --->   "br label %._crit_edge.1.0.0464" [pool/pooling.cpp:28]   --->   Operation 811 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_18 : Operation 812 [1/1] (0.00ns)   --->   "%phi_ln28_5 = phi float [ %conv_1_out_0_load_5, %branch138 ], [ %conv_1_out_1_load_5, %branch139 ], [ %conv_1_out_2_load_5, %branch140 ]" [pool/pooling.cpp:28]   --->   Operation 812 'phi' 'phi_ln28_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 813 [1/1] (0.00ns)   --->   "%bitcast_ln28_8 = bitcast float %phi_ln28_5 to i32" [pool/pooling.cpp:28]   --->   Operation 813 'bitcast' 'bitcast_ln28_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_8, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 814 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln28_13 = trunc i32 %bitcast_ln28_8 to i23" [pool/pooling.cpp:28]   --->   Operation 815 'trunc' 'trunc_ln28_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 816 [1/1] (0.00ns)   --->   "%bitcast_ln28_9 = bitcast float %select_ln28_4 to i32" [pool/pooling.cpp:28]   --->   Operation 816 'bitcast' 'bitcast_ln28_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_9, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 817 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 818 [1/1] (0.00ns)   --->   "%trunc_ln28_14 = trunc i32 %bitcast_ln28_9 to i23" [pool/pooling.cpp:28]   --->   Operation 818 'trunc' 'trunc_ln28_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 819 [1/1] (1.55ns)   --->   "%icmp_ln28_16 = icmp ne i8 %tmp_14, -1" [pool/pooling.cpp:28]   --->   Operation 819 'icmp' 'icmp_ln28_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 820 [1/1] (2.44ns)   --->   "%icmp_ln28_17 = icmp eq i23 %trunc_ln28_13, 0" [pool/pooling.cpp:28]   --->   Operation 820 'icmp' 'icmp_ln28_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%or_ln28_8 = or i1 %icmp_ln28_17, %icmp_ln28_16" [pool/pooling.cpp:28]   --->   Operation 821 'or' 'or_ln28_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 822 [1/1] (1.55ns)   --->   "%icmp_ln28_18 = icmp ne i8 %tmp_15, -1" [pool/pooling.cpp:28]   --->   Operation 822 'icmp' 'icmp_ln28_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 823 [1/1] (2.44ns)   --->   "%icmp_ln28_19 = icmp eq i23 %trunc_ln28_14, 0" [pool/pooling.cpp:28]   --->   Operation 823 'icmp' 'icmp_ln28_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%or_ln28_9 = or i1 %icmp_ln28_19, %icmp_ln28_18" [pool/pooling.cpp:28]   --->   Operation 824 'or' 'or_ln28_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%and_ln28_8 = and i1 %or_ln28_8, %or_ln28_9" [pool/pooling.cpp:28]   --->   Operation 825 'and' 'and_ln28_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 826 [1/1] (6.78ns)   --->   "%tmp_16 = fcmp ogt float %phi_ln28_5, %select_ln28_4" [pool/pooling.cpp:28]   --->   Operation 826 'fcmp' 'tmp_16' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 827 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_9 = and i1 %and_ln28_8, %tmp_16" [pool/pooling.cpp:28]   --->   Operation 827 'and' 'and_ln28_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 828 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_5 = select i1 %and_ln28_9, float %phi_ln28_5, float %select_ln28_4" [pool/pooling.cpp:28]   --->   Operation 828 'select' 'select_ln28_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 829 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch137 [
    i3 0, label %branch135
    i3 1, label %branch136
  ]" [pool/pooling.cpp:28]   --->   Operation 829 'switch' <Predicate = true> <Delay = 1.13>
ST_18 : Operation 830 [1/1] (0.00ns)   --->   "%bitcast_ln28_10 = bitcast float %phi_ln28_6 to i32" [pool/pooling.cpp:28]   --->   Operation 830 'bitcast' 'bitcast_ln28_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_10, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 831 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln28_15 = trunc i32 %bitcast_ln28_10 to i23" [pool/pooling.cpp:28]   --->   Operation 832 'trunc' 'trunc_ln28_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 833 [1/1] (0.00ns)   --->   "%bitcast_ln28_11 = bitcast float %select_ln28_5 to i32" [pool/pooling.cpp:28]   --->   Operation 833 'bitcast' 'bitcast_ln28_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_11, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 834 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln28_16 = trunc i32 %bitcast_ln28_11 to i23" [pool/pooling.cpp:28]   --->   Operation 835 'trunc' 'trunc_ln28_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 836 [1/1] (1.55ns)   --->   "%icmp_ln28_20 = icmp ne i8 %tmp_17, -1" [pool/pooling.cpp:28]   --->   Operation 836 'icmp' 'icmp_ln28_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 837 [1/1] (2.44ns)   --->   "%icmp_ln28_21 = icmp eq i23 %trunc_ln28_15, 0" [pool/pooling.cpp:28]   --->   Operation 837 'icmp' 'icmp_ln28_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%or_ln28_10 = or i1 %icmp_ln28_21, %icmp_ln28_20" [pool/pooling.cpp:28]   --->   Operation 838 'or' 'or_ln28_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 839 [1/1] (1.55ns)   --->   "%icmp_ln28_22 = icmp ne i8 %tmp_18, -1" [pool/pooling.cpp:28]   --->   Operation 839 'icmp' 'icmp_ln28_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 840 [1/1] (2.44ns)   --->   "%icmp_ln28_23 = icmp eq i23 %trunc_ln28_16, 0" [pool/pooling.cpp:28]   --->   Operation 840 'icmp' 'icmp_ln28_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%or_ln28_11 = or i1 %icmp_ln28_23, %icmp_ln28_22" [pool/pooling.cpp:28]   --->   Operation 841 'or' 'or_ln28_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%and_ln28_10 = and i1 %or_ln28_10, %or_ln28_11" [pool/pooling.cpp:28]   --->   Operation 842 'and' 'and_ln28_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 843 [1/1] (6.78ns)   --->   "%tmp_19 = fcmp ogt float %phi_ln28_6, %select_ln28_5" [pool/pooling.cpp:28]   --->   Operation 843 'fcmp' 'tmp_19' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 844 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_11 = and i1 %and_ln28_10, %tmp_19" [pool/pooling.cpp:28]   --->   Operation 844 'and' 'and_ln28_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 845 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_6 = select i1 %and_ln28_11, float %phi_ln28_6, float %select_ln28_5" [pool/pooling.cpp:28]   --->   Operation 845 'select' 'select_ln28_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 846 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_9 = load float* %conv_1_out_1_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 846 'load' 'conv_1_out_1_load_9' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 847 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.0.0424" [pool/pooling.cpp:28]   --->   Operation 847 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_18 : Operation 848 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_9 = load float* %conv_1_out_0_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 848 'load' 'conv_1_out_0_load_9' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 849 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.0.0424" [pool/pooling.cpp:28]   --->   Operation 849 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_18 : Operation 850 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_9 = load float* %conv_1_out_2_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 850 'load' 'conv_1_out_2_load_9' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 851 [1/1] (1.81ns)   --->   "br label %._crit_edge.2.0.0424" [pool/pooling.cpp:28]   --->   Operation 851 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_18 : Operation 852 [1/1] (0.00ns)   --->   "%phi_ln28_9 = phi float [ %conv_1_out_0_load_9, %branch126 ], [ %conv_1_out_1_load_9, %branch127 ], [ %conv_1_out_2_load_9, %branch128 ]" [pool/pooling.cpp:28]   --->   Operation 852 'phi' 'phi_ln28_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 853 [1/1] (0.00ns)   --->   "%bitcast_ln28_15 = bitcast float %phi_ln28_9 to i32" [pool/pooling.cpp:28]   --->   Operation 853 'bitcast' 'bitcast_ln28_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_15, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 854 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln28_20 = trunc i32 %bitcast_ln28_15 to i23" [pool/pooling.cpp:28]   --->   Operation 855 'trunc' 'trunc_ln28_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 856 [1/1] (0.00ns)   --->   "%bitcast_ln28_16 = bitcast float %select_ln28_8 to i32" [pool/pooling.cpp:28]   --->   Operation 856 'bitcast' 'bitcast_ln28_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_16, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 857 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 858 [1/1] (0.00ns)   --->   "%trunc_ln28_21 = trunc i32 %bitcast_ln28_16 to i23" [pool/pooling.cpp:28]   --->   Operation 858 'trunc' 'trunc_ln28_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 859 [1/1] (1.55ns)   --->   "%icmp_ln28_30 = icmp ne i8 %tmp_25, -1" [pool/pooling.cpp:28]   --->   Operation 859 'icmp' 'icmp_ln28_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 860 [1/1] (2.44ns)   --->   "%icmp_ln28_31 = icmp eq i23 %trunc_ln28_20, 0" [pool/pooling.cpp:28]   --->   Operation 860 'icmp' 'icmp_ln28_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%or_ln28_15 = or i1 %icmp_ln28_31, %icmp_ln28_30" [pool/pooling.cpp:28]   --->   Operation 861 'or' 'or_ln28_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 862 [1/1] (1.55ns)   --->   "%icmp_ln28_32 = icmp ne i8 %tmp_26, -1" [pool/pooling.cpp:28]   --->   Operation 862 'icmp' 'icmp_ln28_32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 863 [1/1] (2.44ns)   --->   "%icmp_ln28_33 = icmp eq i23 %trunc_ln28_21, 0" [pool/pooling.cpp:28]   --->   Operation 863 'icmp' 'icmp_ln28_33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%or_ln28_16 = or i1 %icmp_ln28_33, %icmp_ln28_32" [pool/pooling.cpp:28]   --->   Operation 864 'or' 'or_ln28_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%and_ln28_15 = and i1 %or_ln28_15, %or_ln28_16" [pool/pooling.cpp:28]   --->   Operation 865 'and' 'and_ln28_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 866 [1/1] (6.78ns)   --->   "%tmp_27 = fcmp ogt float %phi_ln28_9, %select_ln28_8" [pool/pooling.cpp:28]   --->   Operation 866 'fcmp' 'tmp_27' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 867 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_16 = and i1 %and_ln28_15, %tmp_27" [pool/pooling.cpp:28]   --->   Operation 867 'and' 'and_ln28_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 868 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_9 = select i1 %and_ln28_16, float %phi_ln28_9, float %select_ln28_8" [pool/pooling.cpp:28]   --->   Operation 868 'select' 'select_ln28_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 869 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch125 [
    i3 0, label %branch123
    i3 1, label %branch124
  ]" [pool/pooling.cpp:28]   --->   Operation 869 'switch' <Predicate = true> <Delay = 1.13>
ST_18 : Operation 870 [1/1] (0.00ns)   --->   "%bitcast_ln28_17 = bitcast float %phi_ln28_10 to i32" [pool/pooling.cpp:28]   --->   Operation 870 'bitcast' 'bitcast_ln28_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_17, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 871 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln28_22 = trunc i32 %bitcast_ln28_17 to i23" [pool/pooling.cpp:28]   --->   Operation 872 'trunc' 'trunc_ln28_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 873 [1/1] (0.00ns)   --->   "%bitcast_ln28_18 = bitcast float %select_ln28_9 to i32" [pool/pooling.cpp:28]   --->   Operation 873 'bitcast' 'bitcast_ln28_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_18, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 874 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln28_23 = trunc i32 %bitcast_ln28_18 to i23" [pool/pooling.cpp:28]   --->   Operation 875 'trunc' 'trunc_ln28_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 876 [1/1] (1.55ns)   --->   "%icmp_ln28_34 = icmp ne i8 %tmp_28, -1" [pool/pooling.cpp:28]   --->   Operation 876 'icmp' 'icmp_ln28_34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 877 [1/1] (2.44ns)   --->   "%icmp_ln28_35 = icmp eq i23 %trunc_ln28_22, 0" [pool/pooling.cpp:28]   --->   Operation 877 'icmp' 'icmp_ln28_35' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%or_ln28_17 = or i1 %icmp_ln28_35, %icmp_ln28_34" [pool/pooling.cpp:28]   --->   Operation 878 'or' 'or_ln28_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 879 [1/1] (1.55ns)   --->   "%icmp_ln28_36 = icmp ne i8 %tmp_29, -1" [pool/pooling.cpp:28]   --->   Operation 879 'icmp' 'icmp_ln28_36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 880 [1/1] (2.44ns)   --->   "%icmp_ln28_37 = icmp eq i23 %trunc_ln28_23, 0" [pool/pooling.cpp:28]   --->   Operation 880 'icmp' 'icmp_ln28_37' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%or_ln28_18 = or i1 %icmp_ln28_37, %icmp_ln28_36" [pool/pooling.cpp:28]   --->   Operation 881 'or' 'or_ln28_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%and_ln28_17 = and i1 %or_ln28_17, %or_ln28_18" [pool/pooling.cpp:28]   --->   Operation 882 'and' 'and_ln28_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 883 [1/1] (6.78ns)   --->   "%tmp_30 = fcmp ogt float %phi_ln28_10, %select_ln28_9" [pool/pooling.cpp:28]   --->   Operation 883 'fcmp' 'tmp_30' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 884 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_18 = and i1 %and_ln28_17, %tmp_30" [pool/pooling.cpp:28]   --->   Operation 884 'and' 'and_ln28_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 885 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_10 = select i1 %and_ln28_18, float %phi_ln28_10, float %select_ln28_9" [pool/pooling.cpp:28]   --->   Operation 885 'select' 'select_ln28_10' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 886 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_13 = load float* %conv_1_out_1_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 886 'load' 'conv_1_out_1_load_13' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 887 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_13 = load float* %conv_1_out_0_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 887 'load' 'conv_1_out_0_load_13' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 888 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_13 = load float* %conv_1_out_2_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 888 'load' 'conv_1_out_2_load_13' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 889 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_17 = load float* %conv_1_out_1_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 889 'load' 'conv_1_out_1_load_17' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 890 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_17 = load float* %conv_1_out_0_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 890 'load' 'conv_1_out_0_load_17' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 891 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_17 = load float* %conv_1_out_2_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 891 'load' 'conv_1_out_2_load_17' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 892 [1/1] (0.00ns)   --->   "%phi_ln28_26 = phi float [ %conv_1_out_1_load_26, %branch75 ], [ %conv_1_out_2_load_26, %branch76 ], [ %conv_1_out_0_load_26, %branch77 ]" [pool/pooling.cpp:28]   --->   Operation 892 'phi' 'phi_ln28_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 893 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch74 [
    i3 0, label %branch72
    i3 1, label %branch73
  ]" [pool/pooling.cpp:28]   --->   Operation 893 'switch' <Predicate = true> <Delay = 1.13>
ST_18 : Operation 894 [1/1] (0.00ns)   --->   "%phi_ln28_27 = phi float [ %conv_1_out_1_load_27, %branch72 ], [ %conv_1_out_2_load_27, %branch73 ], [ %conv_1_out_0_load_27, %branch74 ]" [pool/pooling.cpp:28]   --->   Operation 894 'phi' 'phi_ln28_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 895 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_30 = load float* %conv_1_out_2_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 895 'load' 'conv_1_out_2_load_30' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 896 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.0.1214" [pool/pooling.cpp:28]   --->   Operation 896 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_18 : Operation 897 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_30 = load float* %conv_1_out_1_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 897 'load' 'conv_1_out_1_load_30' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 898 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.0.1214" [pool/pooling.cpp:28]   --->   Operation 898 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_18 : Operation 899 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_30 = load float* %conv_1_out_0_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 899 'load' 'conv_1_out_0_load_30' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 900 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.0.1214" [pool/pooling.cpp:28]   --->   Operation 900 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_18 : Operation 901 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_31 = load float* %conv_1_out_2_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 901 'load' 'conv_1_out_2_load_31' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 902 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.1.0204" [pool/pooling.cpp:28]   --->   Operation 902 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_18 : Operation 903 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_31 = load float* %conv_1_out_1_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 903 'load' 'conv_1_out_1_load_31' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 904 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.1.0204" [pool/pooling.cpp:28]   --->   Operation 904 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_18 : Operation 905 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_31 = load float* %conv_1_out_0_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 905 'load' 'conv_1_out_0_load_31' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 906 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.1.0204" [pool/pooling.cpp:28]   --->   Operation 906 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_18 : Operation 907 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_34 = load float* %conv_1_out_2_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 907 'load' 'conv_1_out_2_load_34' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 908 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_34 = load float* %conv_1_out_1_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 908 'load' 'conv_1_out_1_load_34' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 909 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_34 = load float* %conv_1_out_0_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 909 'load' 'conv_1_out_0_load_34' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 910 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_35 = load float* %conv_1_out_2_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 910 'load' 'conv_1_out_2_load_35' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 911 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_35 = load float* %conv_1_out_1_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 911 'load' 'conv_1_out_1_load_35' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_18 : Operation 912 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_35 = load float* %conv_1_out_0_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 912 'load' 'conv_1_out_0_load_35' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>

State 19 <SV = 18> <Delay = 21.9>
ST_19 : Operation 913 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_14 = add i14 352, %trunc_ln28_2" [pool/pooling.cpp:28]   --->   Operation 913 'add' 'add_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 914 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_15 = add i14 %zext_ln14, %add_ln28_14" [pool/pooling.cpp:28]   --->   Operation 914 'add' 'add_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln28_6 = sext i14 %add_ln28_15 to i64" [pool/pooling.cpp:28]   --->   Operation 915 'sext' 'sext_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 916 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_21 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 916 'getelementptr' 'conv_1_out_0_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_17 = add i14 416, %trunc_ln28_2" [pool/pooling.cpp:28]   --->   Operation 917 'add' 'add_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 918 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_18 = add i14 %zext_ln14, %add_ln28_17" [pool/pooling.cpp:28]   --->   Operation 918 'add' 'add_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln28_7 = sext i14 %add_ln28_18 to i64" [pool/pooling.cpp:28]   --->   Operation 919 'sext' 'sext_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 920 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_25 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 920 'getelementptr' 'conv_1_out_0_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 921 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_21 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 921 'getelementptr' 'conv_1_out_1_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 922 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_25 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 922 'getelementptr' 'conv_1_out_1_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 923 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_21 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 923 'getelementptr' 'conv_1_out_2_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 924 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_25 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 924 'getelementptr' 'conv_1_out_2_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 925 [1/1] (1.94ns)   --->   "%add_ln28_62 = add i15 576, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 925 'add' 'add_ln28_62' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_193 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_62, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 926 'partselect' 'tmp_193' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_194 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_193, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 927 'bitconcatenate' 'tmp_194' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln28_24 = zext i15 %tmp_194 to i64" [pool/pooling.cpp:28]   --->   Operation 928 'zext' 'zext_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 929 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_38 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 929 'getelementptr' 'conv_1_out_0_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_63 = add i14 608, %trunc_ln28_7" [pool/pooling.cpp:28]   --->   Operation 930 'add' 'add_ln28_63' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 931 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_64 = add i14 %add_ln28_63, %zext_ln14" [pool/pooling.cpp:28]   --->   Operation 931 'add' 'add_ln28_64' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln28_24 = sext i14 %add_ln28_64 to i64" [pool/pooling.cpp:28]   --->   Operation 932 'sext' 'sext_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 933 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_39 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 933 'getelementptr' 'conv_1_out_0_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 934 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_38 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 934 'getelementptr' 'conv_1_out_1_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 935 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_39 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 935 'getelementptr' 'conv_1_out_1_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 936 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_38 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 936 'getelementptr' 'conv_1_out_2_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 937 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_39 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 937 'getelementptr' 'conv_1_out_2_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 938 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_13 = load float* %conv_1_out_1_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 938 'load' 'conv_1_out_1_load_13' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 939 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.0.0384" [pool/pooling.cpp:28]   --->   Operation 939 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_19 : Operation 940 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_13 = load float* %conv_1_out_0_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 940 'load' 'conv_1_out_0_load_13' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 941 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.0.0384" [pool/pooling.cpp:28]   --->   Operation 941 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_19 : Operation 942 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_13 = load float* %conv_1_out_2_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 942 'load' 'conv_1_out_2_load_13' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 943 [1/1] (1.81ns)   --->   "br label %._crit_edge.3.0.0384" [pool/pooling.cpp:28]   --->   Operation 943 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_19 : Operation 944 [1/1] (0.00ns)   --->   "%phi_ln28_13 = phi float [ %conv_1_out_0_load_13, %branch114 ], [ %conv_1_out_1_load_13, %branch115 ], [ %conv_1_out_2_load_13, %branch116 ]" [pool/pooling.cpp:28]   --->   Operation 944 'phi' 'phi_ln28_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 945 [1/1] (0.00ns)   --->   "%bitcast_ln28_22 = bitcast float %phi_ln28_13 to i32" [pool/pooling.cpp:28]   --->   Operation 945 'bitcast' 'bitcast_ln28_22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_22, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 946 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln28_27 = trunc i32 %bitcast_ln28_22 to i23" [pool/pooling.cpp:28]   --->   Operation 947 'trunc' 'trunc_ln28_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 948 [1/1] (0.00ns)   --->   "%bitcast_ln28_23 = bitcast float %select_ln28_12 to i32" [pool/pooling.cpp:28]   --->   Operation 948 'bitcast' 'bitcast_ln28_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_23, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 949 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln28_28 = trunc i32 %bitcast_ln28_23 to i23" [pool/pooling.cpp:28]   --->   Operation 950 'trunc' 'trunc_ln28_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 951 [1/1] (1.55ns)   --->   "%icmp_ln28_44 = icmp ne i8 %tmp_36, -1" [pool/pooling.cpp:28]   --->   Operation 951 'icmp' 'icmp_ln28_44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 952 [1/1] (2.44ns)   --->   "%icmp_ln28_45 = icmp eq i23 %trunc_ln28_27, 0" [pool/pooling.cpp:28]   --->   Operation 952 'icmp' 'icmp_ln28_45' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%or_ln28_22 = or i1 %icmp_ln28_45, %icmp_ln28_44" [pool/pooling.cpp:28]   --->   Operation 953 'or' 'or_ln28_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 954 [1/1] (1.55ns)   --->   "%icmp_ln28_46 = icmp ne i8 %tmp_37, -1" [pool/pooling.cpp:28]   --->   Operation 954 'icmp' 'icmp_ln28_46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 955 [1/1] (2.44ns)   --->   "%icmp_ln28_47 = icmp eq i23 %trunc_ln28_28, 0" [pool/pooling.cpp:28]   --->   Operation 955 'icmp' 'icmp_ln28_47' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%or_ln28_23 = or i1 %icmp_ln28_47, %icmp_ln28_46" [pool/pooling.cpp:28]   --->   Operation 956 'or' 'or_ln28_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%and_ln28_22 = and i1 %or_ln28_22, %or_ln28_23" [pool/pooling.cpp:28]   --->   Operation 957 'and' 'and_ln28_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 958 [1/1] (6.78ns)   --->   "%tmp_38 = fcmp ogt float %phi_ln28_13, %select_ln28_12" [pool/pooling.cpp:28]   --->   Operation 958 'fcmp' 'tmp_38' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 959 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_23 = and i1 %and_ln28_22, %tmp_38" [pool/pooling.cpp:28]   --->   Operation 959 'and' 'and_ln28_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 960 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_13 = select i1 %and_ln28_23, float %phi_ln28_13, float %select_ln28_12" [pool/pooling.cpp:28]   --->   Operation 960 'select' 'select_ln28_13' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 961 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch113 [
    i3 0, label %branch111
    i3 1, label %branch112
  ]" [pool/pooling.cpp:28]   --->   Operation 961 'switch' <Predicate = true> <Delay = 1.13>
ST_19 : Operation 962 [1/1] (0.00ns)   --->   "%bitcast_ln28_24 = bitcast float %phi_ln28_14 to i32" [pool/pooling.cpp:28]   --->   Operation 962 'bitcast' 'bitcast_ln28_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_24, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 963 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln28_29 = trunc i32 %bitcast_ln28_24 to i23" [pool/pooling.cpp:28]   --->   Operation 964 'trunc' 'trunc_ln28_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 965 [1/1] (0.00ns)   --->   "%bitcast_ln28_25 = bitcast float %select_ln28_13 to i32" [pool/pooling.cpp:28]   --->   Operation 965 'bitcast' 'bitcast_ln28_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_25, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 966 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln28_30 = trunc i32 %bitcast_ln28_25 to i23" [pool/pooling.cpp:28]   --->   Operation 967 'trunc' 'trunc_ln28_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 968 [1/1] (1.55ns)   --->   "%icmp_ln28_48 = icmp ne i8 %tmp_39, -1" [pool/pooling.cpp:28]   --->   Operation 968 'icmp' 'icmp_ln28_48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 969 [1/1] (2.44ns)   --->   "%icmp_ln28_49 = icmp eq i23 %trunc_ln28_29, 0" [pool/pooling.cpp:28]   --->   Operation 969 'icmp' 'icmp_ln28_49' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%or_ln28_24 = or i1 %icmp_ln28_49, %icmp_ln28_48" [pool/pooling.cpp:28]   --->   Operation 970 'or' 'or_ln28_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 971 [1/1] (1.55ns)   --->   "%icmp_ln28_50 = icmp ne i8 %tmp_40, -1" [pool/pooling.cpp:28]   --->   Operation 971 'icmp' 'icmp_ln28_50' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 972 [1/1] (2.44ns)   --->   "%icmp_ln28_51 = icmp eq i23 %trunc_ln28_30, 0" [pool/pooling.cpp:28]   --->   Operation 972 'icmp' 'icmp_ln28_51' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%or_ln28_25 = or i1 %icmp_ln28_51, %icmp_ln28_50" [pool/pooling.cpp:28]   --->   Operation 973 'or' 'or_ln28_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%and_ln28_24 = and i1 %or_ln28_24, %or_ln28_25" [pool/pooling.cpp:28]   --->   Operation 974 'and' 'and_ln28_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 975 [1/1] (6.78ns)   --->   "%tmp_41 = fcmp ogt float %phi_ln28_14, %select_ln28_13" [pool/pooling.cpp:28]   --->   Operation 975 'fcmp' 'tmp_41' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 976 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_25 = and i1 %and_ln28_24, %tmp_41" [pool/pooling.cpp:28]   --->   Operation 976 'and' 'and_ln28_25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 977 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_14 = select i1 %and_ln28_25, float %phi_ln28_14, float %select_ln28_13" [pool/pooling.cpp:28]   --->   Operation 977 'select' 'select_ln28_14' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 978 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_17 = load float* %conv_1_out_1_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 978 'load' 'conv_1_out_1_load_17' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 979 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.0.0344" [pool/pooling.cpp:28]   --->   Operation 979 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_19 : Operation 980 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_17 = load float* %conv_1_out_0_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 980 'load' 'conv_1_out_0_load_17' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 981 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.0.0344" [pool/pooling.cpp:28]   --->   Operation 981 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_19 : Operation 982 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_17 = load float* %conv_1_out_2_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 982 'load' 'conv_1_out_2_load_17' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 983 [1/1] (1.81ns)   --->   "br label %._crit_edge.4.0.0344" [pool/pooling.cpp:28]   --->   Operation 983 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_19 : Operation 984 [1/1] (0.00ns)   --->   "%phi_ln28_17 = phi float [ %conv_1_out_0_load_17, %branch102 ], [ %conv_1_out_1_load_17, %branch103 ], [ %conv_1_out_2_load_17, %branch104 ]" [pool/pooling.cpp:28]   --->   Operation 984 'phi' 'phi_ln28_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 985 [1/1] (0.00ns)   --->   "%bitcast_ln28_29 = bitcast float %phi_ln28_17 to i32" [pool/pooling.cpp:28]   --->   Operation 985 'bitcast' 'bitcast_ln28_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_29, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 986 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln28_34 = trunc i32 %bitcast_ln28_29 to i23" [pool/pooling.cpp:28]   --->   Operation 987 'trunc' 'trunc_ln28_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 988 [1/1] (0.00ns)   --->   "%bitcast_ln28_30 = bitcast float %select_ln28_16 to i32" [pool/pooling.cpp:28]   --->   Operation 988 'bitcast' 'bitcast_ln28_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 989 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_30, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 989 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 990 [1/1] (0.00ns)   --->   "%trunc_ln28_35 = trunc i32 %bitcast_ln28_30 to i23" [pool/pooling.cpp:28]   --->   Operation 990 'trunc' 'trunc_ln28_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 991 [1/1] (1.55ns)   --->   "%icmp_ln28_58 = icmp ne i8 %tmp_47, -1" [pool/pooling.cpp:28]   --->   Operation 991 'icmp' 'icmp_ln28_58' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 992 [1/1] (2.44ns)   --->   "%icmp_ln28_59 = icmp eq i23 %trunc_ln28_34, 0" [pool/pooling.cpp:28]   --->   Operation 992 'icmp' 'icmp_ln28_59' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%or_ln28_29 = or i1 %icmp_ln28_59, %icmp_ln28_58" [pool/pooling.cpp:28]   --->   Operation 993 'or' 'or_ln28_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 994 [1/1] (1.55ns)   --->   "%icmp_ln28_60 = icmp ne i8 %tmp_48, -1" [pool/pooling.cpp:28]   --->   Operation 994 'icmp' 'icmp_ln28_60' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 995 [1/1] (2.44ns)   --->   "%icmp_ln28_61 = icmp eq i23 %trunc_ln28_35, 0" [pool/pooling.cpp:28]   --->   Operation 995 'icmp' 'icmp_ln28_61' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%or_ln28_30 = or i1 %icmp_ln28_61, %icmp_ln28_60" [pool/pooling.cpp:28]   --->   Operation 996 'or' 'or_ln28_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%and_ln28_29 = and i1 %or_ln28_29, %or_ln28_30" [pool/pooling.cpp:28]   --->   Operation 997 'and' 'and_ln28_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 998 [1/1] (6.78ns)   --->   "%tmp_49 = fcmp ogt float %phi_ln28_17, %select_ln28_16" [pool/pooling.cpp:28]   --->   Operation 998 'fcmp' 'tmp_49' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 999 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_30 = and i1 %and_ln28_29, %tmp_49" [pool/pooling.cpp:28]   --->   Operation 999 'and' 'and_ln28_30' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1000 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_17 = select i1 %and_ln28_30, float %phi_ln28_17, float %select_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1000 'select' 'select_ln28_17' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1001 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch101 [
    i3 0, label %branch99
    i3 1, label %branch100
  ]" [pool/pooling.cpp:28]   --->   Operation 1001 'switch' <Predicate = true> <Delay = 1.13>
ST_19 : Operation 1002 [1/1] (0.00ns)   --->   "%bitcast_ln28_31 = bitcast float %phi_ln28_18 to i32" [pool/pooling.cpp:28]   --->   Operation 1002 'bitcast' 'bitcast_ln28_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_31, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1003 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1004 [1/1] (0.00ns)   --->   "%trunc_ln28_36 = trunc i32 %bitcast_ln28_31 to i23" [pool/pooling.cpp:28]   --->   Operation 1004 'trunc' 'trunc_ln28_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1005 [1/1] (0.00ns)   --->   "%bitcast_ln28_32 = bitcast float %select_ln28_17 to i32" [pool/pooling.cpp:28]   --->   Operation 1005 'bitcast' 'bitcast_ln28_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_32, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1006 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln28_37 = trunc i32 %bitcast_ln28_32 to i23" [pool/pooling.cpp:28]   --->   Operation 1007 'trunc' 'trunc_ln28_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1008 [1/1] (1.55ns)   --->   "%icmp_ln28_62 = icmp ne i8 %tmp_50, -1" [pool/pooling.cpp:28]   --->   Operation 1008 'icmp' 'icmp_ln28_62' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1009 [1/1] (2.44ns)   --->   "%icmp_ln28_63 = icmp eq i23 %trunc_ln28_36, 0" [pool/pooling.cpp:28]   --->   Operation 1009 'icmp' 'icmp_ln28_63' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%or_ln28_31 = or i1 %icmp_ln28_63, %icmp_ln28_62" [pool/pooling.cpp:28]   --->   Operation 1010 'or' 'or_ln28_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1011 [1/1] (1.55ns)   --->   "%icmp_ln28_64 = icmp ne i8 %tmp_51, -1" [pool/pooling.cpp:28]   --->   Operation 1011 'icmp' 'icmp_ln28_64' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1012 [1/1] (2.44ns)   --->   "%icmp_ln28_65 = icmp eq i23 %trunc_ln28_37, 0" [pool/pooling.cpp:28]   --->   Operation 1012 'icmp' 'icmp_ln28_65' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%or_ln28_32 = or i1 %icmp_ln28_65, %icmp_ln28_64" [pool/pooling.cpp:28]   --->   Operation 1013 'or' 'or_ln28_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%and_ln28_31 = and i1 %or_ln28_31, %or_ln28_32" [pool/pooling.cpp:28]   --->   Operation 1014 'and' 'and_ln28_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1015 [1/1] (6.78ns)   --->   "%tmp_52 = fcmp ogt float %phi_ln28_18, %select_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1015 'fcmp' 'tmp_52' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1016 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_32 = and i1 %and_ln28_31, %tmp_52" [pool/pooling.cpp:28]   --->   Operation 1016 'and' 'and_ln28_32' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1017 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_18 = select i1 %and_ln28_32, float %phi_ln28_18, float %select_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1017 'select' 'select_ln28_18' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1018 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_21 = load float* %conv_1_out_1_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1018 'load' 'conv_1_out_1_load_21' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1019 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_21 = load float* %conv_1_out_0_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1019 'load' 'conv_1_out_0_load_21' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1020 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_21 = load float* %conv_1_out_2_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1020 'load' 'conv_1_out_2_load_21' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1021 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_25 = load float* %conv_1_out_1_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1021 'load' 'conv_1_out_1_load_25' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1022 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_25 = load float* %conv_1_out_0_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1022 'load' 'conv_1_out_0_load_25' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1023 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_25 = load float* %conv_1_out_2_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1023 'load' 'conv_1_out_2_load_25' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1024 [1/1] (0.00ns)   --->   "%phi_ln28_30 = phi float [ %conv_1_out_1_load_30, %branch63 ], [ %conv_1_out_2_load_30, %branch64 ], [ %conv_1_out_0_load_30, %branch65 ]" [pool/pooling.cpp:28]   --->   Operation 1024 'phi' 'phi_ln28_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1025 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch62 [
    i3 0, label %branch60
    i3 1, label %branch61
  ]" [pool/pooling.cpp:28]   --->   Operation 1025 'switch' <Predicate = true> <Delay = 1.13>
ST_19 : Operation 1026 [1/1] (0.00ns)   --->   "%phi_ln28_31 = phi float [ %conv_1_out_1_load_31, %branch60 ], [ %conv_1_out_2_load_31, %branch61 ], [ %conv_1_out_0_load_31, %branch62 ]" [pool/pooling.cpp:28]   --->   Operation 1026 'phi' 'phi_ln28_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1027 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_34 = load float* %conv_1_out_2_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 1027 'load' 'conv_1_out_2_load_34' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1028 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.0.1174" [pool/pooling.cpp:28]   --->   Operation 1028 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_19 : Operation 1029 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_34 = load float* %conv_1_out_1_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 1029 'load' 'conv_1_out_1_load_34' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1030 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.0.1174" [pool/pooling.cpp:28]   --->   Operation 1030 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_19 : Operation 1031 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_34 = load float* %conv_1_out_0_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 1031 'load' 'conv_1_out_0_load_34' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1032 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.0.1174" [pool/pooling.cpp:28]   --->   Operation 1032 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_19 : Operation 1033 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_35 = load float* %conv_1_out_2_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 1033 'load' 'conv_1_out_2_load_35' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1034 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.1.0164" [pool/pooling.cpp:28]   --->   Operation 1034 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_19 : Operation 1035 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_35 = load float* %conv_1_out_1_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 1035 'load' 'conv_1_out_1_load_35' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1036 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.1.0164" [pool/pooling.cpp:28]   --->   Operation 1036 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_19 : Operation 1037 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_35 = load float* %conv_1_out_0_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 1037 'load' 'conv_1_out_0_load_35' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1038 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.1.0164" [pool/pooling.cpp:28]   --->   Operation 1038 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_19 : Operation 1039 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_38 = load float* %conv_1_out_2_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 1039 'load' 'conv_1_out_2_load_38' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1040 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_38 = load float* %conv_1_out_1_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 1040 'load' 'conv_1_out_1_load_38' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1041 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_38 = load float* %conv_1_out_0_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 1041 'load' 'conv_1_out_0_load_38' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1042 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_39 = load float* %conv_1_out_2_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 1042 'load' 'conv_1_out_2_load_39' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1043 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_39 = load float* %conv_1_out_1_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 1043 'load' 'conv_1_out_1_load_39' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_19 : Operation 1044 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_39 = load float* %conv_1_out_0_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 1044 'load' 'conv_1_out_0_load_39' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>

State 20 <SV = 19> <Delay = 21.9>
ST_20 : Operation 1045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_20 = add i14 480, %trunc_ln28_2" [pool/pooling.cpp:28]   --->   Operation 1045 'add' 'add_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1046 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_21 = add i14 %zext_ln14, %add_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1046 'add' 'add_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln28_8 = sext i14 %add_ln28_21 to i64" [pool/pooling.cpp:28]   --->   Operation 1047 'sext' 'sext_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1048 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_29 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1048 'getelementptr' 'conv_1_out_0_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_23 = add i14 544, %trunc_ln28_2" [pool/pooling.cpp:28]   --->   Operation 1049 'add' 'add_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1050 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_24 = add i14 %zext_ln14, %add_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1050 'add' 'add_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln28_9 = sext i14 %add_ln28_24 to i64" [pool/pooling.cpp:28]   --->   Operation 1051 'sext' 'sext_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1052 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_33 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1052 'getelementptr' 'conv_1_out_0_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1053 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_29 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1053 'getelementptr' 'conv_1_out_1_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1054 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_33 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1054 'getelementptr' 'conv_1_out_1_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1055 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_29 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1055 'getelementptr' 'conv_1_out_2_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1056 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_33 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1056 'getelementptr' 'conv_1_out_2_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1057 [1/1] (1.94ns)   --->   "%add_ln28_65 = add i15 640, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1057 'add' 'add_ln28_65' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_195 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_65, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 1058 'partselect' 'tmp_195' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_196 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_195, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 1059 'bitconcatenate' 'tmp_196' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln28_25 = zext i15 %tmp_196 to i64" [pool/pooling.cpp:28]   --->   Operation 1060 'zext' 'zext_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1061 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_42 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1061 'getelementptr' 'conv_1_out_0_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1062 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_66 = add i14 672, %trunc_ln28_7" [pool/pooling.cpp:28]   --->   Operation 1062 'add' 'add_ln28_66' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1063 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_67 = add i14 %add_ln28_66, %zext_ln14" [pool/pooling.cpp:28]   --->   Operation 1063 'add' 'add_ln28_67' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln28_25 = sext i14 %add_ln28_67 to i64" [pool/pooling.cpp:28]   --->   Operation 1064 'sext' 'sext_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1065 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_43 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1065 'getelementptr' 'conv_1_out_0_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1066 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_42 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1066 'getelementptr' 'conv_1_out_1_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1067 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_43 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1067 'getelementptr' 'conv_1_out_1_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1068 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_42 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1068 'getelementptr' 'conv_1_out_2_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1069 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_43 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1069 'getelementptr' 'conv_1_out_2_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1070 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_21 = load float* %conv_1_out_1_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1070 'load' 'conv_1_out_1_load_21' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1071 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.0.0304" [pool/pooling.cpp:28]   --->   Operation 1071 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_20 : Operation 1072 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_21 = load float* %conv_1_out_0_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1072 'load' 'conv_1_out_0_load_21' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1073 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.0.0304" [pool/pooling.cpp:28]   --->   Operation 1073 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_20 : Operation 1074 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_21 = load float* %conv_1_out_2_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1074 'load' 'conv_1_out_2_load_21' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1075 [1/1] (1.81ns)   --->   "br label %._crit_edge.5.0.0304" [pool/pooling.cpp:28]   --->   Operation 1075 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_20 : Operation 1076 [1/1] (0.00ns)   --->   "%phi_ln28_21 = phi float [ %conv_1_out_0_load_21, %branch90 ], [ %conv_1_out_1_load_21, %branch91 ], [ %conv_1_out_2_load_21, %branch92 ]" [pool/pooling.cpp:28]   --->   Operation 1076 'phi' 'phi_ln28_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1077 [1/1] (0.00ns)   --->   "%bitcast_ln28_36 = bitcast float %phi_ln28_21 to i32" [pool/pooling.cpp:28]   --->   Operation 1077 'bitcast' 'bitcast_ln28_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1078 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_36, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1078 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1079 [1/1] (0.00ns)   --->   "%trunc_ln28_41 = trunc i32 %bitcast_ln28_36 to i23" [pool/pooling.cpp:28]   --->   Operation 1079 'trunc' 'trunc_ln28_41' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1080 [1/1] (0.00ns)   --->   "%bitcast_ln28_37 = bitcast float %select_ln28_20 to i32" [pool/pooling.cpp:28]   --->   Operation 1080 'bitcast' 'bitcast_ln28_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_37, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1081 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln28_42 = trunc i32 %bitcast_ln28_37 to i23" [pool/pooling.cpp:28]   --->   Operation 1082 'trunc' 'trunc_ln28_42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1083 [1/1] (1.55ns)   --->   "%icmp_ln28_72 = icmp ne i8 %tmp_58, -1" [pool/pooling.cpp:28]   --->   Operation 1083 'icmp' 'icmp_ln28_72' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1084 [1/1] (2.44ns)   --->   "%icmp_ln28_73 = icmp eq i23 %trunc_ln28_41, 0" [pool/pooling.cpp:28]   --->   Operation 1084 'icmp' 'icmp_ln28_73' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%or_ln28_36 = or i1 %icmp_ln28_73, %icmp_ln28_72" [pool/pooling.cpp:28]   --->   Operation 1085 'or' 'or_ln28_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1086 [1/1] (1.55ns)   --->   "%icmp_ln28_74 = icmp ne i8 %tmp_59, -1" [pool/pooling.cpp:28]   --->   Operation 1086 'icmp' 'icmp_ln28_74' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1087 [1/1] (2.44ns)   --->   "%icmp_ln28_75 = icmp eq i23 %trunc_ln28_42, 0" [pool/pooling.cpp:28]   --->   Operation 1087 'icmp' 'icmp_ln28_75' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%or_ln28_37 = or i1 %icmp_ln28_75, %icmp_ln28_74" [pool/pooling.cpp:28]   --->   Operation 1088 'or' 'or_ln28_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%and_ln28_36 = and i1 %or_ln28_36, %or_ln28_37" [pool/pooling.cpp:28]   --->   Operation 1089 'and' 'and_ln28_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1090 [1/1] (6.78ns)   --->   "%tmp_60 = fcmp ogt float %phi_ln28_21, %select_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1090 'fcmp' 'tmp_60' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1091 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_37 = and i1 %and_ln28_36, %tmp_60" [pool/pooling.cpp:28]   --->   Operation 1091 'and' 'and_ln28_37' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1092 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_21 = select i1 %and_ln28_37, float %phi_ln28_21, float %select_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1092 'select' 'select_ln28_21' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1093 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch89 [
    i3 0, label %branch87
    i3 1, label %branch88
  ]" [pool/pooling.cpp:28]   --->   Operation 1093 'switch' <Predicate = true> <Delay = 1.13>
ST_20 : Operation 1094 [1/1] (0.00ns)   --->   "%bitcast_ln28_38 = bitcast float %phi_ln28_22 to i32" [pool/pooling.cpp:28]   --->   Operation 1094 'bitcast' 'bitcast_ln28_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_38, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1095 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1096 [1/1] (0.00ns)   --->   "%trunc_ln28_43 = trunc i32 %bitcast_ln28_38 to i23" [pool/pooling.cpp:28]   --->   Operation 1096 'trunc' 'trunc_ln28_43' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1097 [1/1] (0.00ns)   --->   "%bitcast_ln28_39 = bitcast float %select_ln28_21 to i32" [pool/pooling.cpp:28]   --->   Operation 1097 'bitcast' 'bitcast_ln28_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_39, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1098 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1099 [1/1] (0.00ns)   --->   "%trunc_ln28_44 = trunc i32 %bitcast_ln28_39 to i23" [pool/pooling.cpp:28]   --->   Operation 1099 'trunc' 'trunc_ln28_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1100 [1/1] (1.55ns)   --->   "%icmp_ln28_76 = icmp ne i8 %tmp_61, -1" [pool/pooling.cpp:28]   --->   Operation 1100 'icmp' 'icmp_ln28_76' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1101 [1/1] (2.44ns)   --->   "%icmp_ln28_77 = icmp eq i23 %trunc_ln28_43, 0" [pool/pooling.cpp:28]   --->   Operation 1101 'icmp' 'icmp_ln28_77' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%or_ln28_38 = or i1 %icmp_ln28_77, %icmp_ln28_76" [pool/pooling.cpp:28]   --->   Operation 1102 'or' 'or_ln28_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1103 [1/1] (1.55ns)   --->   "%icmp_ln28_78 = icmp ne i8 %tmp_62, -1" [pool/pooling.cpp:28]   --->   Operation 1103 'icmp' 'icmp_ln28_78' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1104 [1/1] (2.44ns)   --->   "%icmp_ln28_79 = icmp eq i23 %trunc_ln28_44, 0" [pool/pooling.cpp:28]   --->   Operation 1104 'icmp' 'icmp_ln28_79' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%or_ln28_39 = or i1 %icmp_ln28_79, %icmp_ln28_78" [pool/pooling.cpp:28]   --->   Operation 1105 'or' 'or_ln28_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%and_ln28_38 = and i1 %or_ln28_38, %or_ln28_39" [pool/pooling.cpp:28]   --->   Operation 1106 'and' 'and_ln28_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1107 [1/1] (6.78ns)   --->   "%tmp_63 = fcmp ogt float %phi_ln28_22, %select_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1107 'fcmp' 'tmp_63' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1108 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_39 = and i1 %and_ln28_38, %tmp_63" [pool/pooling.cpp:28]   --->   Operation 1108 'and' 'and_ln28_39' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1109 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_22 = select i1 %and_ln28_39, float %phi_ln28_22, float %select_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1109 'select' 'select_ln28_22' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1110 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_25 = load float* %conv_1_out_1_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1110 'load' 'conv_1_out_1_load_25' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1111 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.0.0264" [pool/pooling.cpp:28]   --->   Operation 1111 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_20 : Operation 1112 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_25 = load float* %conv_1_out_0_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1112 'load' 'conv_1_out_0_load_25' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1113 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.0.0264" [pool/pooling.cpp:28]   --->   Operation 1113 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_20 : Operation 1114 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_25 = load float* %conv_1_out_2_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1114 'load' 'conv_1_out_2_load_25' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1115 [1/1] (1.81ns)   --->   "br label %._crit_edge.6.0.0264" [pool/pooling.cpp:28]   --->   Operation 1115 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_20 : Operation 1116 [1/1] (0.00ns)   --->   "%phi_ln28_25 = phi float [ %conv_1_out_0_load_25, %branch78 ], [ %conv_1_out_1_load_25, %branch79 ], [ %conv_1_out_2_load_25, %branch80 ]" [pool/pooling.cpp:28]   --->   Operation 1116 'phi' 'phi_ln28_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1117 [1/1] (0.00ns)   --->   "%bitcast_ln28_43 = bitcast float %phi_ln28_25 to i32" [pool/pooling.cpp:28]   --->   Operation 1117 'bitcast' 'bitcast_ln28_43' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1118 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_43, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1118 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1119 [1/1] (0.00ns)   --->   "%trunc_ln28_48 = trunc i32 %bitcast_ln28_43 to i23" [pool/pooling.cpp:28]   --->   Operation 1119 'trunc' 'trunc_ln28_48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1120 [1/1] (0.00ns)   --->   "%bitcast_ln28_44 = bitcast float %select_ln28_24 to i32" [pool/pooling.cpp:28]   --->   Operation 1120 'bitcast' 'bitcast_ln28_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_44, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1121 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1122 [1/1] (0.00ns)   --->   "%trunc_ln28_49 = trunc i32 %bitcast_ln28_44 to i23" [pool/pooling.cpp:28]   --->   Operation 1122 'trunc' 'trunc_ln28_49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1123 [1/1] (1.55ns)   --->   "%icmp_ln28_86 = icmp ne i8 %tmp_69, -1" [pool/pooling.cpp:28]   --->   Operation 1123 'icmp' 'icmp_ln28_86' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1124 [1/1] (2.44ns)   --->   "%icmp_ln28_87 = icmp eq i23 %trunc_ln28_48, 0" [pool/pooling.cpp:28]   --->   Operation 1124 'icmp' 'icmp_ln28_87' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%or_ln28_43 = or i1 %icmp_ln28_87, %icmp_ln28_86" [pool/pooling.cpp:28]   --->   Operation 1125 'or' 'or_ln28_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1126 [1/1] (1.55ns)   --->   "%icmp_ln28_88 = icmp ne i8 %tmp_70, -1" [pool/pooling.cpp:28]   --->   Operation 1126 'icmp' 'icmp_ln28_88' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1127 [1/1] (2.44ns)   --->   "%icmp_ln28_89 = icmp eq i23 %trunc_ln28_49, 0" [pool/pooling.cpp:28]   --->   Operation 1127 'icmp' 'icmp_ln28_89' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%or_ln28_44 = or i1 %icmp_ln28_89, %icmp_ln28_88" [pool/pooling.cpp:28]   --->   Operation 1128 'or' 'or_ln28_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%and_ln28_43 = and i1 %or_ln28_43, %or_ln28_44" [pool/pooling.cpp:28]   --->   Operation 1129 'and' 'and_ln28_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1130 [1/1] (6.78ns)   --->   "%tmp_71 = fcmp ogt float %phi_ln28_25, %select_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1130 'fcmp' 'tmp_71' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1131 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_44 = and i1 %and_ln28_43, %tmp_71" [pool/pooling.cpp:28]   --->   Operation 1131 'and' 'and_ln28_44' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1132 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_25 = select i1 %and_ln28_44, float %phi_ln28_25, float %select_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1132 'select' 'select_ln28_25' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1133 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch77 [
    i3 0, label %branch75
    i3 1, label %branch76
  ]" [pool/pooling.cpp:28]   --->   Operation 1133 'switch' <Predicate = true> <Delay = 1.13>
ST_20 : Operation 1134 [1/1] (0.00ns)   --->   "%bitcast_ln28_45 = bitcast float %phi_ln28_26 to i32" [pool/pooling.cpp:28]   --->   Operation 1134 'bitcast' 'bitcast_ln28_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_45, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1135 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1136 [1/1] (0.00ns)   --->   "%trunc_ln28_50 = trunc i32 %bitcast_ln28_45 to i23" [pool/pooling.cpp:28]   --->   Operation 1136 'trunc' 'trunc_ln28_50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1137 [1/1] (0.00ns)   --->   "%bitcast_ln28_46 = bitcast float %select_ln28_25 to i32" [pool/pooling.cpp:28]   --->   Operation 1137 'bitcast' 'bitcast_ln28_46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_46, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1138 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1139 [1/1] (0.00ns)   --->   "%trunc_ln28_51 = trunc i32 %bitcast_ln28_46 to i23" [pool/pooling.cpp:28]   --->   Operation 1139 'trunc' 'trunc_ln28_51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1140 [1/1] (1.55ns)   --->   "%icmp_ln28_90 = icmp ne i8 %tmp_72, -1" [pool/pooling.cpp:28]   --->   Operation 1140 'icmp' 'icmp_ln28_90' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1141 [1/1] (2.44ns)   --->   "%icmp_ln28_91 = icmp eq i23 %trunc_ln28_50, 0" [pool/pooling.cpp:28]   --->   Operation 1141 'icmp' 'icmp_ln28_91' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%or_ln28_45 = or i1 %icmp_ln28_91, %icmp_ln28_90" [pool/pooling.cpp:28]   --->   Operation 1142 'or' 'or_ln28_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1143 [1/1] (1.55ns)   --->   "%icmp_ln28_92 = icmp ne i8 %tmp_73, -1" [pool/pooling.cpp:28]   --->   Operation 1143 'icmp' 'icmp_ln28_92' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1144 [1/1] (2.44ns)   --->   "%icmp_ln28_93 = icmp eq i23 %trunc_ln28_51, 0" [pool/pooling.cpp:28]   --->   Operation 1144 'icmp' 'icmp_ln28_93' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%or_ln28_46 = or i1 %icmp_ln28_93, %icmp_ln28_92" [pool/pooling.cpp:28]   --->   Operation 1145 'or' 'or_ln28_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%and_ln28_45 = and i1 %or_ln28_45, %or_ln28_46" [pool/pooling.cpp:28]   --->   Operation 1146 'and' 'and_ln28_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1147 [1/1] (6.78ns)   --->   "%tmp_74 = fcmp ogt float %phi_ln28_26, %select_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1147 'fcmp' 'tmp_74' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1148 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_46 = and i1 %and_ln28_45, %tmp_74" [pool/pooling.cpp:28]   --->   Operation 1148 'and' 'and_ln28_46' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1149 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_26 = select i1 %and_ln28_46, float %phi_ln28_26, float %select_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1149 'select' 'select_ln28_26' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1150 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_29 = load float* %conv_1_out_1_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1150 'load' 'conv_1_out_1_load_29' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1151 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_29 = load float* %conv_1_out_0_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1151 'load' 'conv_1_out_0_load_29' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1152 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_29 = load float* %conv_1_out_2_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1152 'load' 'conv_1_out_2_load_29' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1153 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_33 = load float* %conv_1_out_1_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1153 'load' 'conv_1_out_1_load_33' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1154 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_33 = load float* %conv_1_out_0_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1154 'load' 'conv_1_out_0_load_33' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1155 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_33 = load float* %conv_1_out_2_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1155 'load' 'conv_1_out_2_load_33' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1156 [1/1] (0.00ns)   --->   "%phi_ln28_34 = phi float [ %conv_1_out_1_load_34, %branch51 ], [ %conv_1_out_2_load_34, %branch52 ], [ %conv_1_out_0_load_34, %branch53 ]" [pool/pooling.cpp:28]   --->   Operation 1156 'phi' 'phi_ln28_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1157 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch50 [
    i3 0, label %branch48
    i3 1, label %branch49
  ]" [pool/pooling.cpp:28]   --->   Operation 1157 'switch' <Predicate = true> <Delay = 1.13>
ST_20 : Operation 1158 [1/1] (0.00ns)   --->   "%phi_ln28_35 = phi float [ %conv_1_out_1_load_35, %branch48 ], [ %conv_1_out_2_load_35, %branch49 ], [ %conv_1_out_0_load_35, %branch50 ]" [pool/pooling.cpp:28]   --->   Operation 1158 'phi' 'phi_ln28_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1159 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_38 = load float* %conv_1_out_2_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 1159 'load' 'conv_1_out_2_load_38' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1160 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.0.1134" [pool/pooling.cpp:28]   --->   Operation 1160 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_20 : Operation 1161 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_38 = load float* %conv_1_out_1_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 1161 'load' 'conv_1_out_1_load_38' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1162 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.0.1134" [pool/pooling.cpp:28]   --->   Operation 1162 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_20 : Operation 1163 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_38 = load float* %conv_1_out_0_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 1163 'load' 'conv_1_out_0_load_38' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1164 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.0.1134" [pool/pooling.cpp:28]   --->   Operation 1164 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_20 : Operation 1165 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_39 = load float* %conv_1_out_2_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 1165 'load' 'conv_1_out_2_load_39' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1166 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.1.0124" [pool/pooling.cpp:28]   --->   Operation 1166 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_20 : Operation 1167 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_39 = load float* %conv_1_out_1_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 1167 'load' 'conv_1_out_1_load_39' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1168 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.1.0124" [pool/pooling.cpp:28]   --->   Operation 1168 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_20 : Operation 1169 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_39 = load float* %conv_1_out_0_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 1169 'load' 'conv_1_out_0_load_39' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1170 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.1.0124" [pool/pooling.cpp:28]   --->   Operation 1170 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_20 : Operation 1171 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_42 = load float* %conv_1_out_2_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 1171 'load' 'conv_1_out_2_load_42' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1172 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_42 = load float* %conv_1_out_1_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 1172 'load' 'conv_1_out_1_load_42' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1173 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_42 = load float* %conv_1_out_0_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 1173 'load' 'conv_1_out_0_load_42' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1174 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_43 = load float* %conv_1_out_2_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 1174 'load' 'conv_1_out_2_load_43' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1175 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_43 = load float* %conv_1_out_1_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 1175 'load' 'conv_1_out_1_load_43' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_20 : Operation 1176 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_43 = load float* %conv_1_out_0_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 1176 'load' 'conv_1_out_0_load_43' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>

State 21 <SV = 20> <Delay = 21.9>
ST_21 : Operation 1177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_26 = add i14 608, %trunc_ln28_2" [pool/pooling.cpp:28]   --->   Operation 1177 'add' 'add_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1178 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_27 = add i14 %zext_ln14, %add_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1178 'add' 'add_ln28_27' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln28_10 = sext i14 %add_ln28_27 to i64" [pool/pooling.cpp:28]   --->   Operation 1179 'sext' 'sext_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1180 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_37 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1180 'getelementptr' 'conv_1_out_0_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_29 = add i14 672, %trunc_ln28_2" [pool/pooling.cpp:28]   --->   Operation 1181 'add' 'add_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1182 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_30 = add i14 %zext_ln14, %add_ln28_29" [pool/pooling.cpp:28]   --->   Operation 1182 'add' 'add_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln28_11 = sext i14 %add_ln28_30 to i64" [pool/pooling.cpp:28]   --->   Operation 1183 'sext' 'sext_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1184 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_41 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1184 'getelementptr' 'conv_1_out_0_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1185 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_37 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1185 'getelementptr' 'conv_1_out_1_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1186 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_41 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1186 'getelementptr' 'conv_1_out_1_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1187 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_37 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1187 'getelementptr' 'conv_1_out_2_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1188 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_41 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1188 'getelementptr' 'conv_1_out_2_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1189 [1/1] (1.94ns)   --->   "%add_ln28_68 = add i15 704, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1189 'add' 'add_ln28_68' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp_197 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_68, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 1190 'partselect' 'tmp_197' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_198 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_197, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 1191 'bitconcatenate' 'tmp_198' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln28_26 = zext i15 %tmp_198 to i64" [pool/pooling.cpp:28]   --->   Operation 1192 'zext' 'zext_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1193 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_46 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1193 'getelementptr' 'conv_1_out_0_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_69 = add i14 736, %trunc_ln28_7" [pool/pooling.cpp:28]   --->   Operation 1194 'add' 'add_ln28_69' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1195 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_70 = add i14 %add_ln28_69, %zext_ln14" [pool/pooling.cpp:28]   --->   Operation 1195 'add' 'add_ln28_70' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln28_26 = sext i14 %add_ln28_70 to i64" [pool/pooling.cpp:28]   --->   Operation 1196 'sext' 'sext_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1197 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_47 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1197 'getelementptr' 'conv_1_out_0_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1198 [1/1] (1.94ns)   --->   "%add_ln28_71 = add i15 768, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1198 'add' 'add_ln28_71' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_199 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_71, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 1199 'partselect' 'tmp_199' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1200 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_46 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1200 'getelementptr' 'conv_1_out_1_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1201 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_47 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1201 'getelementptr' 'conv_1_out_1_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1202 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_46 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1202 'getelementptr' 'conv_1_out_2_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1203 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_47 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1203 'getelementptr' 'conv_1_out_2_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1204 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_29 = load float* %conv_1_out_1_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1204 'load' 'conv_1_out_1_load_29' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1205 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.0.0224" [pool/pooling.cpp:28]   --->   Operation 1205 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_21 : Operation 1206 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_29 = load float* %conv_1_out_0_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1206 'load' 'conv_1_out_0_load_29' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1207 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.0.0224" [pool/pooling.cpp:28]   --->   Operation 1207 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_21 : Operation 1208 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_29 = load float* %conv_1_out_2_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1208 'load' 'conv_1_out_2_load_29' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1209 [1/1] (1.81ns)   --->   "br label %._crit_edge.7.0.0224" [pool/pooling.cpp:28]   --->   Operation 1209 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_21 : Operation 1210 [1/1] (0.00ns)   --->   "%phi_ln28_29 = phi float [ %conv_1_out_0_load_29, %branch66 ], [ %conv_1_out_1_load_29, %branch67 ], [ %conv_1_out_2_load_29, %branch68 ]" [pool/pooling.cpp:28]   --->   Operation 1210 'phi' 'phi_ln28_29' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1211 [1/1] (0.00ns)   --->   "%bitcast_ln28_50 = bitcast float %phi_ln28_29 to i32" [pool/pooling.cpp:28]   --->   Operation 1211 'bitcast' 'bitcast_ln28_50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1212 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_50, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1212 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1213 [1/1] (0.00ns)   --->   "%trunc_ln28_55 = trunc i32 %bitcast_ln28_50 to i23" [pool/pooling.cpp:28]   --->   Operation 1213 'trunc' 'trunc_ln28_55' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1214 [1/1] (0.00ns)   --->   "%bitcast_ln28_51 = bitcast float %select_ln28_28 to i32" [pool/pooling.cpp:28]   --->   Operation 1214 'bitcast' 'bitcast_ln28_51' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_51, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1215 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln28_56 = trunc i32 %bitcast_ln28_51 to i23" [pool/pooling.cpp:28]   --->   Operation 1216 'trunc' 'trunc_ln28_56' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1217 [1/1] (1.55ns)   --->   "%icmp_ln28_100 = icmp ne i8 %tmp_80, -1" [pool/pooling.cpp:28]   --->   Operation 1217 'icmp' 'icmp_ln28_100' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1218 [1/1] (2.44ns)   --->   "%icmp_ln28_101 = icmp eq i23 %trunc_ln28_55, 0" [pool/pooling.cpp:28]   --->   Operation 1218 'icmp' 'icmp_ln28_101' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%or_ln28_50 = or i1 %icmp_ln28_101, %icmp_ln28_100" [pool/pooling.cpp:28]   --->   Operation 1219 'or' 'or_ln28_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1220 [1/1] (1.55ns)   --->   "%icmp_ln28_102 = icmp ne i8 %tmp_81, -1" [pool/pooling.cpp:28]   --->   Operation 1220 'icmp' 'icmp_ln28_102' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1221 [1/1] (2.44ns)   --->   "%icmp_ln28_103 = icmp eq i23 %trunc_ln28_56, 0" [pool/pooling.cpp:28]   --->   Operation 1221 'icmp' 'icmp_ln28_103' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%or_ln28_51 = or i1 %icmp_ln28_103, %icmp_ln28_102" [pool/pooling.cpp:28]   --->   Operation 1222 'or' 'or_ln28_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%and_ln28_50 = and i1 %or_ln28_50, %or_ln28_51" [pool/pooling.cpp:28]   --->   Operation 1223 'and' 'and_ln28_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1224 [1/1] (6.78ns)   --->   "%tmp_82 = fcmp ogt float %phi_ln28_29, %select_ln28_28" [pool/pooling.cpp:28]   --->   Operation 1224 'fcmp' 'tmp_82' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1225 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_51 = and i1 %and_ln28_50, %tmp_82" [pool/pooling.cpp:28]   --->   Operation 1225 'and' 'and_ln28_51' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1226 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_29 = select i1 %and_ln28_51, float %phi_ln28_29, float %select_ln28_28" [pool/pooling.cpp:28]   --->   Operation 1226 'select' 'select_ln28_29' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1227 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch65 [
    i3 0, label %branch63
    i3 1, label %branch64
  ]" [pool/pooling.cpp:28]   --->   Operation 1227 'switch' <Predicate = true> <Delay = 1.13>
ST_21 : Operation 1228 [1/1] (0.00ns)   --->   "%bitcast_ln28_52 = bitcast float %phi_ln28_30 to i32" [pool/pooling.cpp:28]   --->   Operation 1228 'bitcast' 'bitcast_ln28_52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_52, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1229 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1230 [1/1] (0.00ns)   --->   "%trunc_ln28_57 = trunc i32 %bitcast_ln28_52 to i23" [pool/pooling.cpp:28]   --->   Operation 1230 'trunc' 'trunc_ln28_57' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1231 [1/1] (0.00ns)   --->   "%bitcast_ln28_53 = bitcast float %select_ln28_29 to i32" [pool/pooling.cpp:28]   --->   Operation 1231 'bitcast' 'bitcast_ln28_53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_53, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1232 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1233 [1/1] (0.00ns)   --->   "%trunc_ln28_58 = trunc i32 %bitcast_ln28_53 to i23" [pool/pooling.cpp:28]   --->   Operation 1233 'trunc' 'trunc_ln28_58' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1234 [1/1] (1.55ns)   --->   "%icmp_ln28_104 = icmp ne i8 %tmp_83, -1" [pool/pooling.cpp:28]   --->   Operation 1234 'icmp' 'icmp_ln28_104' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1235 [1/1] (2.44ns)   --->   "%icmp_ln28_105 = icmp eq i23 %trunc_ln28_57, 0" [pool/pooling.cpp:28]   --->   Operation 1235 'icmp' 'icmp_ln28_105' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%or_ln28_52 = or i1 %icmp_ln28_105, %icmp_ln28_104" [pool/pooling.cpp:28]   --->   Operation 1236 'or' 'or_ln28_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1237 [1/1] (1.55ns)   --->   "%icmp_ln28_106 = icmp ne i8 %tmp_84, -1" [pool/pooling.cpp:28]   --->   Operation 1237 'icmp' 'icmp_ln28_106' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1238 [1/1] (2.44ns)   --->   "%icmp_ln28_107 = icmp eq i23 %trunc_ln28_58, 0" [pool/pooling.cpp:28]   --->   Operation 1238 'icmp' 'icmp_ln28_107' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%or_ln28_53 = or i1 %icmp_ln28_107, %icmp_ln28_106" [pool/pooling.cpp:28]   --->   Operation 1239 'or' 'or_ln28_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%and_ln28_52 = and i1 %or_ln28_52, %or_ln28_53" [pool/pooling.cpp:28]   --->   Operation 1240 'and' 'and_ln28_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1241 [1/1] (6.78ns)   --->   "%tmp_85 = fcmp ogt float %phi_ln28_30, %select_ln28_29" [pool/pooling.cpp:28]   --->   Operation 1241 'fcmp' 'tmp_85' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1242 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_53 = and i1 %and_ln28_52, %tmp_85" [pool/pooling.cpp:28]   --->   Operation 1242 'and' 'and_ln28_53' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1243 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_30 = select i1 %and_ln28_53, float %phi_ln28_30, float %select_ln28_29" [pool/pooling.cpp:28]   --->   Operation 1243 'select' 'select_ln28_30' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1244 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_33 = load float* %conv_1_out_1_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1244 'load' 'conv_1_out_1_load_33' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1245 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.0.0184" [pool/pooling.cpp:28]   --->   Operation 1245 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_21 : Operation 1246 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_33 = load float* %conv_1_out_0_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1246 'load' 'conv_1_out_0_load_33' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1247 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.0.0184" [pool/pooling.cpp:28]   --->   Operation 1247 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_21 : Operation 1248 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_33 = load float* %conv_1_out_2_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1248 'load' 'conv_1_out_2_load_33' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1249 [1/1] (1.81ns)   --->   "br label %._crit_edge.8.0.0184" [pool/pooling.cpp:28]   --->   Operation 1249 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_21 : Operation 1250 [1/1] (0.00ns)   --->   "%phi_ln28_33 = phi float [ %conv_1_out_0_load_33, %branch54 ], [ %conv_1_out_1_load_33, %branch55 ], [ %conv_1_out_2_load_33, %branch56 ]" [pool/pooling.cpp:28]   --->   Operation 1250 'phi' 'phi_ln28_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1251 [1/1] (0.00ns)   --->   "%bitcast_ln28_57 = bitcast float %phi_ln28_33 to i32" [pool/pooling.cpp:28]   --->   Operation 1251 'bitcast' 'bitcast_ln28_57' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_57, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1252 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1253 [1/1] (0.00ns)   --->   "%trunc_ln28_62 = trunc i32 %bitcast_ln28_57 to i23" [pool/pooling.cpp:28]   --->   Operation 1253 'trunc' 'trunc_ln28_62' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1254 [1/1] (0.00ns)   --->   "%bitcast_ln28_58 = bitcast float %select_ln28_32 to i32" [pool/pooling.cpp:28]   --->   Operation 1254 'bitcast' 'bitcast_ln28_58' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_58, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1255 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1256 [1/1] (0.00ns)   --->   "%trunc_ln28_63 = trunc i32 %bitcast_ln28_58 to i23" [pool/pooling.cpp:28]   --->   Operation 1256 'trunc' 'trunc_ln28_63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1257 [1/1] (1.55ns)   --->   "%icmp_ln28_114 = icmp ne i8 %tmp_91, -1" [pool/pooling.cpp:28]   --->   Operation 1257 'icmp' 'icmp_ln28_114' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1258 [1/1] (2.44ns)   --->   "%icmp_ln28_115 = icmp eq i23 %trunc_ln28_62, 0" [pool/pooling.cpp:28]   --->   Operation 1258 'icmp' 'icmp_ln28_115' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%or_ln28_57 = or i1 %icmp_ln28_115, %icmp_ln28_114" [pool/pooling.cpp:28]   --->   Operation 1259 'or' 'or_ln28_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1260 [1/1] (1.55ns)   --->   "%icmp_ln28_116 = icmp ne i8 %tmp_92, -1" [pool/pooling.cpp:28]   --->   Operation 1260 'icmp' 'icmp_ln28_116' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1261 [1/1] (2.44ns)   --->   "%icmp_ln28_117 = icmp eq i23 %trunc_ln28_63, 0" [pool/pooling.cpp:28]   --->   Operation 1261 'icmp' 'icmp_ln28_117' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%or_ln28_58 = or i1 %icmp_ln28_117, %icmp_ln28_116" [pool/pooling.cpp:28]   --->   Operation 1262 'or' 'or_ln28_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%and_ln28_57 = and i1 %or_ln28_57, %or_ln28_58" [pool/pooling.cpp:28]   --->   Operation 1263 'and' 'and_ln28_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1264 [1/1] (6.78ns)   --->   "%tmp_93 = fcmp ogt float %phi_ln28_33, %select_ln28_32" [pool/pooling.cpp:28]   --->   Operation 1264 'fcmp' 'tmp_93' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1265 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_58 = and i1 %and_ln28_57, %tmp_93" [pool/pooling.cpp:28]   --->   Operation 1265 'and' 'and_ln28_58' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1266 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_33 = select i1 %and_ln28_58, float %phi_ln28_33, float %select_ln28_32" [pool/pooling.cpp:28]   --->   Operation 1266 'select' 'select_ln28_33' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1267 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch53 [
    i3 0, label %branch51
    i3 1, label %branch52
  ]" [pool/pooling.cpp:28]   --->   Operation 1267 'switch' <Predicate = true> <Delay = 1.13>
ST_21 : Operation 1268 [1/1] (0.00ns)   --->   "%bitcast_ln28_59 = bitcast float %phi_ln28_34 to i32" [pool/pooling.cpp:28]   --->   Operation 1268 'bitcast' 'bitcast_ln28_59' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1269 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_59, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1269 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln28_64 = trunc i32 %bitcast_ln28_59 to i23" [pool/pooling.cpp:28]   --->   Operation 1270 'trunc' 'trunc_ln28_64' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1271 [1/1] (0.00ns)   --->   "%bitcast_ln28_60 = bitcast float %select_ln28_33 to i32" [pool/pooling.cpp:28]   --->   Operation 1271 'bitcast' 'bitcast_ln28_60' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_60, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1272 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1273 [1/1] (0.00ns)   --->   "%trunc_ln28_65 = trunc i32 %bitcast_ln28_60 to i23" [pool/pooling.cpp:28]   --->   Operation 1273 'trunc' 'trunc_ln28_65' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1274 [1/1] (1.55ns)   --->   "%icmp_ln28_118 = icmp ne i8 %tmp_94, -1" [pool/pooling.cpp:28]   --->   Operation 1274 'icmp' 'icmp_ln28_118' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1275 [1/1] (2.44ns)   --->   "%icmp_ln28_119 = icmp eq i23 %trunc_ln28_64, 0" [pool/pooling.cpp:28]   --->   Operation 1275 'icmp' 'icmp_ln28_119' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%or_ln28_59 = or i1 %icmp_ln28_119, %icmp_ln28_118" [pool/pooling.cpp:28]   --->   Operation 1276 'or' 'or_ln28_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1277 [1/1] (1.55ns)   --->   "%icmp_ln28_120 = icmp ne i8 %tmp_95, -1" [pool/pooling.cpp:28]   --->   Operation 1277 'icmp' 'icmp_ln28_120' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1278 [1/1] (2.44ns)   --->   "%icmp_ln28_121 = icmp eq i23 %trunc_ln28_65, 0" [pool/pooling.cpp:28]   --->   Operation 1278 'icmp' 'icmp_ln28_121' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%or_ln28_60 = or i1 %icmp_ln28_121, %icmp_ln28_120" [pool/pooling.cpp:28]   --->   Operation 1279 'or' 'or_ln28_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%and_ln28_59 = and i1 %or_ln28_59, %or_ln28_60" [pool/pooling.cpp:28]   --->   Operation 1280 'and' 'and_ln28_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1281 [1/1] (6.78ns)   --->   "%tmp_96 = fcmp ogt float %phi_ln28_34, %select_ln28_33" [pool/pooling.cpp:28]   --->   Operation 1281 'fcmp' 'tmp_96' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1282 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_60 = and i1 %and_ln28_59, %tmp_96" [pool/pooling.cpp:28]   --->   Operation 1282 'and' 'and_ln28_60' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1283 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_34 = select i1 %and_ln28_60, float %phi_ln28_34, float %select_ln28_33" [pool/pooling.cpp:28]   --->   Operation 1283 'select' 'select_ln28_34' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1284 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_37 = load float* %conv_1_out_1_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 1284 'load' 'conv_1_out_1_load_37' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1285 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_37 = load float* %conv_1_out_0_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 1285 'load' 'conv_1_out_0_load_37' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1286 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_37 = load float* %conv_1_out_2_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 1286 'load' 'conv_1_out_2_load_37' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1287 [1/1] (0.00ns)   --->   "%phi_ln28_38 = phi float [ %conv_1_out_1_load_38, %branch39 ], [ %conv_1_out_2_load_38, %branch40 ], [ %conv_1_out_0_load_38, %branch41 ]" [pool/pooling.cpp:28]   --->   Operation 1287 'phi' 'phi_ln28_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1288 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch38 [
    i3 0, label %branch36
    i3 1, label %branch37
  ]" [pool/pooling.cpp:28]   --->   Operation 1288 'switch' <Predicate = true> <Delay = 1.13>
ST_21 : Operation 1289 [1/1] (0.00ns)   --->   "%phi_ln28_39 = phi float [ %conv_1_out_1_load_39, %branch36 ], [ %conv_1_out_2_load_39, %branch37 ], [ %conv_1_out_0_load_39, %branch38 ]" [pool/pooling.cpp:28]   --->   Operation 1289 'phi' 'phi_ln28_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1290 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_41 = load float* %conv_1_out_1_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 1290 'load' 'conv_1_out_1_load_41' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1291 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_41 = load float* %conv_1_out_0_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 1291 'load' 'conv_1_out_0_load_41' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1292 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_41 = load float* %conv_1_out_2_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 1292 'load' 'conv_1_out_2_load_41' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1293 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_42 = load float* %conv_1_out_2_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 1293 'load' 'conv_1_out_2_load_42' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1294 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.0.194" [pool/pooling.cpp:28]   --->   Operation 1294 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_21 : Operation 1295 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_42 = load float* %conv_1_out_1_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 1295 'load' 'conv_1_out_1_load_42' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1296 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.0.194" [pool/pooling.cpp:28]   --->   Operation 1296 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_21 : Operation 1297 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_42 = load float* %conv_1_out_0_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 1297 'load' 'conv_1_out_0_load_42' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1298 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.0.194" [pool/pooling.cpp:28]   --->   Operation 1298 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_21 : Operation 1299 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_43 = load float* %conv_1_out_2_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 1299 'load' 'conv_1_out_2_load_43' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1300 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.1.084" [pool/pooling.cpp:28]   --->   Operation 1300 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_21 : Operation 1301 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_43 = load float* %conv_1_out_1_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 1301 'load' 'conv_1_out_1_load_43' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1302 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.1.084" [pool/pooling.cpp:28]   --->   Operation 1302 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_21 : Operation 1303 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_43 = load float* %conv_1_out_0_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 1303 'load' 'conv_1_out_0_load_43' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1304 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.1.084" [pool/pooling.cpp:28]   --->   Operation 1304 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_21 : Operation 1305 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_46 = load float* %conv_1_out_2_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 1305 'load' 'conv_1_out_2_load_46' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1306 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_46 = load float* %conv_1_out_1_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 1306 'load' 'conv_1_out_1_load_46' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1307 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_46 = load float* %conv_1_out_0_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 1307 'load' 'conv_1_out_0_load_46' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1308 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_47 = load float* %conv_1_out_2_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 1308 'load' 'conv_1_out_2_load_47' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1309 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_47 = load float* %conv_1_out_1_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 1309 'load' 'conv_1_out_1_load_47' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_21 : Operation 1310 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_47 = load float* %conv_1_out_0_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 1310 'load' 'conv_1_out_0_load_47' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>

State 22 <SV = 21> <Delay = 21.9>
ST_22 : Operation 1311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_32 = add i14 736, %trunc_ln28_2" [pool/pooling.cpp:28]   --->   Operation 1311 'add' 'add_ln28_32' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1312 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_33 = add i14 %zext_ln14, %add_ln28_32" [pool/pooling.cpp:28]   --->   Operation 1312 'add' 'add_ln28_33' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln28_12 = sext i14 %add_ln28_33 to i64" [pool/pooling.cpp:28]   --->   Operation 1313 'sext' 'sext_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1314 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_45 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1314 'getelementptr' 'conv_1_out_0_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_35 = add i14 800, %trunc_ln28_2" [pool/pooling.cpp:28]   --->   Operation 1315 'add' 'add_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1316 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_36 = add i14 %zext_ln14, %add_ln28_35" [pool/pooling.cpp:28]   --->   Operation 1316 'add' 'add_ln28_36' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln28_13 = sext i14 %add_ln28_36 to i64" [pool/pooling.cpp:28]   --->   Operation 1317 'sext' 'sext_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1318 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_49 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1318 'getelementptr' 'conv_1_out_0_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1319 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_45 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1319 'getelementptr' 'conv_1_out_1_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1320 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_49 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1320 'getelementptr' 'conv_1_out_1_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1321 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_45 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1321 'getelementptr' 'conv_1_out_2_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1322 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_49 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1322 'getelementptr' 'conv_1_out_2_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1323 [1/1] (0.00ns)   --->   "%tmp_200 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_199, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 1323 'bitconcatenate' 'tmp_200' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1324 [1/1] (0.00ns)   --->   "%zext_ln28_27 = zext i15 %tmp_200 to i64" [pool/pooling.cpp:28]   --->   Operation 1324 'zext' 'zext_ln28_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1325 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_50 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 1325 'getelementptr' 'conv_1_out_0_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_72 = add i14 800, %trunc_ln28_7" [pool/pooling.cpp:28]   --->   Operation 1326 'add' 'add_ln28_72' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1327 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln28_73 = add i14 %add_ln28_72, %zext_ln14" [pool/pooling.cpp:28]   --->   Operation 1327 'add' 'add_ln28_73' <Predicate = (!icmp_ln10)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln28_27 = sext i14 %add_ln28_73 to i64" [pool/pooling.cpp:28]   --->   Operation 1328 'sext' 'sext_ln28_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1329 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_51 = getelementptr [7488 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 1329 'getelementptr' 'conv_1_out_0_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1330 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_50 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 1330 'getelementptr' 'conv_1_out_1_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1331 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_51 = getelementptr [7488 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 1331 'getelementptr' 'conv_1_out_1_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1332 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_50 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 1332 'getelementptr' 'conv_1_out_2_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1333 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_51 = getelementptr [6656 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 1333 'getelementptr' 'conv_1_out_2_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 1334 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch71 [
    i3 0, label %branch69
    i3 1, label %branch70
  ]" [pool/pooling.cpp:28]   --->   Operation 1334 'switch' <Predicate = true> <Delay = 1.13>
ST_22 : Operation 1335 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch59 [
    i3 0, label %branch57
    i3 1, label %branch58
  ]" [pool/pooling.cpp:28]   --->   Operation 1335 'switch' <Predicate = true> <Delay = 1.13>
ST_22 : Operation 1336 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch47 [
    i3 0, label %branch45
    i3 1, label %branch46
  ]" [pool/pooling.cpp:28]   --->   Operation 1336 'switch' <Predicate = true> <Delay = 1.13>
ST_22 : Operation 1337 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_37 = load float* %conv_1_out_1_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 1337 'load' 'conv_1_out_1_load_37' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1338 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.0.0144" [pool/pooling.cpp:28]   --->   Operation 1338 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_22 : Operation 1339 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_37 = load float* %conv_1_out_0_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 1339 'load' 'conv_1_out_0_load_37' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1340 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.0.0144" [pool/pooling.cpp:28]   --->   Operation 1340 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_22 : Operation 1341 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_37 = load float* %conv_1_out_2_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 1341 'load' 'conv_1_out_2_load_37' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1342 [1/1] (1.81ns)   --->   "br label %._crit_edge.9.0.0144" [pool/pooling.cpp:28]   --->   Operation 1342 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_22 : Operation 1343 [1/1] (0.00ns)   --->   "%phi_ln28_37 = phi float [ %conv_1_out_0_load_37, %branch42 ], [ %conv_1_out_1_load_37, %branch43 ], [ %conv_1_out_2_load_37, %branch44 ]" [pool/pooling.cpp:28]   --->   Operation 1343 'phi' 'phi_ln28_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1344 [1/1] (0.00ns)   --->   "%bitcast_ln28_64 = bitcast float %phi_ln28_37 to i32" [pool/pooling.cpp:28]   --->   Operation 1344 'bitcast' 'bitcast_ln28_64' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1345 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_64, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1345 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1346 [1/1] (0.00ns)   --->   "%trunc_ln28_69 = trunc i32 %bitcast_ln28_64 to i23" [pool/pooling.cpp:28]   --->   Operation 1346 'trunc' 'trunc_ln28_69' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1347 [1/1] (0.00ns)   --->   "%bitcast_ln28_65 = bitcast float %select_ln28_36 to i32" [pool/pooling.cpp:28]   --->   Operation 1347 'bitcast' 'bitcast_ln28_65' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1348 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_65, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1348 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1349 [1/1] (0.00ns)   --->   "%trunc_ln28_70 = trunc i32 %bitcast_ln28_65 to i23" [pool/pooling.cpp:28]   --->   Operation 1349 'trunc' 'trunc_ln28_70' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1350 [1/1] (1.55ns)   --->   "%icmp_ln28_128 = icmp ne i8 %tmp_102, -1" [pool/pooling.cpp:28]   --->   Operation 1350 'icmp' 'icmp_ln28_128' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1351 [1/1] (2.44ns)   --->   "%icmp_ln28_129 = icmp eq i23 %trunc_ln28_69, 0" [pool/pooling.cpp:28]   --->   Operation 1351 'icmp' 'icmp_ln28_129' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%or_ln28_64 = or i1 %icmp_ln28_129, %icmp_ln28_128" [pool/pooling.cpp:28]   --->   Operation 1352 'or' 'or_ln28_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1353 [1/1] (1.55ns)   --->   "%icmp_ln28_130 = icmp ne i8 %tmp_103, -1" [pool/pooling.cpp:28]   --->   Operation 1353 'icmp' 'icmp_ln28_130' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1354 [1/1] (2.44ns)   --->   "%icmp_ln28_131 = icmp eq i23 %trunc_ln28_70, 0" [pool/pooling.cpp:28]   --->   Operation 1354 'icmp' 'icmp_ln28_131' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%or_ln28_65 = or i1 %icmp_ln28_131, %icmp_ln28_130" [pool/pooling.cpp:28]   --->   Operation 1355 'or' 'or_ln28_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%and_ln28_64 = and i1 %or_ln28_64, %or_ln28_65" [pool/pooling.cpp:28]   --->   Operation 1356 'and' 'and_ln28_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1357 [1/1] (6.78ns)   --->   "%tmp_104 = fcmp ogt float %phi_ln28_37, %select_ln28_36" [pool/pooling.cpp:28]   --->   Operation 1357 'fcmp' 'tmp_104' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1358 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_65 = and i1 %and_ln28_64, %tmp_104" [pool/pooling.cpp:28]   --->   Operation 1358 'and' 'and_ln28_65' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1359 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_37 = select i1 %and_ln28_65, float %phi_ln28_37, float %select_ln28_36" [pool/pooling.cpp:28]   --->   Operation 1359 'select' 'select_ln28_37' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1360 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch41 [
    i3 0, label %branch39
    i3 1, label %branch40
  ]" [pool/pooling.cpp:28]   --->   Operation 1360 'switch' <Predicate = true> <Delay = 1.13>
ST_22 : Operation 1361 [1/1] (0.00ns)   --->   "%bitcast_ln28_66 = bitcast float %phi_ln28_38 to i32" [pool/pooling.cpp:28]   --->   Operation 1361 'bitcast' 'bitcast_ln28_66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1362 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_66, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1362 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln28_71 = trunc i32 %bitcast_ln28_66 to i23" [pool/pooling.cpp:28]   --->   Operation 1363 'trunc' 'trunc_ln28_71' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1364 [1/1] (0.00ns)   --->   "%bitcast_ln28_67 = bitcast float %select_ln28_37 to i32" [pool/pooling.cpp:28]   --->   Operation 1364 'bitcast' 'bitcast_ln28_67' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_67, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1365 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1366 [1/1] (0.00ns)   --->   "%trunc_ln28_72 = trunc i32 %bitcast_ln28_67 to i23" [pool/pooling.cpp:28]   --->   Operation 1366 'trunc' 'trunc_ln28_72' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1367 [1/1] (1.55ns)   --->   "%icmp_ln28_132 = icmp ne i8 %tmp_105, -1" [pool/pooling.cpp:28]   --->   Operation 1367 'icmp' 'icmp_ln28_132' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1368 [1/1] (2.44ns)   --->   "%icmp_ln28_133 = icmp eq i23 %trunc_ln28_71, 0" [pool/pooling.cpp:28]   --->   Operation 1368 'icmp' 'icmp_ln28_133' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%or_ln28_66 = or i1 %icmp_ln28_133, %icmp_ln28_132" [pool/pooling.cpp:28]   --->   Operation 1369 'or' 'or_ln28_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1370 [1/1] (1.55ns)   --->   "%icmp_ln28_134 = icmp ne i8 %tmp_106, -1" [pool/pooling.cpp:28]   --->   Operation 1370 'icmp' 'icmp_ln28_134' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1371 [1/1] (2.44ns)   --->   "%icmp_ln28_135 = icmp eq i23 %trunc_ln28_72, 0" [pool/pooling.cpp:28]   --->   Operation 1371 'icmp' 'icmp_ln28_135' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%or_ln28_67 = or i1 %icmp_ln28_135, %icmp_ln28_134" [pool/pooling.cpp:28]   --->   Operation 1372 'or' 'or_ln28_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%and_ln28_66 = and i1 %or_ln28_66, %or_ln28_67" [pool/pooling.cpp:28]   --->   Operation 1373 'and' 'and_ln28_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1374 [1/1] (6.78ns)   --->   "%tmp_107 = fcmp ogt float %phi_ln28_38, %select_ln28_37" [pool/pooling.cpp:28]   --->   Operation 1374 'fcmp' 'tmp_107' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1375 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_67 = and i1 %and_ln28_66, %tmp_107" [pool/pooling.cpp:28]   --->   Operation 1375 'and' 'and_ln28_67' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1376 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_38 = select i1 %and_ln28_67, float %phi_ln28_38, float %select_ln28_37" [pool/pooling.cpp:28]   --->   Operation 1376 'select' 'select_ln28_38' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1377 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch35 [
    i3 0, label %branch33
    i3 1, label %branch34
  ]" [pool/pooling.cpp:28]   --->   Operation 1377 'switch' <Predicate = true> <Delay = 1.13>
ST_22 : Operation 1378 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_41 = load float* %conv_1_out_1_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 1378 'load' 'conv_1_out_1_load_41' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1379 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.0.0104" [pool/pooling.cpp:28]   --->   Operation 1379 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_22 : Operation 1380 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_41 = load float* %conv_1_out_0_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 1380 'load' 'conv_1_out_0_load_41' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1381 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.0.0104" [pool/pooling.cpp:28]   --->   Operation 1381 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_22 : Operation 1382 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_41 = load float* %conv_1_out_2_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 1382 'load' 'conv_1_out_2_load_41' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1383 [1/1] (1.81ns)   --->   "br label %._crit_edge.10.0.0104" [pool/pooling.cpp:28]   --->   Operation 1383 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_22 : Operation 1384 [1/1] (0.00ns)   --->   "%phi_ln28_41 = phi float [ %conv_1_out_0_load_41, %branch30 ], [ %conv_1_out_1_load_41, %branch31 ], [ %conv_1_out_2_load_41, %branch32 ]" [pool/pooling.cpp:28]   --->   Operation 1384 'phi' 'phi_ln28_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1385 [1/1] (0.00ns)   --->   "%bitcast_ln28_71 = bitcast float %phi_ln28_41 to i32" [pool/pooling.cpp:28]   --->   Operation 1385 'bitcast' 'bitcast_ln28_71' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1386 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_71, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1386 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1387 [1/1] (0.00ns)   --->   "%trunc_ln28_76 = trunc i32 %bitcast_ln28_71 to i23" [pool/pooling.cpp:28]   --->   Operation 1387 'trunc' 'trunc_ln28_76' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1388 [1/1] (0.00ns)   --->   "%bitcast_ln28_72 = bitcast float %select_ln28_40 to i32" [pool/pooling.cpp:28]   --->   Operation 1388 'bitcast' 'bitcast_ln28_72' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1389 [1/1] (0.00ns)   --->   "%tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_72, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1389 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1390 [1/1] (0.00ns)   --->   "%trunc_ln28_77 = trunc i32 %bitcast_ln28_72 to i23" [pool/pooling.cpp:28]   --->   Operation 1390 'trunc' 'trunc_ln28_77' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1391 [1/1] (1.55ns)   --->   "%icmp_ln28_142 = icmp ne i8 %tmp_113, -1" [pool/pooling.cpp:28]   --->   Operation 1391 'icmp' 'icmp_ln28_142' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1392 [1/1] (2.44ns)   --->   "%icmp_ln28_143 = icmp eq i23 %trunc_ln28_76, 0" [pool/pooling.cpp:28]   --->   Operation 1392 'icmp' 'icmp_ln28_143' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%or_ln28_71 = or i1 %icmp_ln28_143, %icmp_ln28_142" [pool/pooling.cpp:28]   --->   Operation 1393 'or' 'or_ln28_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1394 [1/1] (1.55ns)   --->   "%icmp_ln28_144 = icmp ne i8 %tmp_114, -1" [pool/pooling.cpp:28]   --->   Operation 1394 'icmp' 'icmp_ln28_144' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1395 [1/1] (2.44ns)   --->   "%icmp_ln28_145 = icmp eq i23 %trunc_ln28_77, 0" [pool/pooling.cpp:28]   --->   Operation 1395 'icmp' 'icmp_ln28_145' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%or_ln28_72 = or i1 %icmp_ln28_145, %icmp_ln28_144" [pool/pooling.cpp:28]   --->   Operation 1396 'or' 'or_ln28_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%and_ln28_71 = and i1 %or_ln28_71, %or_ln28_72" [pool/pooling.cpp:28]   --->   Operation 1397 'and' 'and_ln28_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1398 [1/1] (6.78ns)   --->   "%tmp_115 = fcmp ogt float %phi_ln28_41, %select_ln28_40" [pool/pooling.cpp:28]   --->   Operation 1398 'fcmp' 'tmp_115' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1399 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_72 = and i1 %and_ln28_71, %tmp_115" [pool/pooling.cpp:28]   --->   Operation 1399 'and' 'and_ln28_72' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1400 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_41 = select i1 %and_ln28_72, float %phi_ln28_41, float %select_ln28_40" [pool/pooling.cpp:28]   --->   Operation 1400 'select' 'select_ln28_41' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1401 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch29 [
    i3 0, label %branch27
    i3 1, label %branch28
  ]" [pool/pooling.cpp:28]   --->   Operation 1401 'switch' <Predicate = true> <Delay = 1.13>
ST_22 : Operation 1402 [1/1] (0.00ns)   --->   "%phi_ln28_42 = phi float [ %conv_1_out_1_load_42, %branch27 ], [ %conv_1_out_2_load_42, %branch28 ], [ %conv_1_out_0_load_42, %branch29 ]" [pool/pooling.cpp:28]   --->   Operation 1402 'phi' 'phi_ln28_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1403 [1/1] (0.00ns)   --->   "%bitcast_ln28_73 = bitcast float %phi_ln28_42 to i32" [pool/pooling.cpp:28]   --->   Operation 1403 'bitcast' 'bitcast_ln28_73' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1404 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_73, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1404 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1405 [1/1] (0.00ns)   --->   "%trunc_ln28_78 = trunc i32 %bitcast_ln28_73 to i23" [pool/pooling.cpp:28]   --->   Operation 1405 'trunc' 'trunc_ln28_78' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1406 [1/1] (0.00ns)   --->   "%bitcast_ln28_74 = bitcast float %select_ln28_41 to i32" [pool/pooling.cpp:28]   --->   Operation 1406 'bitcast' 'bitcast_ln28_74' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1407 [1/1] (0.00ns)   --->   "%tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_74, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1407 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1408 [1/1] (0.00ns)   --->   "%trunc_ln28_79 = trunc i32 %bitcast_ln28_74 to i23" [pool/pooling.cpp:28]   --->   Operation 1408 'trunc' 'trunc_ln28_79' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1409 [1/1] (1.55ns)   --->   "%icmp_ln28_146 = icmp ne i8 %tmp_116, -1" [pool/pooling.cpp:28]   --->   Operation 1409 'icmp' 'icmp_ln28_146' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1410 [1/1] (2.44ns)   --->   "%icmp_ln28_147 = icmp eq i23 %trunc_ln28_78, 0" [pool/pooling.cpp:28]   --->   Operation 1410 'icmp' 'icmp_ln28_147' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%or_ln28_73 = or i1 %icmp_ln28_147, %icmp_ln28_146" [pool/pooling.cpp:28]   --->   Operation 1411 'or' 'or_ln28_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1412 [1/1] (1.55ns)   --->   "%icmp_ln28_148 = icmp ne i8 %tmp_117, -1" [pool/pooling.cpp:28]   --->   Operation 1412 'icmp' 'icmp_ln28_148' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1413 [1/1] (2.44ns)   --->   "%icmp_ln28_149 = icmp eq i23 %trunc_ln28_79, 0" [pool/pooling.cpp:28]   --->   Operation 1413 'icmp' 'icmp_ln28_149' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%or_ln28_74 = or i1 %icmp_ln28_149, %icmp_ln28_148" [pool/pooling.cpp:28]   --->   Operation 1414 'or' 'or_ln28_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%and_ln28_73 = and i1 %or_ln28_73, %or_ln28_74" [pool/pooling.cpp:28]   --->   Operation 1415 'and' 'and_ln28_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1416 [1/1] (6.78ns)   --->   "%tmp_118 = fcmp ogt float %phi_ln28_42, %select_ln28_41" [pool/pooling.cpp:28]   --->   Operation 1416 'fcmp' 'tmp_118' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1417 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_74 = and i1 %and_ln28_73, %tmp_118" [pool/pooling.cpp:28]   --->   Operation 1417 'and' 'and_ln28_74' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1418 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_42 = select i1 %and_ln28_74, float %phi_ln28_42, float %select_ln28_41" [pool/pooling.cpp:28]   --->   Operation 1418 'select' 'select_ln28_42' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1419 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch26 [
    i3 0, label %branch24
    i3 1, label %branch25
  ]" [pool/pooling.cpp:28]   --->   Operation 1419 'switch' <Predicate = true> <Delay = 1.13>
ST_22 : Operation 1420 [1/1] (0.00ns)   --->   "%phi_ln28_43 = phi float [ %conv_1_out_1_load_43, %branch24 ], [ %conv_1_out_2_load_43, %branch25 ], [ %conv_1_out_0_load_43, %branch26 ]" [pool/pooling.cpp:28]   --->   Operation 1420 'phi' 'phi_ln28_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1421 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch23 [
    i3 0, label %branch21
    i3 1, label %branch22
  ]" [pool/pooling.cpp:28]   --->   Operation 1421 'switch' <Predicate = true> <Delay = 1.13>
ST_22 : Operation 1422 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_45 = load float* %conv_1_out_1_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 1422 'load' 'conv_1_out_1_load_45' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1423 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_45 = load float* %conv_1_out_0_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 1423 'load' 'conv_1_out_0_load_45' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1424 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_45 = load float* %conv_1_out_2_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 1424 'load' 'conv_1_out_2_load_45' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1425 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch17 [
    i3 0, label %branch15
    i3 1, label %branch16
  ]" [pool/pooling.cpp:28]   --->   Operation 1425 'switch' <Predicate = true> <Delay = 1.13>
ST_22 : Operation 1426 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_46 = load float* %conv_1_out_2_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 1426 'load' 'conv_1_out_2_load_46' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1427 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.0.154" [pool/pooling.cpp:28]   --->   Operation 1427 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_22 : Operation 1428 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_46 = load float* %conv_1_out_1_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 1428 'load' 'conv_1_out_1_load_46' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1429 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.0.154" [pool/pooling.cpp:28]   --->   Operation 1429 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_22 : Operation 1430 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_46 = load float* %conv_1_out_0_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 1430 'load' 'conv_1_out_0_load_46' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1431 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.0.154" [pool/pooling.cpp:28]   --->   Operation 1431 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_22 : Operation 1432 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch14 [
    i3 0, label %branch12
    i3 1, label %branch13
  ]" [pool/pooling.cpp:28]   --->   Operation 1432 'switch' <Predicate = true> <Delay = 1.13>
ST_22 : Operation 1433 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_47 = load float* %conv_1_out_2_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 1433 'load' 'conv_1_out_2_load_47' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1434 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.1.044" [pool/pooling.cpp:28]   --->   Operation 1434 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_22 : Operation 1435 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_47 = load float* %conv_1_out_1_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 1435 'load' 'conv_1_out_1_load_47' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1436 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.1.044" [pool/pooling.cpp:28]   --->   Operation 1436 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_22 : Operation 1437 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_47 = load float* %conv_1_out_0_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 1437 'load' 'conv_1_out_0_load_47' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1438 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.1.044" [pool/pooling.cpp:28]   --->   Operation 1438 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_22 : Operation 1439 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch11 [
    i3 0, label %branch9
    i3 1, label %branch10
  ]" [pool/pooling.cpp:28]   --->   Operation 1439 'switch' <Predicate = true> <Delay = 1.13>
ST_22 : Operation 1440 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_49 = load float* %conv_1_out_1_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 1440 'load' 'conv_1_out_1_load_49' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1441 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_49 = load float* %conv_1_out_0_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 1441 'load' 'conv_1_out_0_load_49' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1442 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_49 = load float* %conv_1_out_2_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 1442 'load' 'conv_1_out_2_load_49' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1443 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]" [pool/pooling.cpp:28]   --->   Operation 1443 'switch' <Predicate = true> <Delay = 1.13>
ST_22 : Operation 1444 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_50 = load float* %conv_1_out_2_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 1444 'load' 'conv_1_out_2_load_50' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1445 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_50 = load float* %conv_1_out_1_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 1445 'load' 'conv_1_out_1_load_50' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1446 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_50 = load float* %conv_1_out_0_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 1446 'load' 'conv_1_out_0_load_50' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1447 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln28, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]" [pool/pooling.cpp:28]   --->   Operation 1447 'switch' <Predicate = true> <Delay = 1.13>
ST_22 : Operation 1448 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_51 = load float* %conv_1_out_2_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 1448 'load' 'conv_1_out_2_load_51' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1449 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_51 = load float* %conv_1_out_1_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 1449 'load' 'conv_1_out_1_load_51' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_22 : Operation 1450 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_51 = load float* %conv_1_out_0_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 1450 'load' 'conv_1_out_0_load_51' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>

State 23 <SV = 22> <Delay = 21.9>
ST_23 : Operation 1451 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_45 = load float* %conv_1_out_1_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 1451 'load' 'conv_1_out_1_load_45' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_23 : Operation 1452 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.0.064" [pool/pooling.cpp:28]   --->   Operation 1452 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_23 : Operation 1453 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_45 = load float* %conv_1_out_0_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 1453 'load' 'conv_1_out_0_load_45' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_23 : Operation 1454 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.0.064" [pool/pooling.cpp:28]   --->   Operation 1454 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_23 : Operation 1455 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_45 = load float* %conv_1_out_2_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 1455 'load' 'conv_1_out_2_load_45' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_23 : Operation 1456 [1/1] (1.81ns)   --->   "br label %._crit_edge.11.0.064" [pool/pooling.cpp:28]   --->   Operation 1456 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_23 : Operation 1457 [1/1] (0.00ns)   --->   "%phi_ln28_45 = phi float [ %conv_1_out_0_load_45, %branch18 ], [ %conv_1_out_1_load_45, %branch19 ], [ %conv_1_out_2_load_45, %branch20 ]" [pool/pooling.cpp:28]   --->   Operation 1457 'phi' 'phi_ln28_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1458 [1/1] (0.00ns)   --->   "%bitcast_ln28_78 = bitcast float %phi_ln28_45 to i32" [pool/pooling.cpp:28]   --->   Operation 1458 'bitcast' 'bitcast_ln28_78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1459 [1/1] (0.00ns)   --->   "%tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_78, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1459 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1460 [1/1] (0.00ns)   --->   "%trunc_ln28_83 = trunc i32 %bitcast_ln28_78 to i23" [pool/pooling.cpp:28]   --->   Operation 1460 'trunc' 'trunc_ln28_83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1461 [1/1] (0.00ns)   --->   "%bitcast_ln28_79 = bitcast float %select_ln28_44 to i32" [pool/pooling.cpp:28]   --->   Operation 1461 'bitcast' 'bitcast_ln28_79' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_79, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1462 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1463 [1/1] (0.00ns)   --->   "%trunc_ln28_84 = trunc i32 %bitcast_ln28_79 to i23" [pool/pooling.cpp:28]   --->   Operation 1463 'trunc' 'trunc_ln28_84' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1464 [1/1] (1.55ns)   --->   "%icmp_ln28_156 = icmp ne i8 %tmp_124, -1" [pool/pooling.cpp:28]   --->   Operation 1464 'icmp' 'icmp_ln28_156' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1465 [1/1] (2.44ns)   --->   "%icmp_ln28_157 = icmp eq i23 %trunc_ln28_83, 0" [pool/pooling.cpp:28]   --->   Operation 1465 'icmp' 'icmp_ln28_157' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%or_ln28_78 = or i1 %icmp_ln28_157, %icmp_ln28_156" [pool/pooling.cpp:28]   --->   Operation 1466 'or' 'or_ln28_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1467 [1/1] (1.55ns)   --->   "%icmp_ln28_158 = icmp ne i8 %tmp_125, -1" [pool/pooling.cpp:28]   --->   Operation 1467 'icmp' 'icmp_ln28_158' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1468 [1/1] (2.44ns)   --->   "%icmp_ln28_159 = icmp eq i23 %trunc_ln28_84, 0" [pool/pooling.cpp:28]   --->   Operation 1468 'icmp' 'icmp_ln28_159' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%or_ln28_79 = or i1 %icmp_ln28_159, %icmp_ln28_158" [pool/pooling.cpp:28]   --->   Operation 1469 'or' 'or_ln28_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%and_ln28_78 = and i1 %or_ln28_78, %or_ln28_79" [pool/pooling.cpp:28]   --->   Operation 1470 'and' 'and_ln28_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1471 [1/1] (6.78ns)   --->   "%tmp_126 = fcmp ogt float %phi_ln28_45, %select_ln28_44" [pool/pooling.cpp:28]   --->   Operation 1471 'fcmp' 'tmp_126' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1472 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_79 = and i1 %and_ln28_78, %tmp_126" [pool/pooling.cpp:28]   --->   Operation 1472 'and' 'and_ln28_79' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1473 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_45 = select i1 %and_ln28_79, float %phi_ln28_45, float %select_ln28_44" [pool/pooling.cpp:28]   --->   Operation 1473 'select' 'select_ln28_45' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1474 [1/1] (0.00ns)   --->   "%phi_ln28_46 = phi float [ %conv_1_out_1_load_46, %branch15 ], [ %conv_1_out_2_load_46, %branch16 ], [ %conv_1_out_0_load_46, %branch17 ]" [pool/pooling.cpp:28]   --->   Operation 1474 'phi' 'phi_ln28_46' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1475 [1/1] (0.00ns)   --->   "%bitcast_ln28_80 = bitcast float %phi_ln28_46 to i32" [pool/pooling.cpp:28]   --->   Operation 1475 'bitcast' 'bitcast_ln28_80' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1476 [1/1] (0.00ns)   --->   "%tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_80, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1476 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1477 [1/1] (0.00ns)   --->   "%trunc_ln28_85 = trunc i32 %bitcast_ln28_80 to i23" [pool/pooling.cpp:28]   --->   Operation 1477 'trunc' 'trunc_ln28_85' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1478 [1/1] (0.00ns)   --->   "%bitcast_ln28_81 = bitcast float %select_ln28_45 to i32" [pool/pooling.cpp:28]   --->   Operation 1478 'bitcast' 'bitcast_ln28_81' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1479 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_81, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1479 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1480 [1/1] (0.00ns)   --->   "%trunc_ln28_86 = trunc i32 %bitcast_ln28_81 to i23" [pool/pooling.cpp:28]   --->   Operation 1480 'trunc' 'trunc_ln28_86' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1481 [1/1] (1.55ns)   --->   "%icmp_ln28_160 = icmp ne i8 %tmp_127, -1" [pool/pooling.cpp:28]   --->   Operation 1481 'icmp' 'icmp_ln28_160' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1482 [1/1] (2.44ns)   --->   "%icmp_ln28_161 = icmp eq i23 %trunc_ln28_85, 0" [pool/pooling.cpp:28]   --->   Operation 1482 'icmp' 'icmp_ln28_161' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%or_ln28_80 = or i1 %icmp_ln28_161, %icmp_ln28_160" [pool/pooling.cpp:28]   --->   Operation 1483 'or' 'or_ln28_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1484 [1/1] (1.55ns)   --->   "%icmp_ln28_162 = icmp ne i8 %tmp_128, -1" [pool/pooling.cpp:28]   --->   Operation 1484 'icmp' 'icmp_ln28_162' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1485 [1/1] (2.44ns)   --->   "%icmp_ln28_163 = icmp eq i23 %trunc_ln28_86, 0" [pool/pooling.cpp:28]   --->   Operation 1485 'icmp' 'icmp_ln28_163' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%or_ln28_81 = or i1 %icmp_ln28_163, %icmp_ln28_162" [pool/pooling.cpp:28]   --->   Operation 1486 'or' 'or_ln28_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%and_ln28_80 = and i1 %or_ln28_80, %or_ln28_81" [pool/pooling.cpp:28]   --->   Operation 1487 'and' 'and_ln28_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1488 [1/1] (6.78ns)   --->   "%tmp_129 = fcmp ogt float %phi_ln28_46, %select_ln28_45" [pool/pooling.cpp:28]   --->   Operation 1488 'fcmp' 'tmp_129' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1489 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_81 = and i1 %and_ln28_80, %tmp_129" [pool/pooling.cpp:28]   --->   Operation 1489 'and' 'and_ln28_81' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1490 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_46 = select i1 %and_ln28_81, float %phi_ln28_46, float %select_ln28_45" [pool/pooling.cpp:28]   --->   Operation 1490 'select' 'select_ln28_46' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1491 [1/1] (0.00ns)   --->   "%phi_ln28_47 = phi float [ %conv_1_out_1_load_47, %branch12 ], [ %conv_1_out_2_load_47, %branch13 ], [ %conv_1_out_0_load_47, %branch14 ]" [pool/pooling.cpp:28]   --->   Operation 1491 'phi' 'phi_ln28_47' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1492 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_49 = load float* %conv_1_out_1_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 1492 'load' 'conv_1_out_1_load_49' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_23 : Operation 1493 [1/1] (1.81ns)   --->   "br label %._crit_edge.12.0.024" [pool/pooling.cpp:28]   --->   Operation 1493 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_23 : Operation 1494 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_49 = load float* %conv_1_out_0_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 1494 'load' 'conv_1_out_0_load_49' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_23 : Operation 1495 [1/1] (1.81ns)   --->   "br label %._crit_edge.12.0.024" [pool/pooling.cpp:28]   --->   Operation 1495 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_23 : Operation 1496 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_49 = load float* %conv_1_out_2_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 1496 'load' 'conv_1_out_2_load_49' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_23 : Operation 1497 [1/1] (1.81ns)   --->   "br label %._crit_edge.12.0.024" [pool/pooling.cpp:28]   --->   Operation 1497 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_23 : Operation 1498 [1/1] (0.00ns)   --->   "%phi_ln28_49 = phi float [ %conv_1_out_0_load_49, %branch6 ], [ %conv_1_out_1_load_49, %branch7 ], [ %conv_1_out_2_load_49, %branch8 ]" [pool/pooling.cpp:28]   --->   Operation 1498 'phi' 'phi_ln28_49' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1499 [1/1] (0.00ns)   --->   "%bitcast_ln28_85 = bitcast float %phi_ln28_49 to i32" [pool/pooling.cpp:28]   --->   Operation 1499 'bitcast' 'bitcast_ln28_85' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1500 [1/1] (0.00ns)   --->   "%tmp_135 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_85, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1500 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1501 [1/1] (0.00ns)   --->   "%trunc_ln28_90 = trunc i32 %bitcast_ln28_85 to i23" [pool/pooling.cpp:28]   --->   Operation 1501 'trunc' 'trunc_ln28_90' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1502 [1/1] (0.00ns)   --->   "%bitcast_ln28_86 = bitcast float %select_ln28_48 to i32" [pool/pooling.cpp:28]   --->   Operation 1502 'bitcast' 'bitcast_ln28_86' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_136 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_86, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1503 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1504 [1/1] (0.00ns)   --->   "%trunc_ln28_91 = trunc i32 %bitcast_ln28_86 to i23" [pool/pooling.cpp:28]   --->   Operation 1504 'trunc' 'trunc_ln28_91' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1505 [1/1] (1.55ns)   --->   "%icmp_ln28_170 = icmp ne i8 %tmp_135, -1" [pool/pooling.cpp:28]   --->   Operation 1505 'icmp' 'icmp_ln28_170' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1506 [1/1] (2.44ns)   --->   "%icmp_ln28_171 = icmp eq i23 %trunc_ln28_90, 0" [pool/pooling.cpp:28]   --->   Operation 1506 'icmp' 'icmp_ln28_171' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%or_ln28_85 = or i1 %icmp_ln28_171, %icmp_ln28_170" [pool/pooling.cpp:28]   --->   Operation 1507 'or' 'or_ln28_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1508 [1/1] (1.55ns)   --->   "%icmp_ln28_172 = icmp ne i8 %tmp_136, -1" [pool/pooling.cpp:28]   --->   Operation 1508 'icmp' 'icmp_ln28_172' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1509 [1/1] (2.44ns)   --->   "%icmp_ln28_173 = icmp eq i23 %trunc_ln28_91, 0" [pool/pooling.cpp:28]   --->   Operation 1509 'icmp' 'icmp_ln28_173' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%or_ln28_86 = or i1 %icmp_ln28_173, %icmp_ln28_172" [pool/pooling.cpp:28]   --->   Operation 1510 'or' 'or_ln28_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%and_ln28_85 = and i1 %or_ln28_85, %or_ln28_86" [pool/pooling.cpp:28]   --->   Operation 1511 'and' 'and_ln28_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1512 [1/1] (6.78ns)   --->   "%tmp_137 = fcmp ogt float %phi_ln28_49, %select_ln28_48" [pool/pooling.cpp:28]   --->   Operation 1512 'fcmp' 'tmp_137' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1513 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_86 = and i1 %and_ln28_85, %tmp_137" [pool/pooling.cpp:28]   --->   Operation 1513 'and' 'and_ln28_86' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1514 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_49 = select i1 %and_ln28_86, float %phi_ln28_49, float %select_ln28_48" [pool/pooling.cpp:28]   --->   Operation 1514 'select' 'select_ln28_49' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1515 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_50 = load float* %conv_1_out_2_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 1515 'load' 'conv_1_out_2_load_50' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_23 : Operation 1516 [1/1] (1.81ns)   --->   "br label %._crit_edge.12.0.114" [pool/pooling.cpp:28]   --->   Operation 1516 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_23 : Operation 1517 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_50 = load float* %conv_1_out_1_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 1517 'load' 'conv_1_out_1_load_50' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_23 : Operation 1518 [1/1] (1.81ns)   --->   "br label %._crit_edge.12.0.114" [pool/pooling.cpp:28]   --->   Operation 1518 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_23 : Operation 1519 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_50 = load float* %conv_1_out_0_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 1519 'load' 'conv_1_out_0_load_50' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_23 : Operation 1520 [1/1] (1.81ns)   --->   "br label %._crit_edge.12.0.114" [pool/pooling.cpp:28]   --->   Operation 1520 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>
ST_23 : Operation 1521 [1/1] (0.00ns)   --->   "%phi_ln28_50 = phi float [ %conv_1_out_1_load_50, %branch3 ], [ %conv_1_out_2_load_50, %branch4 ], [ %conv_1_out_0_load_50, %branch5 ]" [pool/pooling.cpp:28]   --->   Operation 1521 'phi' 'phi_ln28_50' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1522 [1/1] (0.00ns)   --->   "%bitcast_ln28_87 = bitcast float %phi_ln28_50 to i32" [pool/pooling.cpp:28]   --->   Operation 1522 'bitcast' 'bitcast_ln28_87' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1523 [1/1] (0.00ns)   --->   "%tmp_138 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_87, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1523 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1524 [1/1] (0.00ns)   --->   "%trunc_ln28_92 = trunc i32 %bitcast_ln28_87 to i23" [pool/pooling.cpp:28]   --->   Operation 1524 'trunc' 'trunc_ln28_92' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1525 [1/1] (0.00ns)   --->   "%bitcast_ln28_88 = bitcast float %select_ln28_49 to i32" [pool/pooling.cpp:28]   --->   Operation 1525 'bitcast' 'bitcast_ln28_88' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1526 [1/1] (0.00ns)   --->   "%tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_88, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1526 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1527 [1/1] (0.00ns)   --->   "%trunc_ln28_93 = trunc i32 %bitcast_ln28_88 to i23" [pool/pooling.cpp:28]   --->   Operation 1527 'trunc' 'trunc_ln28_93' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1528 [1/1] (1.55ns)   --->   "%icmp_ln28_174 = icmp ne i8 %tmp_138, -1" [pool/pooling.cpp:28]   --->   Operation 1528 'icmp' 'icmp_ln28_174' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1529 [1/1] (2.44ns)   --->   "%icmp_ln28_175 = icmp eq i23 %trunc_ln28_92, 0" [pool/pooling.cpp:28]   --->   Operation 1529 'icmp' 'icmp_ln28_175' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%or_ln28_87 = or i1 %icmp_ln28_175, %icmp_ln28_174" [pool/pooling.cpp:28]   --->   Operation 1530 'or' 'or_ln28_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1531 [1/1] (1.55ns)   --->   "%icmp_ln28_176 = icmp ne i8 %tmp_139, -1" [pool/pooling.cpp:28]   --->   Operation 1531 'icmp' 'icmp_ln28_176' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1532 [1/1] (2.44ns)   --->   "%icmp_ln28_177 = icmp eq i23 %trunc_ln28_93, 0" [pool/pooling.cpp:28]   --->   Operation 1532 'icmp' 'icmp_ln28_177' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%or_ln28_88 = or i1 %icmp_ln28_177, %icmp_ln28_176" [pool/pooling.cpp:28]   --->   Operation 1533 'or' 'or_ln28_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%and_ln28_87 = and i1 %or_ln28_87, %or_ln28_88" [pool/pooling.cpp:28]   --->   Operation 1534 'and' 'and_ln28_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1535 [1/1] (6.78ns)   --->   "%tmp_140 = fcmp ogt float %phi_ln28_50, %select_ln28_49" [pool/pooling.cpp:28]   --->   Operation 1535 'fcmp' 'tmp_140' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1536 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_88 = and i1 %and_ln28_87, %tmp_140" [pool/pooling.cpp:28]   --->   Operation 1536 'and' 'and_ln28_88' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1537 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_50 = select i1 %and_ln28_88, float %phi_ln28_50, float %select_ln28_49" [pool/pooling.cpp:28]   --->   Operation 1537 'select' 'select_ln28_50' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1538 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_51 = load float* %conv_1_out_2_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 1538 'load' 'conv_1_out_2_load_51' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_23 : Operation 1539 [1/1] (1.81ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 1539 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 1)> <Delay = 1.81>
ST_23 : Operation 1540 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_51 = load float* %conv_1_out_1_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 1540 'load' 'conv_1_out_1_load_51' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_23 : Operation 1541 [1/1] (1.81ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 1541 'br' <Predicate = (!icmp_ln10 & trunc_ln28 == 0)> <Delay = 1.81>
ST_23 : Operation 1542 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_51 = load float* %conv_1_out_0_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 1542 'load' 'conv_1_out_0_load_51' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_23 : Operation 1543 [1/1] (1.81ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 1543 'br' <Predicate = (!icmp_ln10 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.81>

State 24 <SV = 23> <Delay = 11.7>
ST_24 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_145 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i1.i6(i4 %select_ln28_52, i1 false, i6 %select_ln28_53)" [pool/pooling.cpp:35]   --->   Operation 1544 'bitconcatenate' 'tmp_145' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i11 %tmp_145 to i64" [pool/pooling.cpp:35]   --->   Operation 1545 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1546 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad = getelementptr [1664 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_2" [pool/pooling.cpp:35]   --->   Operation 1546 'getelementptr' 'max_pool_1_out_1_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1547 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad = getelementptr [1664 x float]* %max_pool_1_out_2, i64 0, i64 %zext_ln35_2" [pool/pooling.cpp:35]   --->   Operation 1547 'getelementptr' 'max_pool_1_out_2_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 1548 [1/1] (0.00ns)   --->   "%bitcast_ln28_12 = bitcast float %phi_ln28_7 to i32" [pool/pooling.cpp:28]   --->   Operation 1548 'bitcast' 'bitcast_ln28_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1549 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_12, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1549 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1550 [1/1] (0.00ns)   --->   "%trunc_ln28_17 = trunc i32 %bitcast_ln28_12 to i23" [pool/pooling.cpp:28]   --->   Operation 1550 'trunc' 'trunc_ln28_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1551 [1/1] (0.00ns)   --->   "%bitcast_ln28_13 = bitcast float %select_ln28_6 to i32" [pool/pooling.cpp:28]   --->   Operation 1551 'bitcast' 'bitcast_ln28_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1552 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_13, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1552 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1553 [1/1] (0.00ns)   --->   "%trunc_ln28_18 = trunc i32 %bitcast_ln28_13 to i23" [pool/pooling.cpp:28]   --->   Operation 1553 'trunc' 'trunc_ln28_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1554 [1/1] (1.55ns)   --->   "%icmp_ln28_24 = icmp ne i8 %tmp_20, -1" [pool/pooling.cpp:28]   --->   Operation 1554 'icmp' 'icmp_ln28_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1555 [1/1] (2.44ns)   --->   "%icmp_ln28_25 = icmp eq i23 %trunc_ln28_17, 0" [pool/pooling.cpp:28]   --->   Operation 1555 'icmp' 'icmp_ln28_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%or_ln28_12 = or i1 %icmp_ln28_25, %icmp_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1556 'or' 'or_ln28_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1557 [1/1] (1.55ns)   --->   "%icmp_ln28_26 = icmp ne i8 %tmp_21, -1" [pool/pooling.cpp:28]   --->   Operation 1557 'icmp' 'icmp_ln28_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1558 [1/1] (2.44ns)   --->   "%icmp_ln28_27 = icmp eq i23 %trunc_ln28_18, 0" [pool/pooling.cpp:28]   --->   Operation 1558 'icmp' 'icmp_ln28_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%or_ln28_13 = or i1 %icmp_ln28_27, %icmp_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1559 'or' 'or_ln28_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%and_ln28_12 = and i1 %or_ln28_12, %or_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1560 'and' 'and_ln28_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1561 [1/1] (6.78ns)   --->   "%tmp_22 = fcmp ogt float %phi_ln28_7, %select_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1561 'fcmp' 'tmp_22' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1562 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_13 = and i1 %and_ln28_12, %tmp_22" [pool/pooling.cpp:28]   --->   Operation 1562 'and' 'and_ln28_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1563 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_7 = select i1 %and_ln28_13, float %phi_ln28_7, float %select_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1563 'select' 'select_ln28_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1564 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_1_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 1564 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_24 : Operation 1565 [1/1] (0.00ns)   --->   "%bitcast_ln28_19 = bitcast float %phi_ln28_11 to i32" [pool/pooling.cpp:28]   --->   Operation 1565 'bitcast' 'bitcast_ln28_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1566 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_19, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1566 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1567 [1/1] (0.00ns)   --->   "%trunc_ln28_24 = trunc i32 %bitcast_ln28_19 to i23" [pool/pooling.cpp:28]   --->   Operation 1567 'trunc' 'trunc_ln28_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1568 [1/1] (0.00ns)   --->   "%bitcast_ln28_20 = bitcast float %select_ln28_10 to i32" [pool/pooling.cpp:28]   --->   Operation 1568 'bitcast' 'bitcast_ln28_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1569 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_20, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1569 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1570 [1/1] (0.00ns)   --->   "%trunc_ln28_25 = trunc i32 %bitcast_ln28_20 to i23" [pool/pooling.cpp:28]   --->   Operation 1570 'trunc' 'trunc_ln28_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1571 [1/1] (1.55ns)   --->   "%icmp_ln28_38 = icmp ne i8 %tmp_31, -1" [pool/pooling.cpp:28]   --->   Operation 1571 'icmp' 'icmp_ln28_38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1572 [1/1] (2.44ns)   --->   "%icmp_ln28_39 = icmp eq i23 %trunc_ln28_24, 0" [pool/pooling.cpp:28]   --->   Operation 1572 'icmp' 'icmp_ln28_39' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%or_ln28_19 = or i1 %icmp_ln28_39, %icmp_ln28_38" [pool/pooling.cpp:28]   --->   Operation 1573 'or' 'or_ln28_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1574 [1/1] (1.55ns)   --->   "%icmp_ln28_40 = icmp ne i8 %tmp_32, -1" [pool/pooling.cpp:28]   --->   Operation 1574 'icmp' 'icmp_ln28_40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1575 [1/1] (2.44ns)   --->   "%icmp_ln28_41 = icmp eq i23 %trunc_ln28_25, 0" [pool/pooling.cpp:28]   --->   Operation 1575 'icmp' 'icmp_ln28_41' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%or_ln28_20 = or i1 %icmp_ln28_41, %icmp_ln28_40" [pool/pooling.cpp:28]   --->   Operation 1576 'or' 'or_ln28_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%and_ln28_19 = and i1 %or_ln28_19, %or_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1577 'and' 'and_ln28_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1578 [1/1] (6.78ns)   --->   "%tmp_33 = fcmp ogt float %phi_ln28_11, %select_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1578 'fcmp' 'tmp_33' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1579 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_20 = and i1 %and_ln28_19, %tmp_33" [pool/pooling.cpp:28]   --->   Operation 1579 'and' 'and_ln28_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1580 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_11 = select i1 %and_ln28_20, float %phi_ln28_11, float %select_ln28_10" [pool/pooling.cpp:28]   --->   Operation 1580 'select' 'select_ln28_11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1581 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_2_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 1581 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_24 : Operation 1582 [1/1] (0.00ns)   --->   "%phi_ln28_51 = phi float [ %conv_1_out_1_load_51, %branch0 ], [ %conv_1_out_2_load_51, %branch1 ], [ %conv_1_out_0_load_51, %branch2 ]" [pool/pooling.cpp:28]   --->   Operation 1582 'phi' 'phi_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 11.7>
ST_25 : Operation 1583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_2 = add i12 32, %add_ln35" [pool/pooling.cpp:35]   --->   Operation 1583 'add' 'add_ln35_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1584 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln35_3 = add i12 %zext_ln14_1, %add_ln35_2" [pool/pooling.cpp:35]   --->   Operation 1584 'add' 'add_ln35_3' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1585 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i12 %add_ln35_3 to i64" [pool/pooling.cpp:35]   --->   Operation 1585 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1586 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad_1 = getelementptr [2080 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 1586 'getelementptr' 'max_pool_1_out_0_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_10)   --->   "%or_ln35 = or i11 %tmp, 32" [pool/pooling.cpp:35]   --->   Operation 1587 'or' 'or_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_10)   --->   "%tmp_148_cast = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35)" [pool/pooling.cpp:35]   --->   Operation 1588 'bitconcatenate' 'tmp_148_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1589 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln35_10 = add i12 %zext_ln14_1, %tmp_148_cast" [pool/pooling.cpp:35]   --->   Operation 1589 'add' 'add_ln35_10' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1590 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i12 %add_ln35_10 to i64" [pool/pooling.cpp:35]   --->   Operation 1590 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1591 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad_1 = getelementptr [1664 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 1591 'getelementptr' 'max_pool_1_out_1_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1592 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad_1 = getelementptr [1664 x float]* %max_pool_1_out_2, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 1592 'getelementptr' 'max_pool_1_out_2_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 1593 [1/1] (0.00ns)   --->   "%bitcast_ln28_26 = bitcast float %phi_ln28_15 to i32" [pool/pooling.cpp:28]   --->   Operation 1593 'bitcast' 'bitcast_ln28_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1594 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_26, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1594 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1595 [1/1] (0.00ns)   --->   "%trunc_ln28_31 = trunc i32 %bitcast_ln28_26 to i23" [pool/pooling.cpp:28]   --->   Operation 1595 'trunc' 'trunc_ln28_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1596 [1/1] (0.00ns)   --->   "%bitcast_ln28_27 = bitcast float %select_ln28_14 to i32" [pool/pooling.cpp:28]   --->   Operation 1596 'bitcast' 'bitcast_ln28_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1597 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_27, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1597 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1598 [1/1] (0.00ns)   --->   "%trunc_ln28_32 = trunc i32 %bitcast_ln28_27 to i23" [pool/pooling.cpp:28]   --->   Operation 1598 'trunc' 'trunc_ln28_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1599 [1/1] (1.55ns)   --->   "%icmp_ln28_52 = icmp ne i8 %tmp_42, -1" [pool/pooling.cpp:28]   --->   Operation 1599 'icmp' 'icmp_ln28_52' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1600 [1/1] (2.44ns)   --->   "%icmp_ln28_53 = icmp eq i23 %trunc_ln28_31, 0" [pool/pooling.cpp:28]   --->   Operation 1600 'icmp' 'icmp_ln28_53' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%or_ln28_26 = or i1 %icmp_ln28_53, %icmp_ln28_52" [pool/pooling.cpp:28]   --->   Operation 1601 'or' 'or_ln28_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1602 [1/1] (1.55ns)   --->   "%icmp_ln28_54 = icmp ne i8 %tmp_43, -1" [pool/pooling.cpp:28]   --->   Operation 1602 'icmp' 'icmp_ln28_54' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1603 [1/1] (2.44ns)   --->   "%icmp_ln28_55 = icmp eq i23 %trunc_ln28_32, 0" [pool/pooling.cpp:28]   --->   Operation 1603 'icmp' 'icmp_ln28_55' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%or_ln28_27 = or i1 %icmp_ln28_55, %icmp_ln28_54" [pool/pooling.cpp:28]   --->   Operation 1604 'or' 'or_ln28_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%and_ln28_26 = and i1 %or_ln28_26, %or_ln28_27" [pool/pooling.cpp:28]   --->   Operation 1605 'and' 'and_ln28_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1606 [1/1] (6.78ns)   --->   "%tmp_44 = fcmp ogt float %phi_ln28_15, %select_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1606 'fcmp' 'tmp_44' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1607 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_27 = and i1 %and_ln28_26, %tmp_44" [pool/pooling.cpp:28]   --->   Operation 1607 'and' 'and_ln28_27' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1608 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_15 = select i1 %and_ln28_27, float %phi_ln28_15, float %select_ln28_14" [pool/pooling.cpp:28]   --->   Operation 1608 'select' 'select_ln28_15' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1609 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_0_ad_1, align 4" [pool/pooling.cpp:35]   --->   Operation 1609 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_25 : Operation 1610 [1/1] (0.00ns)   --->   "%bitcast_ln28_33 = bitcast float %phi_ln28_19 to i32" [pool/pooling.cpp:28]   --->   Operation 1610 'bitcast' 'bitcast_ln28_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_33, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1611 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1612 [1/1] (0.00ns)   --->   "%trunc_ln28_38 = trunc i32 %bitcast_ln28_33 to i23" [pool/pooling.cpp:28]   --->   Operation 1612 'trunc' 'trunc_ln28_38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1613 [1/1] (0.00ns)   --->   "%bitcast_ln28_34 = bitcast float %select_ln28_18 to i32" [pool/pooling.cpp:28]   --->   Operation 1613 'bitcast' 'bitcast_ln28_34' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_34, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1614 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1615 [1/1] (0.00ns)   --->   "%trunc_ln28_39 = trunc i32 %bitcast_ln28_34 to i23" [pool/pooling.cpp:28]   --->   Operation 1615 'trunc' 'trunc_ln28_39' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1616 [1/1] (1.55ns)   --->   "%icmp_ln28_66 = icmp ne i8 %tmp_53, -1" [pool/pooling.cpp:28]   --->   Operation 1616 'icmp' 'icmp_ln28_66' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1617 [1/1] (2.44ns)   --->   "%icmp_ln28_67 = icmp eq i23 %trunc_ln28_38, 0" [pool/pooling.cpp:28]   --->   Operation 1617 'icmp' 'icmp_ln28_67' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%or_ln28_33 = or i1 %icmp_ln28_67, %icmp_ln28_66" [pool/pooling.cpp:28]   --->   Operation 1618 'or' 'or_ln28_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1619 [1/1] (1.55ns)   --->   "%icmp_ln28_68 = icmp ne i8 %tmp_54, -1" [pool/pooling.cpp:28]   --->   Operation 1619 'icmp' 'icmp_ln28_68' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1620 [1/1] (2.44ns)   --->   "%icmp_ln28_69 = icmp eq i23 %trunc_ln28_39, 0" [pool/pooling.cpp:28]   --->   Operation 1620 'icmp' 'icmp_ln28_69' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%or_ln28_34 = or i1 %icmp_ln28_69, %icmp_ln28_68" [pool/pooling.cpp:28]   --->   Operation 1621 'or' 'or_ln28_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%and_ln28_33 = and i1 %or_ln28_33, %or_ln28_34" [pool/pooling.cpp:28]   --->   Operation 1622 'and' 'and_ln28_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1623 [1/1] (6.78ns)   --->   "%tmp_55 = fcmp ogt float %phi_ln28_19, %select_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1623 'fcmp' 'tmp_55' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1624 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_34 = and i1 %and_ln28_33, %tmp_55" [pool/pooling.cpp:28]   --->   Operation 1624 'and' 'and_ln28_34' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1625 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_19 = select i1 %and_ln28_34, float %phi_ln28_19, float %select_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1625 'select' 'select_ln28_19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1626 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_1_ad_1, align 4" [pool/pooling.cpp:35]   --->   Operation 1626 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>

State 26 <SV = 25> <Delay = 11.7>
ST_26 : Operation 1627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_4 = add i12 64, %add_ln35" [pool/pooling.cpp:35]   --->   Operation 1627 'add' 'add_ln35_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1628 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln35_5 = add i12 %zext_ln14_1, %add_ln35_4" [pool/pooling.cpp:35]   --->   Operation 1628 'add' 'add_ln35_5' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i12 %add_ln35_5 to i64" [pool/pooling.cpp:35]   --->   Operation 1629 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1630 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad_2 = getelementptr [2080 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 1630 'getelementptr' 'max_pool_1_out_0_ad_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 1631 [1/1] (0.00ns)   --->   "%bitcast_ln28_40 = bitcast float %phi_ln28_23 to i32" [pool/pooling.cpp:28]   --->   Operation 1631 'bitcast' 'bitcast_ln28_40' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1632 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_40, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1632 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1633 [1/1] (0.00ns)   --->   "%trunc_ln28_45 = trunc i32 %bitcast_ln28_40 to i23" [pool/pooling.cpp:28]   --->   Operation 1633 'trunc' 'trunc_ln28_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1634 [1/1] (0.00ns)   --->   "%bitcast_ln28_41 = bitcast float %select_ln28_22 to i32" [pool/pooling.cpp:28]   --->   Operation 1634 'bitcast' 'bitcast_ln28_41' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1635 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_41, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1635 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1636 [1/1] (0.00ns)   --->   "%trunc_ln28_46 = trunc i32 %bitcast_ln28_41 to i23" [pool/pooling.cpp:28]   --->   Operation 1636 'trunc' 'trunc_ln28_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1637 [1/1] (1.55ns)   --->   "%icmp_ln28_80 = icmp ne i8 %tmp_64, -1" [pool/pooling.cpp:28]   --->   Operation 1637 'icmp' 'icmp_ln28_80' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1638 [1/1] (2.44ns)   --->   "%icmp_ln28_81 = icmp eq i23 %trunc_ln28_45, 0" [pool/pooling.cpp:28]   --->   Operation 1638 'icmp' 'icmp_ln28_81' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%or_ln28_40 = or i1 %icmp_ln28_81, %icmp_ln28_80" [pool/pooling.cpp:28]   --->   Operation 1639 'or' 'or_ln28_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1640 [1/1] (1.55ns)   --->   "%icmp_ln28_82 = icmp ne i8 %tmp_65, -1" [pool/pooling.cpp:28]   --->   Operation 1640 'icmp' 'icmp_ln28_82' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1641 [1/1] (2.44ns)   --->   "%icmp_ln28_83 = icmp eq i23 %trunc_ln28_46, 0" [pool/pooling.cpp:28]   --->   Operation 1641 'icmp' 'icmp_ln28_83' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%or_ln28_41 = or i1 %icmp_ln28_83, %icmp_ln28_82" [pool/pooling.cpp:28]   --->   Operation 1642 'or' 'or_ln28_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%and_ln28_40 = and i1 %or_ln28_40, %or_ln28_41" [pool/pooling.cpp:28]   --->   Operation 1643 'and' 'and_ln28_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1644 [1/1] (6.78ns)   --->   "%tmp_66 = fcmp ogt float %phi_ln28_23, %select_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1644 'fcmp' 'tmp_66' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1645 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_41 = and i1 %and_ln28_40, %tmp_66" [pool/pooling.cpp:28]   --->   Operation 1645 'and' 'and_ln28_41' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1646 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_23 = select i1 %and_ln28_41, float %phi_ln28_23, float %select_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1646 'select' 'select_ln28_23' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1647 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_2_ad_1, align 4" [pool/pooling.cpp:35]   --->   Operation 1647 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_26 : Operation 1648 [1/1] (0.00ns)   --->   "%bitcast_ln28_47 = bitcast float %phi_ln28_27 to i32" [pool/pooling.cpp:28]   --->   Operation 1648 'bitcast' 'bitcast_ln28_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_47, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1649 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1650 [1/1] (0.00ns)   --->   "%trunc_ln28_52 = trunc i32 %bitcast_ln28_47 to i23" [pool/pooling.cpp:28]   --->   Operation 1650 'trunc' 'trunc_ln28_52' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1651 [1/1] (0.00ns)   --->   "%bitcast_ln28_48 = bitcast float %select_ln28_26 to i32" [pool/pooling.cpp:28]   --->   Operation 1651 'bitcast' 'bitcast_ln28_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1652 [1/1] (0.00ns)   --->   "%tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_48, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1652 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1653 [1/1] (0.00ns)   --->   "%trunc_ln28_53 = trunc i32 %bitcast_ln28_48 to i23" [pool/pooling.cpp:28]   --->   Operation 1653 'trunc' 'trunc_ln28_53' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1654 [1/1] (1.55ns)   --->   "%icmp_ln28_94 = icmp ne i8 %tmp_75, -1" [pool/pooling.cpp:28]   --->   Operation 1654 'icmp' 'icmp_ln28_94' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1655 [1/1] (2.44ns)   --->   "%icmp_ln28_95 = icmp eq i23 %trunc_ln28_52, 0" [pool/pooling.cpp:28]   --->   Operation 1655 'icmp' 'icmp_ln28_95' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%or_ln28_47 = or i1 %icmp_ln28_95, %icmp_ln28_94" [pool/pooling.cpp:28]   --->   Operation 1656 'or' 'or_ln28_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1657 [1/1] (1.55ns)   --->   "%icmp_ln28_96 = icmp ne i8 %tmp_76, -1" [pool/pooling.cpp:28]   --->   Operation 1657 'icmp' 'icmp_ln28_96' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1658 [1/1] (2.44ns)   --->   "%icmp_ln28_97 = icmp eq i23 %trunc_ln28_53, 0" [pool/pooling.cpp:28]   --->   Operation 1658 'icmp' 'icmp_ln28_97' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%or_ln28_48 = or i1 %icmp_ln28_97, %icmp_ln28_96" [pool/pooling.cpp:28]   --->   Operation 1659 'or' 'or_ln28_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%and_ln28_47 = and i1 %or_ln28_47, %or_ln28_48" [pool/pooling.cpp:28]   --->   Operation 1660 'and' 'and_ln28_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1661 [1/1] (6.78ns)   --->   "%tmp_77 = fcmp ogt float %phi_ln28_27, %select_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1661 'fcmp' 'tmp_77' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1662 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_48 = and i1 %and_ln28_47, %tmp_77" [pool/pooling.cpp:28]   --->   Operation 1662 'and' 'and_ln28_48' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1663 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_27 = select i1 %and_ln28_48, float %phi_ln28_27, float %select_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1663 'select' 'select_ln28_27' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1664 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_0_ad_2, align 4" [pool/pooling.cpp:35]   --->   Operation 1664 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>

State 27 <SV = 26> <Delay = 11.7>
ST_27 : Operation 1665 [1/1] (0.00ns)   --->   "%or_ln35_1 = or i11 %tmp_145, 64" [pool/pooling.cpp:35]   --->   Operation 1665 'or' 'or_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1666 [1/1] (0.00ns)   --->   "%tmp_146 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %or_ln35_1)" [pool/pooling.cpp:35]   --->   Operation 1666 'bitconcatenate' 'tmp_146' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1667 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad_2 = getelementptr [1664 x float]* %max_pool_1_out_1, i64 0, i64 %tmp_146" [pool/pooling.cpp:35]   --->   Operation 1667 'getelementptr' 'max_pool_1_out_1_ad_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1668 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad_2 = getelementptr [1664 x float]* %max_pool_1_out_2, i64 0, i64 %tmp_146" [pool/pooling.cpp:35]   --->   Operation 1668 'getelementptr' 'max_pool_1_out_2_ad_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 1669 [1/1] (0.00ns)   --->   "%bitcast_ln28_54 = bitcast float %phi_ln28_31 to i32" [pool/pooling.cpp:28]   --->   Operation 1669 'bitcast' 'bitcast_ln28_54' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1670 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_54, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1670 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1671 [1/1] (0.00ns)   --->   "%trunc_ln28_59 = trunc i32 %bitcast_ln28_54 to i23" [pool/pooling.cpp:28]   --->   Operation 1671 'trunc' 'trunc_ln28_59' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1672 [1/1] (0.00ns)   --->   "%bitcast_ln28_55 = bitcast float %select_ln28_30 to i32" [pool/pooling.cpp:28]   --->   Operation 1672 'bitcast' 'bitcast_ln28_55' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1673 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_55, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1673 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1674 [1/1] (0.00ns)   --->   "%trunc_ln28_60 = trunc i32 %bitcast_ln28_55 to i23" [pool/pooling.cpp:28]   --->   Operation 1674 'trunc' 'trunc_ln28_60' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1675 [1/1] (1.55ns)   --->   "%icmp_ln28_108 = icmp ne i8 %tmp_86, -1" [pool/pooling.cpp:28]   --->   Operation 1675 'icmp' 'icmp_ln28_108' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1676 [1/1] (2.44ns)   --->   "%icmp_ln28_109 = icmp eq i23 %trunc_ln28_59, 0" [pool/pooling.cpp:28]   --->   Operation 1676 'icmp' 'icmp_ln28_109' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%or_ln28_54 = or i1 %icmp_ln28_109, %icmp_ln28_108" [pool/pooling.cpp:28]   --->   Operation 1677 'or' 'or_ln28_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1678 [1/1] (1.55ns)   --->   "%icmp_ln28_110 = icmp ne i8 %tmp_87, -1" [pool/pooling.cpp:28]   --->   Operation 1678 'icmp' 'icmp_ln28_110' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1679 [1/1] (2.44ns)   --->   "%icmp_ln28_111 = icmp eq i23 %trunc_ln28_60, 0" [pool/pooling.cpp:28]   --->   Operation 1679 'icmp' 'icmp_ln28_111' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%or_ln28_55 = or i1 %icmp_ln28_111, %icmp_ln28_110" [pool/pooling.cpp:28]   --->   Operation 1680 'or' 'or_ln28_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%and_ln28_54 = and i1 %or_ln28_54, %or_ln28_55" [pool/pooling.cpp:28]   --->   Operation 1681 'and' 'and_ln28_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1682 [1/1] (6.78ns)   --->   "%tmp_88 = fcmp ogt float %phi_ln28_31, %select_ln28_30" [pool/pooling.cpp:28]   --->   Operation 1682 'fcmp' 'tmp_88' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1683 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_55 = and i1 %and_ln28_54, %tmp_88" [pool/pooling.cpp:28]   --->   Operation 1683 'and' 'and_ln28_55' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1684 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_31 = select i1 %and_ln28_55, float %phi_ln28_31, float %select_ln28_30" [pool/pooling.cpp:28]   --->   Operation 1684 'select' 'select_ln28_31' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1685 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_1_ad_2, align 4" [pool/pooling.cpp:35]   --->   Operation 1685 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_27 : Operation 1686 [1/1] (0.00ns)   --->   "%bitcast_ln28_61 = bitcast float %phi_ln28_35 to i32" [pool/pooling.cpp:28]   --->   Operation 1686 'bitcast' 'bitcast_ln28_61' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1687 [1/1] (0.00ns)   --->   "%tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_61, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1687 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1688 [1/1] (0.00ns)   --->   "%trunc_ln28_66 = trunc i32 %bitcast_ln28_61 to i23" [pool/pooling.cpp:28]   --->   Operation 1688 'trunc' 'trunc_ln28_66' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1689 [1/1] (0.00ns)   --->   "%bitcast_ln28_62 = bitcast float %select_ln28_34 to i32" [pool/pooling.cpp:28]   --->   Operation 1689 'bitcast' 'bitcast_ln28_62' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1690 [1/1] (0.00ns)   --->   "%tmp_98 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_62, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1690 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1691 [1/1] (0.00ns)   --->   "%trunc_ln28_67 = trunc i32 %bitcast_ln28_62 to i23" [pool/pooling.cpp:28]   --->   Operation 1691 'trunc' 'trunc_ln28_67' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1692 [1/1] (1.55ns)   --->   "%icmp_ln28_122 = icmp ne i8 %tmp_97, -1" [pool/pooling.cpp:28]   --->   Operation 1692 'icmp' 'icmp_ln28_122' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1693 [1/1] (2.44ns)   --->   "%icmp_ln28_123 = icmp eq i23 %trunc_ln28_66, 0" [pool/pooling.cpp:28]   --->   Operation 1693 'icmp' 'icmp_ln28_123' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%or_ln28_61 = or i1 %icmp_ln28_123, %icmp_ln28_122" [pool/pooling.cpp:28]   --->   Operation 1694 'or' 'or_ln28_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1695 [1/1] (1.55ns)   --->   "%icmp_ln28_124 = icmp ne i8 %tmp_98, -1" [pool/pooling.cpp:28]   --->   Operation 1695 'icmp' 'icmp_ln28_124' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1696 [1/1] (2.44ns)   --->   "%icmp_ln28_125 = icmp eq i23 %trunc_ln28_67, 0" [pool/pooling.cpp:28]   --->   Operation 1696 'icmp' 'icmp_ln28_125' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%or_ln28_62 = or i1 %icmp_ln28_125, %icmp_ln28_124" [pool/pooling.cpp:28]   --->   Operation 1697 'or' 'or_ln28_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%and_ln28_61 = and i1 %or_ln28_61, %or_ln28_62" [pool/pooling.cpp:28]   --->   Operation 1698 'and' 'and_ln28_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1699 [1/1] (6.78ns)   --->   "%tmp_99 = fcmp ogt float %phi_ln28_35, %select_ln28_34" [pool/pooling.cpp:28]   --->   Operation 1699 'fcmp' 'tmp_99' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1700 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_62 = and i1 %and_ln28_61, %tmp_99" [pool/pooling.cpp:28]   --->   Operation 1700 'and' 'and_ln28_62' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1701 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_35 = select i1 %and_ln28_62, float %phi_ln28_35, float %select_ln28_34" [pool/pooling.cpp:28]   --->   Operation 1701 'select' 'select_ln28_35' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1702 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_2_ad_2, align 4" [pool/pooling.cpp:35]   --->   Operation 1702 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>

State 28 <SV = 27> <Delay = 11.7>
ST_28 : Operation 1703 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 1703 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1704 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 416, i64 416, i64 416)"   --->   Operation 1704 'speclooptripcount' 'empty_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1705 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:14]   --->   Operation 1705 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1706 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pool/pooling.cpp:15]   --->   Operation 1706 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_6 = add i12 96, %add_ln35" [pool/pooling.cpp:35]   --->   Operation 1707 'add' 'add_ln35_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1708 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln35_7 = add i12 %zext_ln14_1, %add_ln35_6" [pool/pooling.cpp:35]   --->   Operation 1708 'add' 'add_ln35_7' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1709 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i12 %add_ln35_7 to i64" [pool/pooling.cpp:35]   --->   Operation 1709 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1710 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad_3 = getelementptr [2080 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 1710 'getelementptr' 'max_pool_1_out_0_ad_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_8 = add i12 128, %add_ln35" [pool/pooling.cpp:35]   --->   Operation 1711 'add' 'add_ln35_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1712 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln35_9 = add i12 %zext_ln14_1, %add_ln35_8" [pool/pooling.cpp:35]   --->   Operation 1712 'add' 'add_ln35_9' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i12 %add_ln35_9 to i64" [pool/pooling.cpp:35]   --->   Operation 1713 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1714 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad_4 = getelementptr [2080 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 1714 'getelementptr' 'max_pool_1_out_0_ad_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_11)   --->   "%or_ln35_2 = or i11 %tmp, 96" [pool/pooling.cpp:35]   --->   Operation 1715 'or' 'or_ln35_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_11)   --->   "%tmp_150_cast = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35_2)" [pool/pooling.cpp:35]   --->   Operation 1716 'bitconcatenate' 'tmp_150_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1717 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln35_11 = add i12 %zext_ln14_1, %tmp_150_cast" [pool/pooling.cpp:35]   --->   Operation 1717 'add' 'add_ln35_11' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1718 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i12 %add_ln35_11 to i64" [pool/pooling.cpp:35]   --->   Operation 1718 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1719 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad_3 = getelementptr [1664 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 1719 'getelementptr' 'max_pool_1_out_1_ad_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1720 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad_3 = getelementptr [1664 x float]* %max_pool_1_out_2, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 1720 'getelementptr' 'max_pool_1_out_2_ad_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 1721 [1/1] (0.00ns)   --->   "%bitcast_ln28_68 = bitcast float %phi_ln28_39 to i32" [pool/pooling.cpp:28]   --->   Operation 1721 'bitcast' 'bitcast_ln28_68' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1722 [1/1] (0.00ns)   --->   "%tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_68, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1722 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1723 [1/1] (0.00ns)   --->   "%trunc_ln28_73 = trunc i32 %bitcast_ln28_68 to i23" [pool/pooling.cpp:28]   --->   Operation 1723 'trunc' 'trunc_ln28_73' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1724 [1/1] (0.00ns)   --->   "%bitcast_ln28_69 = bitcast float %select_ln28_38 to i32" [pool/pooling.cpp:28]   --->   Operation 1724 'bitcast' 'bitcast_ln28_69' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1725 [1/1] (0.00ns)   --->   "%tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_69, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1725 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1726 [1/1] (0.00ns)   --->   "%trunc_ln28_74 = trunc i32 %bitcast_ln28_69 to i23" [pool/pooling.cpp:28]   --->   Operation 1726 'trunc' 'trunc_ln28_74' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1727 [1/1] (1.55ns)   --->   "%icmp_ln28_136 = icmp ne i8 %tmp_108, -1" [pool/pooling.cpp:28]   --->   Operation 1727 'icmp' 'icmp_ln28_136' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1728 [1/1] (2.44ns)   --->   "%icmp_ln28_137 = icmp eq i23 %trunc_ln28_73, 0" [pool/pooling.cpp:28]   --->   Operation 1728 'icmp' 'icmp_ln28_137' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%or_ln28_68 = or i1 %icmp_ln28_137, %icmp_ln28_136" [pool/pooling.cpp:28]   --->   Operation 1729 'or' 'or_ln28_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1730 [1/1] (1.55ns)   --->   "%icmp_ln28_138 = icmp ne i8 %tmp_109, -1" [pool/pooling.cpp:28]   --->   Operation 1730 'icmp' 'icmp_ln28_138' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1731 [1/1] (2.44ns)   --->   "%icmp_ln28_139 = icmp eq i23 %trunc_ln28_74, 0" [pool/pooling.cpp:28]   --->   Operation 1731 'icmp' 'icmp_ln28_139' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%or_ln28_69 = or i1 %icmp_ln28_139, %icmp_ln28_138" [pool/pooling.cpp:28]   --->   Operation 1732 'or' 'or_ln28_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%and_ln28_68 = and i1 %or_ln28_68, %or_ln28_69" [pool/pooling.cpp:28]   --->   Operation 1733 'and' 'and_ln28_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1734 [1/1] (6.78ns)   --->   "%tmp_110 = fcmp ogt float %phi_ln28_39, %select_ln28_38" [pool/pooling.cpp:28]   --->   Operation 1734 'fcmp' 'tmp_110' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1735 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_69 = and i1 %and_ln28_68, %tmp_110" [pool/pooling.cpp:28]   --->   Operation 1735 'and' 'and_ln28_69' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1736 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_39 = select i1 %and_ln28_69, float %phi_ln28_39, float %select_ln28_38" [pool/pooling.cpp:28]   --->   Operation 1736 'select' 'select_ln28_39' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1737 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_0_ad_3, align 4" [pool/pooling.cpp:35]   --->   Operation 1737 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_28 : Operation 1738 [1/1] (0.00ns)   --->   "%bitcast_ln28_75 = bitcast float %phi_ln28_43 to i32" [pool/pooling.cpp:28]   --->   Operation 1738 'bitcast' 'bitcast_ln28_75' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1739 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_75, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1739 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1740 [1/1] (0.00ns)   --->   "%trunc_ln28_80 = trunc i32 %bitcast_ln28_75 to i23" [pool/pooling.cpp:28]   --->   Operation 1740 'trunc' 'trunc_ln28_80' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1741 [1/1] (0.00ns)   --->   "%bitcast_ln28_76 = bitcast float %select_ln28_42 to i32" [pool/pooling.cpp:28]   --->   Operation 1741 'bitcast' 'bitcast_ln28_76' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1742 [1/1] (0.00ns)   --->   "%tmp_120 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_76, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1742 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1743 [1/1] (0.00ns)   --->   "%trunc_ln28_81 = trunc i32 %bitcast_ln28_76 to i23" [pool/pooling.cpp:28]   --->   Operation 1743 'trunc' 'trunc_ln28_81' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1744 [1/1] (1.55ns)   --->   "%icmp_ln28_150 = icmp ne i8 %tmp_119, -1" [pool/pooling.cpp:28]   --->   Operation 1744 'icmp' 'icmp_ln28_150' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1745 [1/1] (2.44ns)   --->   "%icmp_ln28_151 = icmp eq i23 %trunc_ln28_80, 0" [pool/pooling.cpp:28]   --->   Operation 1745 'icmp' 'icmp_ln28_151' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%or_ln28_75 = or i1 %icmp_ln28_151, %icmp_ln28_150" [pool/pooling.cpp:28]   --->   Operation 1746 'or' 'or_ln28_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1747 [1/1] (1.55ns)   --->   "%icmp_ln28_152 = icmp ne i8 %tmp_120, -1" [pool/pooling.cpp:28]   --->   Operation 1747 'icmp' 'icmp_ln28_152' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1748 [1/1] (2.44ns)   --->   "%icmp_ln28_153 = icmp eq i23 %trunc_ln28_81, 0" [pool/pooling.cpp:28]   --->   Operation 1748 'icmp' 'icmp_ln28_153' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%or_ln28_76 = or i1 %icmp_ln28_153, %icmp_ln28_152" [pool/pooling.cpp:28]   --->   Operation 1749 'or' 'or_ln28_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%and_ln28_75 = and i1 %or_ln28_75, %or_ln28_76" [pool/pooling.cpp:28]   --->   Operation 1750 'and' 'and_ln28_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1751 [1/1] (6.78ns)   --->   "%tmp_121 = fcmp ogt float %phi_ln28_43, %select_ln28_42" [pool/pooling.cpp:28]   --->   Operation 1751 'fcmp' 'tmp_121' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1752 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_76 = and i1 %and_ln28_75, %tmp_121" [pool/pooling.cpp:28]   --->   Operation 1752 'and' 'and_ln28_76' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1753 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_43 = select i1 %and_ln28_76, float %phi_ln28_43, float %select_ln28_42" [pool/pooling.cpp:28]   --->   Operation 1753 'select' 'select_ln28_43' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1754 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_1_ad_3, align 4" [pool/pooling.cpp:35]   --->   Operation 1754 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>

State 29 <SV = 28> <Delay = 11.7>
ST_29 : Operation 1755 [1/1] (0.00ns)   --->   "%bitcast_ln28_82 = bitcast float %phi_ln28_47 to i32" [pool/pooling.cpp:28]   --->   Operation 1755 'bitcast' 'bitcast_ln28_82' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1756 [1/1] (0.00ns)   --->   "%tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_82, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1756 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1757 [1/1] (0.00ns)   --->   "%trunc_ln28_87 = trunc i32 %bitcast_ln28_82 to i23" [pool/pooling.cpp:28]   --->   Operation 1757 'trunc' 'trunc_ln28_87' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1758 [1/1] (0.00ns)   --->   "%bitcast_ln28_83 = bitcast float %select_ln28_46 to i32" [pool/pooling.cpp:28]   --->   Operation 1758 'bitcast' 'bitcast_ln28_83' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp_131 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_83, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1759 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1760 [1/1] (0.00ns)   --->   "%trunc_ln28_88 = trunc i32 %bitcast_ln28_83 to i23" [pool/pooling.cpp:28]   --->   Operation 1760 'trunc' 'trunc_ln28_88' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1761 [1/1] (1.55ns)   --->   "%icmp_ln28_164 = icmp ne i8 %tmp_130, -1" [pool/pooling.cpp:28]   --->   Operation 1761 'icmp' 'icmp_ln28_164' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1762 [1/1] (2.44ns)   --->   "%icmp_ln28_165 = icmp eq i23 %trunc_ln28_87, 0" [pool/pooling.cpp:28]   --->   Operation 1762 'icmp' 'icmp_ln28_165' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%or_ln28_82 = or i1 %icmp_ln28_165, %icmp_ln28_164" [pool/pooling.cpp:28]   --->   Operation 1763 'or' 'or_ln28_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1764 [1/1] (1.55ns)   --->   "%icmp_ln28_166 = icmp ne i8 %tmp_131, -1" [pool/pooling.cpp:28]   --->   Operation 1764 'icmp' 'icmp_ln28_166' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1765 [1/1] (2.44ns)   --->   "%icmp_ln28_167 = icmp eq i23 %trunc_ln28_88, 0" [pool/pooling.cpp:28]   --->   Operation 1765 'icmp' 'icmp_ln28_167' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%or_ln28_83 = or i1 %icmp_ln28_167, %icmp_ln28_166" [pool/pooling.cpp:28]   --->   Operation 1766 'or' 'or_ln28_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%and_ln28_82 = and i1 %or_ln28_82, %or_ln28_83" [pool/pooling.cpp:28]   --->   Operation 1767 'and' 'and_ln28_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1768 [1/1] (6.78ns)   --->   "%tmp_132 = fcmp ogt float %phi_ln28_47, %select_ln28_46" [pool/pooling.cpp:28]   --->   Operation 1768 'fcmp' 'tmp_132' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1769 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_83 = and i1 %and_ln28_82, %tmp_132" [pool/pooling.cpp:28]   --->   Operation 1769 'and' 'and_ln28_83' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1770 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_47 = select i1 %and_ln28_83, float %phi_ln28_47, float %select_ln28_46" [pool/pooling.cpp:28]   --->   Operation 1770 'select' 'select_ln28_47' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1771 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_2_ad_3, align 4" [pool/pooling.cpp:35]   --->   Operation 1771 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_29 : Operation 1772 [1/1] (0.00ns)   --->   "%bitcast_ln28_89 = bitcast float %phi_ln28_51 to i32" [pool/pooling.cpp:28]   --->   Operation 1772 'bitcast' 'bitcast_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1773 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_89, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1773 'partselect' 'tmp_141' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1774 [1/1] (0.00ns)   --->   "%trunc_ln28_94 = trunc i32 %bitcast_ln28_89 to i23" [pool/pooling.cpp:28]   --->   Operation 1774 'trunc' 'trunc_ln28_94' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1775 [1/1] (0.00ns)   --->   "%bitcast_ln28_90 = bitcast float %select_ln28_50 to i32" [pool/pooling.cpp:28]   --->   Operation 1775 'bitcast' 'bitcast_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1776 [1/1] (0.00ns)   --->   "%tmp_142 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_90, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1776 'partselect' 'tmp_142' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1777 [1/1] (0.00ns)   --->   "%trunc_ln28_95 = trunc i32 %bitcast_ln28_90 to i23" [pool/pooling.cpp:28]   --->   Operation 1777 'trunc' 'trunc_ln28_95' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1778 [1/1] (1.55ns)   --->   "%icmp_ln28_178 = icmp ne i8 %tmp_141, -1" [pool/pooling.cpp:28]   --->   Operation 1778 'icmp' 'icmp_ln28_178' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1779 [1/1] (2.44ns)   --->   "%icmp_ln28_179 = icmp eq i23 %trunc_ln28_94, 0" [pool/pooling.cpp:28]   --->   Operation 1779 'icmp' 'icmp_ln28_179' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%or_ln28_89 = or i1 %icmp_ln28_179, %icmp_ln28_178" [pool/pooling.cpp:28]   --->   Operation 1780 'or' 'or_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1781 [1/1] (1.55ns)   --->   "%icmp_ln28_180 = icmp ne i8 %tmp_142, -1" [pool/pooling.cpp:28]   --->   Operation 1781 'icmp' 'icmp_ln28_180' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1782 [1/1] (2.44ns)   --->   "%icmp_ln28_181 = icmp eq i23 %trunc_ln28_95, 0" [pool/pooling.cpp:28]   --->   Operation 1782 'icmp' 'icmp_ln28_181' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%or_ln28_90 = or i1 %icmp_ln28_181, %icmp_ln28_180" [pool/pooling.cpp:28]   --->   Operation 1783 'or' 'or_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%and_ln28_89 = and i1 %or_ln28_89, %or_ln28_90" [pool/pooling.cpp:28]   --->   Operation 1784 'and' 'and_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1785 [1/1] (6.78ns)   --->   "%tmp_143 = fcmp ogt float %phi_ln28_51, %select_ln28_50" [pool/pooling.cpp:28]   --->   Operation 1785 'fcmp' 'tmp_143' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1786 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_90 = and i1 %and_ln28_89, %tmp_143" [pool/pooling.cpp:28]   --->   Operation 1786 'and' 'and_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1787 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_51 = select i1 %and_ln28_90, float %phi_ln28_51, float %select_ln28_50" [pool/pooling.cpp:28]   --->   Operation 1787 'select' 'select_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1788 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_0_ad_4, align 4" [pool/pooling.cpp:35]   --->   Operation 1788 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080> <RAM>
ST_29 : Operation 1789 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_1) nounwind" [pool/pooling.cpp:37]   --->   Operation 1789 'specregionend' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 1790 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 1790 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 30 <SV = 2> <Delay = 0.00>
ST_30 : Operation 1791 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 1791 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', pool/pooling.cpp:10) with incoming values : ('add_ln10', pool/pooling.cpp:10) [16]  (1.77 ns)

 <State 2>: 12.4ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', pool/pooling.cpp:13) [18]  (0 ns)
	'icmp' operation ('icmp_ln13', pool/pooling.cpp:13) [26]  (1.3 ns)
	'select' operation ('select_ln28_52', pool/pooling.cpp:28) [27]  (1.02 ns)
	'mul' operation ('mul_ln28', pool/pooling.cpp:28) [82]  (3.74 ns)
	'mul' operation of DSP[85] ('mul_ln28_1', pool/pooling.cpp:28) [85]  (6.38 ns)

 <State 3>: 10.1ns
The critical path consists of the following:
	'or' operation ('or_ln25', pool/pooling.cpp:25) [305]  (0 ns)
	'mul' operation ('mul_ln28_2', pool/pooling.cpp:28) [307]  (3.74 ns)
	'mul' operation of DSP[310] ('mul_ln28_3', pool/pooling.cpp:28) [310]  (6.38 ns)

 <State 4>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', pool/pooling.cpp:28) [79]  (3.2 ns)

 <State 5>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', pool/pooling.cpp:28) [79]  (3.2 ns)

 <State 6>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', pool/pooling.cpp:28) [79]  (3.2 ns)

 <State 7>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', pool/pooling.cpp:28) [79]  (3.2 ns)

 <State 8>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', pool/pooling.cpp:28) [79]  (3.2 ns)

 <State 9>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', pool/pooling.cpp:28) [79]  (3.2 ns)

 <State 10>: 5.2ns
The critical path consists of the following:
	'add' operation ('add_ln28_1', pool/pooling.cpp:28) [96]  (1.94 ns)
	'getelementptr' operation ('conv_1_out_1_addr_4', pool/pooling.cpp:28) [206]  (0 ns)
	'load' operation ('conv_1_out_1_load_4', pool/pooling.cpp:28) on array 'conv_1_out_1' [540]  (3.25 ns)

 <State 11>: 12.8ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_load', pool/pooling.cpp:28) on array 'conv_1_out_1' [258]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load', pool/pooling.cpp:28) ('conv_1_out_0_load', pool/pooling.cpp:28) ('conv_1_out_2_load', pool/pooling.cpp:28) [267]  (1.81 ns)
	'phi' operation ('phi_ln28', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load', pool/pooling.cpp:28) ('conv_1_out_0_load', pool/pooling.cpp:28) ('conv_1_out_2_load', pool/pooling.cpp:28) [267]  (0 ns)
	'fcmp' operation ('tmp_3', pool/pooling.cpp:28) [274]  (6.79 ns)
	'and' operation ('and_ln28', pool/pooling.cpp:28) [275]  (0 ns)
	'select' operation ('select_ln28', pool/pooling.cpp:28) [276]  (0.978 ns)

 <State 12>: 12.8ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_load_8', pool/pooling.cpp:28) on array 'conv_1_out_1' [646]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_8', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_8', pool/pooling.cpp:28) ('conv_1_out_0_load_8', pool/pooling.cpp:28) ('conv_1_out_2_load_8', pool/pooling.cpp:28) [655]  (1.81 ns)
	'phi' operation ('phi_ln28_8', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_8', pool/pooling.cpp:28) ('conv_1_out_0_load_8', pool/pooling.cpp:28) ('conv_1_out_2_load_8', pool/pooling.cpp:28) [655]  (0 ns)
	'fcmp' operation ('tmp_24', pool/pooling.cpp:28) [662]  (6.79 ns)
	'and' operation ('and_ln28_14', pool/pooling.cpp:28) [663]  (0 ns)
	'select' operation ('select_ln28_8', pool/pooling.cpp:28) [664]  (0.978 ns)

 <State 13>: 12.8ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_load_16', pool/pooling.cpp:28) on array 'conv_1_out_1' [858]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_16', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_16', pool/pooling.cpp:28) ('conv_1_out_0_load_16', pool/pooling.cpp:28) ('conv_1_out_2_load_16', pool/pooling.cpp:28) [867]  (1.81 ns)
	'phi' operation ('phi_ln28_16', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_16', pool/pooling.cpp:28) ('conv_1_out_0_load_16', pool/pooling.cpp:28) ('conv_1_out_2_load_16', pool/pooling.cpp:28) [867]  (0 ns)
	'fcmp' operation ('tmp_46', pool/pooling.cpp:28) [874]  (6.79 ns)
	'and' operation ('and_ln28_28', pool/pooling.cpp:28) [875]  (0 ns)
	'select' operation ('select_ln28_16', pool/pooling.cpp:28) [876]  (0.978 ns)

 <State 14>: 12.8ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_load_24', pool/pooling.cpp:28) on array 'conv_1_out_1' [1070]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_24', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_24', pool/pooling.cpp:28) ('conv_1_out_0_load_24', pool/pooling.cpp:28) ('conv_1_out_2_load_24', pool/pooling.cpp:28) [1079]  (1.81 ns)
	'phi' operation ('phi_ln28_24', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_24', pool/pooling.cpp:28) ('conv_1_out_0_load_24', pool/pooling.cpp:28) ('conv_1_out_2_load_24', pool/pooling.cpp:28) [1079]  (0 ns)
	'fcmp' operation ('tmp_68', pool/pooling.cpp:28) [1086]  (6.79 ns)
	'and' operation ('and_ln28_42', pool/pooling.cpp:28) [1087]  (0 ns)
	'select' operation ('select_ln28_24', pool/pooling.cpp:28) [1088]  (0.978 ns)

 <State 15>: 12.8ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_load_32', pool/pooling.cpp:28) on array 'conv_1_out_1' [1282]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_32', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_32', pool/pooling.cpp:28) ('conv_1_out_0_load_32', pool/pooling.cpp:28) ('conv_1_out_2_load_32', pool/pooling.cpp:28) [1291]  (1.81 ns)
	'phi' operation ('phi_ln28_32', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_32', pool/pooling.cpp:28) ('conv_1_out_0_load_32', pool/pooling.cpp:28) ('conv_1_out_2_load_32', pool/pooling.cpp:28) [1291]  (0 ns)
	'fcmp' operation ('tmp_90', pool/pooling.cpp:28) [1298]  (6.79 ns)
	'and' operation ('and_ln28_56', pool/pooling.cpp:28) [1299]  (0 ns)
	'select' operation ('select_ln28_32', pool/pooling.cpp:28) [1300]  (0.978 ns)

 <State 16>: 12.8ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_load_40', pool/pooling.cpp:28) on array 'conv_1_out_1' [1494]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_40', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_40', pool/pooling.cpp:28) ('conv_1_out_0_load_40', pool/pooling.cpp:28) ('conv_1_out_2_load_40', pool/pooling.cpp:28) [1503]  (1.81 ns)
	'phi' operation ('phi_ln28_40', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_40', pool/pooling.cpp:28) ('conv_1_out_0_load_40', pool/pooling.cpp:28) ('conv_1_out_2_load_40', pool/pooling.cpp:28) [1503]  (0 ns)
	'fcmp' operation ('tmp_112', pool/pooling.cpp:28) [1510]  (6.79 ns)
	'and' operation ('and_ln28_70', pool/pooling.cpp:28) [1511]  (0 ns)
	'select' operation ('select_ln28_40', pool/pooling.cpp:28) [1512]  (0.978 ns)

 <State 17>: 33.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_load_1', pool/pooling.cpp:28) on array 'conv_1_out_1' [279]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_1', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_1', pool/pooling.cpp:28) ('conv_1_out_0_load_1', pool/pooling.cpp:28) ('conv_1_out_2_load_1', pool/pooling.cpp:28) [288]  (1.81 ns)
	'phi' operation ('phi_ln28_1', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_1', pool/pooling.cpp:28) ('conv_1_out_0_load_1', pool/pooling.cpp:28) ('conv_1_out_2_load_1', pool/pooling.cpp:28) [288]  (0 ns)
	'fcmp' operation ('tmp_6', pool/pooling.cpp:28) [302]  (6.79 ns)
	'and' operation ('and_ln28_2', pool/pooling.cpp:28) [303]  (0.978 ns)
	'select' operation ('select_ln28_1', pool/pooling.cpp:28) [304]  (0.698 ns)
	'fcmp' operation ('tmp_9', pool/pooling.cpp:28) [506]  (6.79 ns)
	'and' operation ('and_ln28_4', pool/pooling.cpp:28) [507]  (0.978 ns)
	'select' operation ('select_ln28_2', pool/pooling.cpp:28) [508]  (0.698 ns)
	'fcmp' operation ('tmp_11', pool/pooling.cpp:28) [534]  (6.79 ns)
	'and' operation ('and_ln28_6', pool/pooling.cpp:28) [535]  (0.978 ns)
	'select' operation ('select_ln28_3', pool/pooling.cpp:28) [536]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_3', pool/pooling.cpp:28 on array 'max_pool_1_out_0' [537]  (3.25 ns)

 <State 18>: 22ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_load_5', pool/pooling.cpp:28) on array 'conv_1_out_1' [561]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_5', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_5', pool/pooling.cpp:28) ('conv_1_out_0_load_5', pool/pooling.cpp:28) ('conv_1_out_2_load_5', pool/pooling.cpp:28) [570]  (1.81 ns)
	'phi' operation ('phi_ln28_5', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_5', pool/pooling.cpp:28) ('conv_1_out_0_load_5', pool/pooling.cpp:28) ('conv_1_out_2_load_5', pool/pooling.cpp:28) [570]  (0 ns)
	'fcmp' operation ('tmp_16', pool/pooling.cpp:28) [584]  (6.79 ns)
	'and' operation ('and_ln28_9', pool/pooling.cpp:28) [585]  (0.978 ns)
	'select' operation ('select_ln28_5', pool/pooling.cpp:28) [586]  (0.698 ns)
	'fcmp' operation ('tmp_19', pool/pooling.cpp:28) [612]  (6.79 ns)
	'and' operation ('and_ln28_11', pool/pooling.cpp:28) [613]  (0.978 ns)
	'select' operation ('select_ln28_6', pool/pooling.cpp:28) [614]  (0.698 ns)

 <State 19>: 22ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_load_13', pool/pooling.cpp:28) on array 'conv_1_out_1' [773]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_13', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_13', pool/pooling.cpp:28) ('conv_1_out_0_load_13', pool/pooling.cpp:28) ('conv_1_out_2_load_13', pool/pooling.cpp:28) [782]  (1.81 ns)
	'phi' operation ('phi_ln28_13', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_13', pool/pooling.cpp:28) ('conv_1_out_0_load_13', pool/pooling.cpp:28) ('conv_1_out_2_load_13', pool/pooling.cpp:28) [782]  (0 ns)
	'fcmp' operation ('tmp_38', pool/pooling.cpp:28) [796]  (6.79 ns)
	'and' operation ('and_ln28_23', pool/pooling.cpp:28) [797]  (0.978 ns)
	'select' operation ('select_ln28_13', pool/pooling.cpp:28) [798]  (0.698 ns)
	'fcmp' operation ('tmp_41', pool/pooling.cpp:28) [824]  (6.79 ns)
	'and' operation ('and_ln28_25', pool/pooling.cpp:28) [825]  (0.978 ns)
	'select' operation ('select_ln28_14', pool/pooling.cpp:28) [826]  (0.698 ns)

 <State 20>: 22ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_load_21', pool/pooling.cpp:28) on array 'conv_1_out_1' [985]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_21', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_21', pool/pooling.cpp:28) ('conv_1_out_0_load_21', pool/pooling.cpp:28) ('conv_1_out_2_load_21', pool/pooling.cpp:28) [994]  (1.81 ns)
	'phi' operation ('phi_ln28_21', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_21', pool/pooling.cpp:28) ('conv_1_out_0_load_21', pool/pooling.cpp:28) ('conv_1_out_2_load_21', pool/pooling.cpp:28) [994]  (0 ns)
	'fcmp' operation ('tmp_60', pool/pooling.cpp:28) [1008]  (6.79 ns)
	'and' operation ('and_ln28_37', pool/pooling.cpp:28) [1009]  (0.978 ns)
	'select' operation ('select_ln28_21', pool/pooling.cpp:28) [1010]  (0.698 ns)
	'fcmp' operation ('tmp_63', pool/pooling.cpp:28) [1036]  (6.79 ns)
	'and' operation ('and_ln28_39', pool/pooling.cpp:28) [1037]  (0.978 ns)
	'select' operation ('select_ln28_22', pool/pooling.cpp:28) [1038]  (0.698 ns)

 <State 21>: 22ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_load_29', pool/pooling.cpp:28) on array 'conv_1_out_1' [1197]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_29', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_29', pool/pooling.cpp:28) ('conv_1_out_0_load_29', pool/pooling.cpp:28) ('conv_1_out_2_load_29', pool/pooling.cpp:28) [1206]  (1.81 ns)
	'phi' operation ('phi_ln28_29', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_29', pool/pooling.cpp:28) ('conv_1_out_0_load_29', pool/pooling.cpp:28) ('conv_1_out_2_load_29', pool/pooling.cpp:28) [1206]  (0 ns)
	'fcmp' operation ('tmp_82', pool/pooling.cpp:28) [1220]  (6.79 ns)
	'and' operation ('and_ln28_51', pool/pooling.cpp:28) [1221]  (0.978 ns)
	'select' operation ('select_ln28_29', pool/pooling.cpp:28) [1222]  (0.698 ns)
	'fcmp' operation ('tmp_85', pool/pooling.cpp:28) [1248]  (6.79 ns)
	'and' operation ('and_ln28_53', pool/pooling.cpp:28) [1249]  (0.978 ns)
	'select' operation ('select_ln28_30', pool/pooling.cpp:28) [1250]  (0.698 ns)

 <State 22>: 22ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_load_37', pool/pooling.cpp:28) on array 'conv_1_out_1' [1409]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_37', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_37', pool/pooling.cpp:28) ('conv_1_out_0_load_37', pool/pooling.cpp:28) ('conv_1_out_2_load_37', pool/pooling.cpp:28) [1418]  (1.81 ns)
	'phi' operation ('phi_ln28_37', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_37', pool/pooling.cpp:28) ('conv_1_out_0_load_37', pool/pooling.cpp:28) ('conv_1_out_2_load_37', pool/pooling.cpp:28) [1418]  (0 ns)
	'fcmp' operation ('tmp_104', pool/pooling.cpp:28) [1432]  (6.79 ns)
	'and' operation ('and_ln28_65', pool/pooling.cpp:28) [1433]  (0.978 ns)
	'select' operation ('select_ln28_37', pool/pooling.cpp:28) [1434]  (0.698 ns)
	'fcmp' operation ('tmp_107', pool/pooling.cpp:28) [1460]  (6.79 ns)
	'and' operation ('and_ln28_67', pool/pooling.cpp:28) [1461]  (0.978 ns)
	'select' operation ('select_ln28_38', pool/pooling.cpp:28) [1462]  (0.698 ns)

 <State 23>: 22ns
The critical path consists of the following:
	'load' operation ('conv_1_out_1_load_45', pool/pooling.cpp:28) on array 'conv_1_out_1' [1621]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28_45', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_45', pool/pooling.cpp:28) ('conv_1_out_0_load_45', pool/pooling.cpp:28) ('conv_1_out_2_load_45', pool/pooling.cpp:28) [1630]  (1.81 ns)
	'phi' operation ('phi_ln28_45', pool/pooling.cpp:28) with incoming values : ('conv_1_out_1_load_45', pool/pooling.cpp:28) ('conv_1_out_0_load_45', pool/pooling.cpp:28) ('conv_1_out_2_load_45', pool/pooling.cpp:28) [1630]  (0 ns)
	'fcmp' operation ('tmp_126', pool/pooling.cpp:28) [1644]  (6.79 ns)
	'and' operation ('and_ln28_79', pool/pooling.cpp:28) [1645]  (0.978 ns)
	'select' operation ('select_ln28_45', pool/pooling.cpp:28) [1646]  (0.698 ns)
	'fcmp' operation ('tmp_129', pool/pooling.cpp:28) [1672]  (6.79 ns)
	'and' operation ('and_ln28_81', pool/pooling.cpp:28) [1673]  (0.978 ns)
	'select' operation ('select_ln28_46', pool/pooling.cpp:28) [1674]  (0.698 ns)

 <State 24>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_22', pool/pooling.cpp:28) [640]  (6.79 ns)
	'and' operation ('and_ln28_13', pool/pooling.cpp:28) [641]  (0.978 ns)
	'select' operation ('select_ln28_7', pool/pooling.cpp:28) [642]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_7', pool/pooling.cpp:28 on array 'max_pool_1_out_1' [643]  (3.25 ns)

 <State 25>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_44', pool/pooling.cpp:28) [852]  (6.79 ns)
	'and' operation ('and_ln28_27', pool/pooling.cpp:28) [853]  (0.978 ns)
	'select' operation ('select_ln28_15', pool/pooling.cpp:28) [854]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_15', pool/pooling.cpp:28 on array 'max_pool_1_out_0' [855]  (3.25 ns)

 <State 26>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_66', pool/pooling.cpp:28) [1064]  (6.79 ns)
	'and' operation ('and_ln28_41', pool/pooling.cpp:28) [1065]  (0.978 ns)
	'select' operation ('select_ln28_23', pool/pooling.cpp:28) [1066]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_23', pool/pooling.cpp:28 on array 'max_pool_1_out_2' [1067]  (3.25 ns)

 <State 27>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_88', pool/pooling.cpp:28) [1276]  (6.79 ns)
	'and' operation ('and_ln28_55', pool/pooling.cpp:28) [1277]  (0.978 ns)
	'select' operation ('select_ln28_31', pool/pooling.cpp:28) [1278]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_31', pool/pooling.cpp:28 on array 'max_pool_1_out_1' [1279]  (3.25 ns)

 <State 28>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_110', pool/pooling.cpp:28) [1488]  (6.79 ns)
	'and' operation ('and_ln28_69', pool/pooling.cpp:28) [1489]  (0.978 ns)
	'select' operation ('select_ln28_39', pool/pooling.cpp:28) [1490]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_39', pool/pooling.cpp:28 on array 'max_pool_1_out_0' [1491]  (3.25 ns)

 <State 29>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_132', pool/pooling.cpp:28) [1700]  (6.79 ns)
	'and' operation ('and_ln28_83', pool/pooling.cpp:28) [1701]  (0.978 ns)
	'select' operation ('select_ln28_47', pool/pooling.cpp:28) [1702]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_47', pool/pooling.cpp:28 on array 'max_pool_1_out_2' [1703]  (3.25 ns)

 <State 30>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
