<bibdata type="standard">
  <title type="title-main" format="text/plain">Verilog Register Transfer Level Synthesis</title>
  <title type="main" format="text/plain">Verilog Register Transfer Level Synthesis</title>
  <uri type="src">https://ieeexplore.ieee.org/document/4140792</uri>
  <docidentifier type="IEEE">IEC 62142-2005 First edition 2005-06 IEEE Std 1364.1</docidentifier>
  <docidentifier type="ISBN">978-0-7381-4777-2</docidentifier>
  <docidentifier type="DOI">10.1109/IEEESTD.2005.339572</docidentifier>
  <docnumber>62142-2005</docnumber>
  <date type="created">
    <on>2005</on>
  </date>
  <date type="issued">
    <on>2005</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city>New York</city>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <copyright>
    <from>2005</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <keyword>IEC Standards</keyword>
  <keyword>Verilog</keyword>
  <keyword>Registers</keyword>
</bibdata>