
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Mon Jul 14 04:18:27 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_sparse_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj'.
INFO: [HLS 200-1510] Running: set_top hls_sparse 
INFO: [HLS 200-1510] Running: add_files firmware/hls_sparse.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_sparse.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_sparse_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_sparse_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C SIMULATION *****
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../hls_sparse_test.cpp in debug mode
   Compiling ../../../../firmware/hls_sparse.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
3.10356e-06 3.18756e-07 0.0002064 0.00220389 6.84866e-06 6.04188e-05 1.30523e-09 0.994301 7.94459e-06 0.00320977 
Quantized predictions
0 0 0.00195313 0.0146484 0 0.00488281 0 1 0 0.0634766 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 10.17 seconds. CPU system time: 1.21 seconds. Elapsed time: 11.65 seconds; current allocated memory: 4.078 MB.
***** C SIMULATION COMPLETED IN 0h0m11s *****
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_sparse.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:380:165)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:380:169)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:394:171)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:394:175)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:413:84)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:413:89)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:421:78)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:421:83)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/hls_sparse.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.16 seconds. CPU system time: 1.49 seconds. Elapsed time: 20.74 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 289,214 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 661,097 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 161,270 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 150,433 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:43:0)
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:43:0)
WARNING: [HLS 214-273] In function 'void nnet::softmax<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_activation.h:379:0)
WARNING: [HLS 214-273] In function 'nnet::DenseLatency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:52:0)
WARNING: [HLS 214-273] In function 'nnet::DenseLatency<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>::dense(ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:52:0)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 576, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 576, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1600, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 576, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1600, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1600, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 40, 40, 1, 12>(ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_sparse.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0> mult_for_sparse_conv_kernel3<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 12>(int, int, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 1>(ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_uint<10>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:199:24)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0> mult_for_sparse_conv_kernel3<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 3, 12>(int, int, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 3>(ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_uint<10>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:199:24)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>::dense(ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' into 'hls_sparse(ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:413:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' into 'hls_sparse(ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:421:2)
INFO: [HLS 214-131] Inlining function 'void nnet::softmax<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'hls_sparse(ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:423:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_266_3' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:266:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:252:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:243:23)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_213_1' is marked as complete unroll implied by the pipeline pragma (firmware/hls_sparse.cpp:213:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_3' (firmware/nnet_utils/nnet_activation.h:266:23) in function 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_2' (firmware/nnet_utils/nnet_activation.h:252:23) in function 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_1' (firmware/nnet_utils/nnet_activation.h:243:23) in function 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 64 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 75 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 75 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-188] Unrolling loop 'FillFlatArr' (firmware/hls_sparse.cpp:319:5) in function 'sparse_flatten<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 12>' partially with a factor of 4 (firmware/hls_sparse.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_sparse.cpp:327:9) in function 'sparse_flatten<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 12>' completely with a factor of 3 (firmware/hls_sparse.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'InitFlatArr' (firmware/hls_sparse.cpp:313:5) in function 'sparse_flatten<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 12>' completely with a factor of 75 (firmware/hls_sparse.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'HashOutLoop' (firmware/hls_sparse.cpp:266:5) in function 'sparse_pooling_avg<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 3, 2>' completely with a factor of 12 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_sparse.cpp:274:9) in function 'sparse_pooling_avg<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 3, 2>' completely with a factor of 3 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'HashInLoop' (firmware/hls_sparse.cpp:280:13) in function 'sparse_pooling_avg<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 3, 2>' completely with a factor of 12 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_1' (firmware/hls_sparse.cpp:258:20) in function 'sparse_pooling_avg<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 3, 2>' completely with a factor of 36 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ComputePooledLoc' (firmware/hls_sparse.cpp:246:5) in function 'sparse_pooling_avg<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 3, 2>' completely with a factor of 12 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_1' (firmware/hls_sparse.cpp:213:23) in function 'sparse_relu<ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 12, 3>' completely with a factor of 36 (firmware/hls_sparse.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_sparse.cpp:174:5) in function 'sparse_conv<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 3>' completely with a factor of 12 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_sparse.cpp:179:9) in function 'sparse_conv<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 3>' completely with a factor of 3 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_sparse.cpp:192:13) in function 'sparse_conv<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 3>' completely with a factor of 12 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_sparse.cpp:131:5) in function 'sparse_conv<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 3>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_sparse.cpp:185:13) in function 'sparse_conv<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 3>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'HashOutLoop' (firmware/hls_sparse.cpp:266:5) in function 'sparse_pooling_avg<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 1, 4>' completely with a factor of 12 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_sparse.cpp:274:9) in function 'sparse_pooling_avg<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 1, 4>' completely with a factor of 1 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'HashInLoop' (firmware/hls_sparse.cpp:280:13) in function 'sparse_pooling_avg<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 1, 4>' completely with a factor of 12 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_1' (firmware/hls_sparse.cpp:258:20) in function 'sparse_pooling_avg<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 1, 4>' completely with a factor of 12 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ComputePooledLoc' (firmware/hls_sparse.cpp:246:5) in function 'sparse_pooling_avg<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 1, 4>' completely with a factor of 12 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_1' (firmware/hls_sparse.cpp:213:23) in function 'sparse_relu<ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 12, 1>' completely with a factor of 12 (firmware/hls_sparse.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_sparse.cpp:174:5) in function 'sparse_conv<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 1>' completely with a factor of 12 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_sparse.cpp:179:9) in function 'sparse_conv<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 1>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_sparse.cpp:192:13) in function 'sparse_conv<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 1>' completely with a factor of 12 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_sparse.cpp:131:5) in function 'sparse_conv<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 1>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_sparse.cpp:185:13) in function 'sparse_conv<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 1>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_sparse.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 40, 40, 1, 12>' completely with a factor of 1600 (firmware/hls_sparse.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(config14::accum_t)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.12873)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.12873)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.12873)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>) (.12868)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.12833.12842)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.12859)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.12859)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.12833.12842)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.12833.12842)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.12859)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.12833.12842)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config16>(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'void nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-248] Applying array_partition to 'b14': Complete partitioning on dimension 1. (firmware/weights/b14.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b11': Complete partitioning on dimension 1. (firmware/weights/b11.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'exp_res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_activation.h:249:36)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:372:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:373:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:378:20)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_act1_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:382:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_pool1_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:386:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_pool1_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:387:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:392:20)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_act2_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:396:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_pool2_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:400:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_pool2_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:401:17)
INFO: [HLS 214-248] Applying array_partition to 'flatten_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:406:21)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:411:21)
INFO: [HLS 214-248] Applying array_partition to 'layer13_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:415:15)
INFO: [HLS 214-248] Applying array_partition to 'layer14_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:419:21)
INFO: [HLS 214-248] Applying array_partition to 'layer16_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:343:0)
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'x_in'. The port size might be shrunk or fail cosim as the bit-width after reshape (14400) is larger than 4096
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_sparse.cpp:343:0)
INFO: [HLS 214-364] Automatically inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(config11::accum_t)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:66:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 311.86 seconds. CPU system time: 2.85 seconds. Elapsed time: 335.53 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 17.15 seconds. CPU system time: 0.18 seconds. Elapsed time: 17.42 seconds; current allocated memory: 1.764 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:239) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 13.54 seconds. CPU system time: 0.15 seconds. Elapsed time: 13.98 seconds; current allocated memory: 1.923 GB.
INFO: [XFORM 203-510] Pipelining loop 'FillFlatArr' (firmware/hls_sparse.cpp:319) in function 'sparse_flatten<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 12>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:239) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:262) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_sparse' (firmware/hls_sparse.cpp:54:1), detected/extracted 12 process function(s): 
	 'sparse_input_reduce<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 40, 40, 1, 12>10'
	 'sparse_conv<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 1>'
	 'sparse_relu<ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 12, 1>'
	 'sparse_pooling_avg<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 1, 4>'
	 'sparse_conv<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 3>'
	 'sparse_relu<ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 12, 3>'
	 'sparse_pooling_avg<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 3, 2>'
	 'sparse_flatten<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 12>'
	 'nnet::dense_latency<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>'
	 'nnet::relu<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>'
	 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>'
	 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_sparse.cpp:211:9) to (firmware/hls_sparse.cpp:221:1) in function 'sparse_relu<ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 12, 3>'... converting 109 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_sparse.cpp:211:9) to (firmware/hls_sparse.cpp:221:1) in function 'sparse_relu<ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 12, 1>'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_sparse.cpp:224:32) to (firmware/hls_sparse.cpp:304:1) in function 'sparse_pooling_avg<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 3, 2>'... converting 393 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_sparse.cpp:224:32) to (firmware/hls_sparse.cpp:304:1) in function 'sparse_pooling_avg<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 12, 1, 4>'... converting 133 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_sparse.cpp:207:1) in function 'sparse_conv<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 3>'... converting 4105 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_sparse.cpp:207:1) in function 'sparse_conv<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 1, 1>'... converting 1525 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:217:9) to (firmware/nnet_utils/nnet_activation.h:270:1) in function 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:46:5) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_sparse.cpp:14:21) to (firmware/hls_sparse.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<9, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<6, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_mult.h:17:11)...4321 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_mult.h:33:11)...606 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 131.83 seconds. CPU system time: 0.7 seconds. Elapsed time: 134.61 seconds; current allocated memory: 2.718 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 112.2 seconds. CPU system time: 0.61 seconds. Elapsed time: 112.9 seconds; current allocated memory: 3.495 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_sparse' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<9, 2, 5, 3, 0>, ap_uint<10>, 40, 40, 1, 12>10' to 'sparse_input_reduce_ap_fixed_9_2_5_3_0_ap_uint_10_40_40_1_12_10'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_ufixed,ap_uint,ap_fixed,ap_fixed,12,1,1>' to 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_relu<ap_ufixed<9, 2, 4, 0, 0>, ap_ufixed<6, 2, 4, 0, 0>, 12, 1>' to 'sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_pooling_avg<ap_ufixed,ap_ufixed<6,2,4,0,0>,ap_uint<10>,12,1,4>' to 'sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_1_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_ufixed,ap_ufixed,ap_uint,ap_fixed,ap_fixed,12,1,3>' to 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_relu<ap_ufixed<9, 2, 4, 0, 0>, ap_ufixed<6, 2, 4, 0, 0>, 12, 3>' to 'sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_pooling_avg<ap_ufixed,ap_ufixed<6,2,4,0,0>,ap_uint<10>,12,3,2>' to 'sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_flatten<ap_ufixed<6, 2, 4, 0, 0>, ap_uint<10>, 5, 5, 3, 12>' to 'sparse_flatten_ap_ufixed_6_2_4_0_0_ap_uint_10_5_5_3_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<6, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>' to 'dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<20, 9, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config13>' to 'relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 8, 5, 3, 0>, config14>' to 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.98 seconds. CPU system time: 0.24 seconds. Elapsed time: 16.15 seconds; current allocated memory: 3.526 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 3.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_9_2_5_3_0_ap_uint_10_40_40_1_12_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_9_2_5_3_0_ap_uint_10_40_40_1_12_10' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_sparse.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_sparse.cpp:47->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_9_2_5_3_0_ap_uint_10_40_40_1_12_10' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_sparse.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_sparse.cpp:47->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 611.99 seconds. CPU system time: 0.85 seconds. Elapsed time: 613.94 seconds; current allocated memory: 4.317 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15.41 seconds. CPU system time: 0.09 seconds. Elapsed time: 16.03 seconds; current allocated memory: 4.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 41.65 seconds. CPU system time: 0.15 seconds. Elapsed time: 42.14 seconds; current allocated memory: 4.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.73 seconds; current allocated memory: 4.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sparse_relu<ap_ufixed<9, 2, 4, 0, 0>, ap_ufixed<6, 2, 4, 0, 0>, 12, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'sparse_relu<ap_ufixed<9, 2, 4, 0, 0>, ap_ufixed<6, 2, 4, 0, 0>, 12, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.2 seconds; current allocated memory: 4.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_1_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.61 seconds. CPU system time: 0 seconds. Elapsed time: 5.27 seconds; current allocated memory: 4.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 4.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 72.32 seconds. CPU system time: 0.09 seconds. Elapsed time: 72.84 seconds; current allocated memory: 4.332 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 17.65 seconds. CPU system time: 0.08 seconds. Elapsed time: 18.07 seconds; current allocated memory: 4.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sparse_relu<ap_ufixed<9, 2, 4, 0, 0>, ap_ufixed<6, 2, 4, 0, 0>, 12, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'sparse_relu<ap_ufixed<9, 2, 4, 0, 0>, ap_ufixed<6, 2, 4, 0, 0>, 12, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.97 seconds. CPU system time: 0.11 seconds. Elapsed time: 4.68 seconds; current allocated memory: 4.332 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 4.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.84 seconds; current allocated memory: 4.332 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 4.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_flatten_ap_ufixed_6_2_4_0_0_ap_uint_10_5_5_3_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FillFlatArr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'FillFlatArr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 14.59 seconds; current allocated memory: 4.332 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.92 seconds; current allocated memory: 4.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<6, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'dense_latency<ap_ufixed<6, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 69.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 70.42 seconds; current allocated memory: 4.332 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 45.68 seconds. CPU system time: 0.25 seconds. Elapsed time: 46.33 seconds; current allocated memory: 4.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<20, 9, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<20, 9, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 10.93 seconds; current allocated memory: 4.694 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 8, 5, 3, 0>, config14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 8, 5, 3, 0>, config14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.75 seconds; current allocated memory: 4.694 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.1 seconds; current allocated memory: 4.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.11 seconds; current allocated memory: 4.694 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_sparse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.843 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'hls_sparse' consists of the following:
	'call' operation ('call_ret719', firmware/hls_sparse.cpp:408) to 'sparse_flatten<ap_ufixed<6, 2, 4, 0, 0>, ap_uint<10>, 5, 5, 3, 12>' [417]  (3.843 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.65 seconds; current allocated memory: 4.694 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.72 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.02 seconds; current allocated memory: 4.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.54 seconds; current allocated memory: 4.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_9_2_5_3_0_ap_uint_10_40_40_1_12_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_input_reduce_ap_fixed_9_2_5_3_0_ap_uint_10_40_40_1_12_10' is 14406 from HDL expression: (~((x_in_ap_vld == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mux_1600_11_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_9_2_5_3_0_ap_uint_10_40_40_1_12_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.84 seconds. CPU system time: 0.09 seconds. Elapsed time: 10.64 seconds; current allocated memory: 4.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_9s_6s_15_1_1': 132 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.09 seconds. CPU system time: 0.77 seconds. Elapsed time: 13.14 seconds; current allocated memory: 4.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 22.35 seconds. CPU system time: 0.64 seconds. Elapsed time: 23.84 seconds; current allocated memory: 5.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_1_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_1_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.13 seconds; current allocated memory: 5.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_6s_3ns_9_1_1': 396 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.99 seconds. CPU system time: 0.23 seconds. Elapsed time: 7.76 seconds; current allocated memory: 5.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 50.72 seconds. CPU system time: 1.23 seconds. Elapsed time: 52.93 seconds; current allocated memory: 5.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.76 seconds; current allocated memory: 5.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_flatten_ap_ufixed_6_2_4_0_0_ap_uint_10_5_5_3_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_flatten_ap_ufixed_6_2_4_0_0_ap_uint_10_5_5_3_12_s' pipeline 'FillFlatArr' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'FillFlatArr' in module 'sparse_flatten_ap_ufixed_6_2_4_0_0_ap_uint_10_5_5_3_12_s', because the estimated Stream Port Number is 80, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-100] Generating core module 'mux_9_4_5_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_9_4_7_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_flatten_ap_ufixed_6_2_4_0_0_ap_uint_10_5_5_3_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.36 seconds. CPU system time: 0.18 seconds. Elapsed time: 9.5 seconds; current allocated memory: 5.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s' pipeline 'dense_latency<ap_ufixed<6, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>' pipeline type 'function pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'dense_latency<ap_ufixed<6, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>' in module 'dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s'. Estimated max control fanout for pipeline is 22270.
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s' is 11084 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_10_1_1': 83 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5s_11_1_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_11_1_1': 269 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6s_12_1_1': 201 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.74 seconds. CPU system time: 0.17 seconds. Elapsed time: 10.22 seconds; current allocated memory: 5.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 49.55 seconds. CPU system time: 0.91 seconds. Elapsed time: 51 seconds; current allocated memory: 6.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s' pipeline 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 8, 5, 3, 0>, config14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_10_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5s_11_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_11_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6s_12_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.18 seconds. CPU system time: 0.21 seconds. Elapsed time: 5.44 seconds; current allocated memory: 6.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_AUTO_1R' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_ROM_AUTO_1R' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s' pipeline 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_18s_17ns_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.88 seconds. CPU system time: 0.22 seconds. Elapsed time: 7.9 seconds; current allocated memory: 6.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_sparse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_sparse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_sparse'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c38_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c39_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c40_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c41_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c42_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c43_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c44_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c45_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c46_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c47_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c48_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c49_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c50_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c51_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c52_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c53_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c54_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c55_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c56_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c57_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c58_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c59_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c60_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c61_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_1_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_2_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_3_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_4_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_5_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_6_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_7_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_8_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_9_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_10_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_11_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_U(hls_sparse_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_1_U(hls_sparse_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_2_U(hls_sparse_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_3_U(hls_sparse_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_4_U(hls_sparse_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_5_U(hls_sparse_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_6_U(hls_sparse_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_7_U(hls_sparse_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_8_U(hls_sparse_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_9_U(hls_sparse_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_10_U(hls_sparse_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_11_U(hls_sparse_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_c62_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_1_c63_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_2_c64_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_3_c65_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_4_c66_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_5_c67_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_6_c68_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_7_c69_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_8_c70_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_9_c71_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_10_c72_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_11_c73_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_12_c74_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_13_c75_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_14_c76_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_15_c77_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_16_c78_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_17_c79_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_18_c80_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_19_c81_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_20_c82_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_21_c83_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_22_c84_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_23_c85_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_1_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_2_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_3_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_4_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_5_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_6_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_7_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_8_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_9_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_10_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_11_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_12_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_13_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_14_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_15_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_16_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_17_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_18_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_19_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_20_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_21_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_22_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_23_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_15_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_16_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_17_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_18_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_19_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_20_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_21_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_22_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_23_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_24_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_25_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_26_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_27_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_28_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_29_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_30_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_31_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_32_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_33_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_34_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_35_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_1_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_2_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_3_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_4_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_5_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_6_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_7_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_8_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_9_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_10_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_11_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_12_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_13_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_14_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_15_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_16_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_17_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_18_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_19_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_20_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_21_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_22_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_23_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_24_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_25_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_26_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_27_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_28_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_29_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_30_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_31_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_32_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_33_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_34_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_35_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_1_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_2_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_3_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_4_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_5_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_6_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_7_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_8_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_9_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_10_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_11_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_12_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_13_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_14_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_15_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_16_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_17_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_18_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_19_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_20_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_21_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_22_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_23_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_24_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_25_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_26_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_27_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_28_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_29_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_30_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_31_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_32_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_33_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_34_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_35_U(hls_sparse_fifo_w5_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_1_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_2_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_3_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_4_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_5_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_6_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_7_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_8_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_9_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_10_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_11_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_12_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_13_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_14_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_15_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_16_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_17_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_18_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_19_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_20_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_21_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_22_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_23_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_1_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_2_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_3_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_4_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_5_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_6_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_7_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_8_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_9_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_10_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_11_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_12_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_13_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_14_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_15_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_16_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_17_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_18_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_19_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_20_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_21_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_22_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_23_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_24_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_25_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_26_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_27_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_28_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_29_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_30_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_31_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_32_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_33_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_34_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_35_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_36_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_37_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_38_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_39_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_40_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_41_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_42_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_43_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_44_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_45_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_46_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_47_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_48_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_49_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_50_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_51_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_52_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_53_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_54_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_55_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_56_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_57_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_58_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_59_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_60_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_61_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_62_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_63_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_64_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_65_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_66_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_67_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_68_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_69_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_70_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_71_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_72_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_73_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_74_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_1_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_2_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_3_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_4_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_5_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_6_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_7_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_8_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_9_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_10_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_11_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_12_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_13_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_14_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_15_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_16_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_17_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_18_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_19_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_20_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_21_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_22_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_23_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_24_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_25_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_26_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_27_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_28_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_29_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_30_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_31_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_32_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_33_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_34_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_35_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_36_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_37_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_38_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_39_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_40_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_41_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_42_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_43_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_44_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_45_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_46_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_47_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_48_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_49_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_50_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_51_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_52_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_53_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_54_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_55_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_56_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_57_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_58_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_59_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_60_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_61_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_62_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_63_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_1_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_2_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_3_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_4_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_5_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_6_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_7_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_8_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_9_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_10_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_11_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_12_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_13_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_14_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_15_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_16_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_17_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_18_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_19_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_20_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_21_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_22_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_23_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_24_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_25_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_26_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_27_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_28_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_29_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_30_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_31_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_32_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_33_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_34_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_35_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_36_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_37_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_38_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_39_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_40_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_41_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_42_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_43_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_44_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_45_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_46_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_47_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_48_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_49_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_50_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_51_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_52_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_53_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_54_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_55_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_56_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_57_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_58_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_59_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_60_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_61_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_62_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_63_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_1_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_2_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_3_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_4_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_5_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_6_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_7_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_8_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_9_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.52 seconds. CPU system time: 0.32 seconds. Elapsed time: 89.77 seconds; current allocated memory: 6.494 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 99.46 seconds. CPU system time: 0.51 seconds. Elapsed time: 100.26 seconds; current allocated memory: 6.515 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 18.31 seconds. CPU system time: 0.12 seconds. Elapsed time: 18.45 seconds; current allocated memory: 6.563 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_sparse.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_sparse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 260.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1864.24 seconds. CPU system time: 14.27 seconds. Elapsed time: 2027.33 seconds; current allocated memory: 5.110 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h33m47s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-1510] Running: add_files -tb hls_sparse_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'hls_sparse_test.cpp' to the project
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_hls_sparse.cpp
   Compiling hls_sparse.cpp_pre.cpp.tb.cpp
   Compiling hls_sparse_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_hls_sparse_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Processing input 0
Predictions
3.10356e-06 3.18756e-07 0.0002064 0.00220389 6.84866e-06 6.04188e-05 1.30523e-09 0.994301 7.94459e-06 0.00320977 
Quantized predictions
0 0 0.00195313 0.0146484 0 0.00488281 0 1 0 0.0634766 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 316.16 seconds. CPU system time: 8.3 seconds. Elapsed time: 332.54 seconds; current allocated memory: 4.238 MB.
INFO: [COSIM 212-302] Starting C TB testing ...  
Processing input 0
Predictions
3.10356e-06 3.18756e-07 0.0002064 0.00220389 6.84866e-06 6.04188e-05 1.30523e-09 0.994301 7.94459e-06 0.00320977 
Quantized predictions
0 0 0.00195313 0.0146484 0 0.00488281 0 1 0 0.0634766 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_hls_sparse_top glbl -Oenable_linking_all_libraries -prj hls_sparse.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s hls_sparse -debug all 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hls_sparse_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_operator_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_operator_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_input_reduce_ap_fixed_9_2_5_3_0_ap_uint_10_40_40_1_12_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_input_reduce_ap_fixed_9_2_5_3_0_ap_uint_10_40_40_1_12_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_1_4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_1_4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_flatten_ap_ufixed_6_2_4_0_0_ap_uint_10_5_5_3_12_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_flatten_ap_ufixed_6_2_4_0_0_ap_uint_10_5_5_3_12_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_frp_fifoout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_frp_fifoout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_frp_pipeline_valid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_frp_pipeline_valid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_9s_6s_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_9s_6s_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6s_3ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6s_3ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_6s_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_6s_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_6ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_6ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_5s_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_5s_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_5ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_5ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_6s_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_6s_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_18s_17ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_18s_17ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w9_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w9_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w9_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w6_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w6_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w6_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w6_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w6_d3_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w6_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w3_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w3_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w3_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w10_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w10_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w10_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w10_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w10_d3_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w10_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w5_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w5_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w5_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w7_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w7_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w7_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w20_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w20_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w20_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w18_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w18_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w18_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mux_1600_11_6_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mux_1600_11_6_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mux_9_4_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mux_9_4_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mux_9_4_5_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mux_9_4_5_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27521]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27548]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27575]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27602]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27629]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27656]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27683]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27710]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27737]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27764]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27791]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27818]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27845]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27872]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27899]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27926]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27953]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:27980]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28007]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28034]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28061]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28088]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28115]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28142]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28169]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28196]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28223]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28250]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28277]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28304]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28331]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28358]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28385]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28412]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28439]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28466]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28493]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28520]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28547]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28574]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28601]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28628]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28655]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28682]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28709]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28736]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28763]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28790]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28817]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28844]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28871]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28898]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28925]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28952]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:28979]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29006]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29033]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29060]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29087]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29114]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29141]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29168]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29195]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29222]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.hls_sparse_operator_s
Compiling module xil_defaultlib.hls_sparse_mux_1600_11_6_1_1(ID=...
Compiling module xil_defaultlib.hls_sparse_sparse_input_reduce_a...
Compiling module xil_defaultlib.hls_sparse_mul_9s_6s_15_1_1(NUM_...
Compiling module xil_defaultlib.hls_sparse_sparse_conv_ap_fixed_...
Compiling module xil_defaultlib.hls_sparse_sparse_relu_ap_ufixed...
Compiling module xil_defaultlib.hls_sparse_sparse_pooling_avg_ap...
Compiling module xil_defaultlib.hls_sparse_mul_6s_3ns_9_1_1(NUM_...
Compiling module xil_defaultlib.hls_sparse_sparse_conv_ap_ufixed...
Compiling module xil_defaultlib.hls_sparse_sparse_relu_ap_ufixed...
Compiling module xil_defaultlib.hls_sparse_sparse_pooling_avg_ap...
Compiling module xil_defaultlib.hls_sparse_mux_9_4_7_1_1(ID=1,di...
Compiling module xil_defaultlib.hls_sparse_mux_9_4_5_1_1(ID=1,di...
Compiling module xil_defaultlib.hls_sparse_flow_control_loop_pip...
Compiling module xil_defaultlib.hls_sparse_sparse_flatten_ap_ufi...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_6s_12_1_1(NUM...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_6ns_11_1_1(NU...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_5s_11_1_1(NUM...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_5ns_10_1_1(NU...
Compiling module xil_defaultlib.hls_sparse_frp_pipeline_valid_de...
Compiling module xil_defaultlib.hls_sparse_frp_fifoout(BlockingT...
Compiling module xil_defaultlib.hls_sparse_dense_latency_ap_ufix...
Compiling module xil_defaultlib.hls_sparse_relu_ap_fixed_20_9_5_...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_6s_11_1_1(NUM...
Compiling module xil_defaultlib.hls_sparse_dense_latency_ap_ufix...
Compiling module xil_defaultlib.hls_sparse_softmax_stable_ap_fix...
Compiling module xil_defaultlib.hls_sparse_softmax_stable_ap_fix...
Compiling module xil_defaultlib.hls_sparse_mul_18s_17ns_26_1_1(N...
Compiling module xil_defaultlib.hls_sparse_softmax_stable_ap_fix...
Compiling module xil_defaultlib.hls_sparse_fifo_w9_d2_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w9_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w6_d2_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w6_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w6_d3_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w6_d3_S
Compiling module xil_defaultlib.hls_sparse_fifo_w3_d2_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w3_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w10_d2_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w10_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w10_d3_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w10_d3_S
Compiling module xil_defaultlib.hls_sparse_fifo_w5_d2_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w5_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w7_d2_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w7_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w20_d2_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w20_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w18_d2_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w18_d2_S
Compiling module xil_defaultlib.hls_sparse
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_hls_sparse_top
Compiling module work.glbl
Built simulation snapshot hls_sparse

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/hls_sparse/xsim_script.tcl
# xsim {hls_sparse} -view {{hls_sparse_dataflow_ana.wcfg}} -tclbatch {hls_sparse.tcl} -protoinst {hls_sparse.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file hls_sparse.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse//AESL_inst_hls_sparse_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_U0/relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0/sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_U0/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_flatten_ap_ufixed_6_2_4_0_0_ap_uint_10_5_5_3_12_U0/sparse_flatten_ap_ufixed_6_2_4_0_0_ap_uint_10_5_5_3_12_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_input_reduce_ap_fixed_9_2_5_3_0_ap_uint_10_40_40_1_12_10_U0/sparse_input_reduce_ap_fixed_9_2_5_3_0_ap_uint_10_40_40_1_12_10_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_1_4_U0/sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_1_4_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_U0/sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_1_U0/sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_3_U0/sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_3_U0_activity
Time resolution is 1 ps
open_wave_config hls_sparse_dataflow_ana.wcfg
source hls_sparse.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_9_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_8_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_7_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_6_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_5_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_4_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_3_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_0_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_9 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_8 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_7 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_6 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_5 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_4 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_3 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_2 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_1 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/x_in_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/x_in -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_start -into $blocksiggroup
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_done -into $blocksiggroup
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_ready -into $blocksiggroup
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_hls_sparse_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_sparse_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_sparse_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_9 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_x_in -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_hls_sparse_top/layer16_out_9_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_8_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_9 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_8 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_7 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_6 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_5 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_4 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_3 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_2 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_1 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_hls_sparse_top/x_in_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/x_in -into $tb_return_group -radix hex
## save_wave_config hls_sparse.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 100 [0.00%] @ "113000"
// RTL Simulation : 1 / 100 [52.27%] @ "553000"
// RTL Simulation : 2 / 100 [52.27%] @ "753000"
// RTL Simulation : 3 / 100 [52.27%] @ "953000"
// RTL Simulation : 4 / 100 [52.27%] @ "1153000"
// RTL Simulation : 5 / 100 [52.27%] @ "1353000"
// RTL Simulation : 6 / 100 [52.27%] @ "1553000"
// RTL Simulation : 7 / 100 [52.27%] @ "1753000"
// RTL Simulation : 8 / 100 [52.27%] @ "1953000"
// RTL Simulation : 9 / 100 [52.27%] @ "2153000"
// RTL Simulation : 10 / 100 [52.27%] @ "2353000"
// RTL Simulation : 11 / 100 [52.27%] @ "2553000"
// RTL Simulation : 12 / 100 [52.27%] @ "2753000"
// RTL Simulation : 13 / 100 [52.27%] @ "2953000"
// RTL Simulation : 14 / 100 [52.27%] @ "3153000"
// RTL Simulation : 15 / 100 [52.27%] @ "3353000"
// RTL Simulation : 16 / 100 [52.27%] @ "3553000"
// RTL Simulation : 17 / 100 [52.27%] @ "3753000"
// RTL Simulation : 18 / 100 [52.27%] @ "3953000"
// RTL Simulation : 19 / 100 [52.27%] @ "4153000"
// RTL Simulation : 20 / 100 [52.27%] @ "4353000"
// RTL Simulation : 21 / 100 [52.27%] @ "4553000"
// RTL Simulation : 22 / 100 [52.27%] @ "4753000"
// RTL Simulation : 23 / 100 [52.27%] @ "4953000"
// RTL Simulation : 24 / 100 [52.27%] @ "5153000"
// RTL Simulation : 25 / 100 [52.27%] @ "5353000"
// RTL Simulation : 26 / 100 [52.27%] @ "5553000"
// RTL Simulation : 27 / 100 [52.27%] @ "5753000"
// RTL Simulation : 28 / 100 [52.27%] @ "5953000"
// RTL Simulation : 29 / 100 [52.27%] @ "6153000"
// RTL Simulation : 30 / 100 [52.27%] @ "6353000"
// RTL Simulation : 31 / 100 [52.27%] @ "6553000"
// RTL Simulation : 32 / 100 [52.27%] @ "6753000"
// RTL Simulation : 33 / 100 [52.27%] @ "6953000"
// RTL Simulation : 34 / 100 [52.27%] @ "7153000"
// RTL Simulation : 35 / 100 [52.27%] @ "7353000"
// RTL Simulation : 36 / 100 [52.27%] @ "7553000"
// RTL Simulation : 37 / 100 [52.27%] @ "7753000"
// RTL Simulation : 38 / 100 [52.27%] @ "7953000"
// RTL Simulation : 39 / 100 [52.27%] @ "8153000"
// RTL Simulation : 40 / 100 [52.27%] @ "8353000"
// RTL Simulation : 41 / 100 [52.27%] @ "8553000"
// RTL Simulation : 42 / 100 [52.27%] @ "8753000"
// RTL Simulation : 43 / 100 [52.27%] @ "8953000"
// RTL Simulation : 44 / 100 [52.27%] @ "9153000"
// RTL Simulation : 45 / 100 [52.27%] @ "9353000"
// RTL Simulation : 46 / 100 [52.27%] @ "9553000"
// RTL Simulation : 47 / 100 [52.27%] @ "9753000"
// RTL Simulation : 48 / 100 [52.27%] @ "9953000"
// RTL Simulation : 49 / 100 [52.27%] @ "10153000"
// RTL Simulation : 50 / 100 [52.27%] @ "10353000"
// RTL Simulation : 51 / 100 [52.27%] @ "10553000"
// RTL Simulation : 52 / 100 [52.27%] @ "10753000"
// RTL Simulation : 53 / 100 [52.27%] @ "10953000"
// RTL Simulation : 54 / 100 [52.27%] @ "11153000"
// RTL Simulation : 55 / 100 [52.27%] @ "11353000"
// RTL Simulation : 56 / 100 [52.27%] @ "11553000"
// RTL Simulation : 57 / 100 [52.27%] @ "11753000"
// RTL Simulation : 58 / 100 [52.27%] @ "11953000"
// RTL Simulation : 59 / 100 [52.27%] @ "12153000"
// RTL Simulation : 60 / 100 [52.27%] @ "12353000"
// RTL Simulation : 61 / 100 [52.27%] @ "12553000"
// RTL Simulation : 62 / 100 [52.27%] @ "12753000"
// RTL Simulation : 63 / 100 [52.27%] @ "12953000"
// RTL Simulation : 64 / 100 [52.27%] @ "13153000"
// RTL Simulation : 65 / 100 [52.27%] @ "13353000"
// RTL Simulation : 66 / 100 [52.27%] @ "13553000"
// RTL Simulation : 67 / 100 [52.27%] @ "13753000"
// RTL Simulation : 68 / 100 [52.27%] @ "13953000"
// RTL Simulation : 69 / 100 [52.27%] @ "14153000"
// RTL Simulation : 70 / 100 [52.27%] @ "14353000"
// RTL Simulation : 71 / 100 [52.27%] @ "14553000"
// RTL Simulation : 72 / 100 [52.27%] @ "14753000"
// RTL Simulation : 73 / 100 [52.27%] @ "14953000"
// RTL Simulation : 74 / 100 [52.27%] @ "15153000"
// RTL Simulation : 75 / 100 [52.27%] @ "15353000"
// RTL Simulation : 76 / 100 [52.27%] @ "15553000"
// RTL Simulation : 77 / 100 [52.27%] @ "15753000"
// RTL Simulation : 78 / 100 [52.27%] @ "15953000"
// RTL Simulation : 79 / 100 [52.27%] @ "16153000"
// RTL Simulation : 80 / 100 [52.27%] @ "16353000"
// RTL Simulation : 81 / 100 [52.27%] @ "16553000"
// RTL Simulation : 82 / 100 [52.27%] @ "16753000"
// RTL Simulation : 83 / 100 [52.27%] @ "16953000"
// RTL Simulation : 84 / 100 [52.27%] @ "17153000"
// RTL Simulation : 85 / 100 [52.27%] @ "17353000"
// RTL Simulation : 86 / 100 [52.27%] @ "17553000"
// RTL Simulation : 87 / 100 [52.27%] @ "17753000"
// RTL Simulation : 88 / 100 [52.27%] @ "17953000"
// RTL Simulation : 89 / 100 [52.27%] @ "18153000"
// RTL Simulation : 90 / 100 [52.27%] @ "18353000"
// RTL Simulation : 91 / 100 [52.27%] @ "18553000"
// RTL Simulation : 92 / 100 [52.27%] @ "18753000"
// RTL Simulation : 93 / 100 [52.27%] @ "18953000"
// RTL Simulation : 94 / 100 [52.27%] @ "19153000"
// RTL Simulation : 95 / 100 [52.27%] @ "19353000"
// RTL Simulation : 96 / 100 [52.27%] @ "19553000"
// RTL Simulation : 97 / 100 [52.27%] @ "19753000"
// RTL Simulation : 98 / 100 [52.27%] @ "19953000"
// RTL Simulation : 99 / 100 [52.27%] @ "20153000"
// RTL Simulation : 100 / 100 [100.00%] @ "20353000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 20382500 ps : File "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/sim/verilog/hls_sparse.autotb.v" Line 840
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3633.738 ; gain = 0.000 ; free physical = 441752 ; free virtual = 791899
## quit
INFO: xsimkernel Simulation Memory Usage: 229996 KB (Peak: 251284 KB), Simulation CPU Usage: 14350 ms
INFO: [Common 17-206] Exiting xsim at Mon Jul 14 05:00:12 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Processing input 0
Predictions
3.10356e-06 3.18756e-07 0.0002064 0.00220389 6.84866e-06 6.04188e-05 1.30523e-09 0.994301 7.94459e-06 0.00320977 
Quantized predictions
0 0 0.00195313 0.0146484 0 0.00488281 0 1 0 0.0634766 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO:
Report time       : Mon 14 Jul 2025 04:58:05 AM UTC.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

***** C/RTL SIMULATION COMPLETED IN 0h7m44s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_sparse"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2408.305 ; gain = 114.992 ; free physical = 441415 ; free virtual = 794743
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_sparse -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 89824
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_frp_pipeline_valid.v:72]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.918 ; gain = 499.535 ; free physical = 440345 ; free virtual = 793924
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].v1_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].v1_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].v1_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element incr_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_frp_pipeline_valid.v:112]
WARNING: [Synth 8-6014] Unused sequential element ap_done_reg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29259]
WARNING: [Synth 8-6014] Unused sequential element ap_return_0_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29271]
WARNING: [Synth 8-6014] Unused sequential element ap_return_10_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29298]
WARNING: [Synth 8-6014] Unused sequential element ap_return_11_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29325]
WARNING: [Synth 8-6014] Unused sequential element ap_return_12_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29352]
WARNING: [Synth 8-6014] Unused sequential element ap_return_13_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29379]
WARNING: [Synth 8-6014] Unused sequential element ap_return_14_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29406]
WARNING: [Synth 8-6014] Unused sequential element ap_return_15_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29433]
WARNING: [Synth 8-6014] Unused sequential element ap_return_16_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29460]
WARNING: [Synth 8-6014] Unused sequential element ap_return_17_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29487]
WARNING: [Synth 8-6014] Unused sequential element ap_return_18_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29514]
WARNING: [Synth 8-6014] Unused sequential element ap_return_19_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29541]
WARNING: [Synth 8-6014] Unused sequential element ap_return_1_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29568]
WARNING: [Synth 8-6014] Unused sequential element ap_return_20_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29595]
WARNING: [Synth 8-6014] Unused sequential element ap_return_21_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29622]
WARNING: [Synth 8-6014] Unused sequential element ap_return_22_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29632]
WARNING: [Synth 8-6014] Unused sequential element ap_return_23_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29659]
WARNING: [Synth 8-6014] Unused sequential element ap_return_24_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29686]
WARNING: [Synth 8-6014] Unused sequential element ap_return_25_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29713]
WARNING: [Synth 8-6014] Unused sequential element ap_return_26_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29740]
WARNING: [Synth 8-6014] Unused sequential element ap_return_27_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29767]
WARNING: [Synth 8-6014] Unused sequential element ap_return_28_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29794]
WARNING: [Synth 8-6014] Unused sequential element ap_return_29_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29821]
WARNING: [Synth 8-6014] Unused sequential element ap_return_2_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29848]
WARNING: [Synth 8-6014] Unused sequential element ap_return_30_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29875]
WARNING: [Synth 8-6014] Unused sequential element ap_return_31_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29902]
WARNING: [Synth 8-6014] Unused sequential element ap_return_32_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29929]
WARNING: [Synth 8-6014] Unused sequential element ap_return_33_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29956]
WARNING: [Synth 8-6014] Unused sequential element ap_return_34_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29983]
WARNING: [Synth 8-6014] Unused sequential element ap_return_35_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30010]
WARNING: [Synth 8-6014] Unused sequential element ap_return_36_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30037]
WARNING: [Synth 8-6014] Unused sequential element ap_return_37_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30064]
WARNING: [Synth 8-6014] Unused sequential element ap_return_38_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30091]
WARNING: [Synth 8-6014] Unused sequential element ap_return_39_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30118]
WARNING: [Synth 8-6014] Unused sequential element ap_return_3_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30145]
WARNING: [Synth 8-6014] Unused sequential element ap_return_40_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30172]
WARNING: [Synth 8-6014] Unused sequential element ap_return_41_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30199]
WARNING: [Synth 8-6014] Unused sequential element ap_return_42_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30226]
WARNING: [Synth 8-6014] Unused sequential element ap_return_43_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30253]
WARNING: [Synth 8-6014] Unused sequential element ap_return_44_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30280]
WARNING: [Synth 8-6014] Unused sequential element ap_return_45_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30307]
WARNING: [Synth 8-6014] Unused sequential element ap_return_46_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30334]
WARNING: [Synth 8-6014] Unused sequential element ap_return_47_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30361]
WARNING: [Synth 8-6014] Unused sequential element ap_return_48_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30388]
WARNING: [Synth 8-6014] Unused sequential element ap_return_49_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30415]
WARNING: [Synth 8-6014] Unused sequential element ap_return_4_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30442]
WARNING: [Synth 8-6014] Unused sequential element ap_return_50_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30469]
WARNING: [Synth 8-6014] Unused sequential element ap_return_51_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30496]
WARNING: [Synth 8-6014] Unused sequential element ap_return_52_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30523]
WARNING: [Synth 8-6014] Unused sequential element ap_return_53_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30550]
WARNING: [Synth 8-6014] Unused sequential element ap_return_54_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30577]
WARNING: [Synth 8-6014] Unused sequential element ap_return_55_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30604]
WARNING: [Synth 8-6014] Unused sequential element ap_return_56_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30631]
WARNING: [Synth 8-6014] Unused sequential element ap_return_57_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30658]
WARNING: [Synth 8-6014] Unused sequential element ap_return_58_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30685]
WARNING: [Synth 8-6014] Unused sequential element ap_return_59_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30712]
WARNING: [Synth 8-6014] Unused sequential element ap_return_5_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30739]
WARNING: [Synth 8-6014] Unused sequential element ap_return_60_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30766]
WARNING: [Synth 8-6014] Unused sequential element ap_return_61_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30793]
WARNING: [Synth 8-6014] Unused sequential element ap_return_62_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30820]
WARNING: [Synth 8-6014] Unused sequential element ap_return_63_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30847]
WARNING: [Synth 8-6014] Unused sequential element ap_return_6_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30874]
WARNING: [Synth 8-6014] Unused sequential element ap_return_7_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30901]
WARNING: [Synth 8-6014] Unused sequential element ap_return_8_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30928]
WARNING: [Synth 8-6014] Unused sequential element ap_return_9_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30955]
WARNING: [Synth 8-6014] Unused sequential element ap_return_0_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68172]
WARNING: [Synth 8-6014] Unused sequential element ap_return_1_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68173]
WARNING: [Synth 8-6014] Unused sequential element ap_return_2_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68174]
WARNING: [Synth 8-6014] Unused sequential element ap_return_3_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68175]
WARNING: [Synth 8-6014] Unused sequential element ap_return_4_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68176]
WARNING: [Synth 8-6014] Unused sequential element ap_return_5_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68177]
WARNING: [Synth 8-6014] Unused sequential element ap_return_6_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68178]
WARNING: [Synth 8-6014] Unused sequential element ap_return_7_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68179]
WARNING: [Synth 8-6014] Unused sequential element ap_return_8_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68180]
WARNING: [Synth 8-6014] Unused sequential element ap_return_9_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68181]
WARNING: [Synth 8-6014] Unused sequential element ap_return_10_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68182]
WARNING: [Synth 8-6014] Unused sequential element ap_return_11_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68183]
WARNING: [Synth 8-6014] Unused sequential element ap_return_12_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68184]
WARNING: [Synth 8-6014] Unused sequential element ap_return_13_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68185]
WARNING: [Synth 8-6014] Unused sequential element ap_return_14_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68186]
WARNING: [Synth 8-6014] Unused sequential element ap_return_15_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68187]
WARNING: [Synth 8-6014] Unused sequential element ap_return_16_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68188]
WARNING: [Synth 8-6014] Unused sequential element ap_return_17_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68189]
WARNING: [Synth 8-6014] Unused sequential element ap_return_18_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68190]
WARNING: [Synth 8-6014] Unused sequential element ap_return_19_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68191]
WARNING: [Synth 8-6014] Unused sequential element ap_return_20_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68192]
WARNING: [Synth 8-6014] Unused sequential element ap_return_22_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68193]
WARNING: [Synth 8-6014] Unused sequential element ap_return_23_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68194]
WARNING: [Synth 8-6014] Unused sequential element ap_return_24_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68195]
WARNING: [Synth 8-6014] Unused sequential element ap_return_25_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68196]
WARNING: [Synth 8-6014] Unused sequential element ap_return_26_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68197]
WARNING: [Synth 8-6014] Unused sequential element ap_return_27_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68198]
WARNING: [Synth 8-6014] Unused sequential element ap_return_28_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68199]
WARNING: [Synth 8-6014] Unused sequential element ap_return_29_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68200]
WARNING: [Synth 8-6014] Unused sequential element ap_return_30_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68201]
WARNING: [Synth 8-6014] Unused sequential element ap_return_31_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:68202]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port ap_start in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[3] in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[2] in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[1] in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[0] in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port pf_all_done in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port exitcond in module hls_sparse_frp_pipeline_valid is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module hls_sparse_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:44 ; elapsed = 00:02:12 . Memory (MB): peak = 4534.672 ; gain = 2102.289 ; free physical = 420535 ; free virtual = 778527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:02:20 . Memory (MB): peak = 4534.672 ; gain = 2102.289 ; free physical = 420542 ; free virtual = 778531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:02:20 . Memory (MB): peak = 4542.676 ; gain = 2110.293 ; free physical = 420556 ; free virtual = 778545
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:05 ; elapsed = 00:03:27 . Memory (MB): peak = 4916.395 ; gain = 2484.012 ; free physical = 420671 ; free virtual = 778178
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   20 Bit       Adders := 17    
	   6 Input   20 Bit       Adders := 5     
	   5 Input   20 Bit       Adders := 25    
	   3 Input   20 Bit       Adders := 14    
	   2 Input   20 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 67    
	   4 Input   19 Bit       Adders := 12    
	   5 Input   19 Bit       Adders := 19    
	   2 Input   19 Bit       Adders := 7     
	   6 Input   19 Bit       Adders := 1     
	   7 Input   19 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 75    
	   5 Input   18 Bit       Adders := 21    
	   4 Input   18 Bit       Adders := 30    
	   3 Input   18 Bit       Adders := 21    
	   6 Input   18 Bit       Adders := 6     
	   7 Input   18 Bit       Adders := 3     
	   4 Input   17 Bit       Adders := 17    
	   2 Input   17 Bit       Adders := 166   
	   3 Input   17 Bit       Adders := 85    
	   5 Input   17 Bit       Adders := 16    
	   8 Input   17 Bit       Adders := 1     
	   6 Input   17 Bit       Adders := 7     
	   9 Input   17 Bit       Adders := 1     
	   7 Input   17 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 145   
	   2 Input   16 Bit       Adders := 371   
	   4 Input   16 Bit       Adders := 45    
	   5 Input   16 Bit       Adders := 16    
	   7 Input   16 Bit       Adders := 1     
	   6 Input   16 Bit       Adders := 5     
	   3 Input   15 Bit       Adders := 99    
	   2 Input   15 Bit       Adders := 484   
	   5 Input   15 Bit       Adders := 16    
	   4 Input   15 Bit       Adders := 34    
	   7 Input   15 Bit       Adders := 4     
	   6 Input   15 Bit       Adders := 5     
	   2 Input   14 Bit       Adders := 409   
	   3 Input   14 Bit       Adders := 116   
	   4 Input   14 Bit       Adders := 22    
	   5 Input   14 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 709   
	   3 Input   13 Bit       Adders := 69    
	   5 Input   13 Bit       Adders := 4     
	   4 Input   13 Bit       Adders := 9     
	   6 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 539   
	   2 Input   12 Bit       Adders := 421   
	   4 Input   12 Bit       Adders := 19    
	   5 Input   12 Bit       Adders := 2     
	   7 Input   12 Bit       Adders := 1     
	   6 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 641   
	   2 Input   11 Bit       Adders := 402   
	   4 Input   11 Bit       Adders := 18    
	   5 Input   11 Bit       Adders := 4     
	   6 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 802   
	   3 Input   10 Bit       Adders := 276   
	   4 Input   10 Bit       Adders := 6     
	   5 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 584   
	   3 Input    9 Bit       Adders := 320   
	   4 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 559   
	   3 Input    8 Bit       Adders := 4     
	   3 Input    7 Bit       Adders := 273   
	   2 Input    7 Bit       Adders := 744   
	   2 Input    6 Bit       Adders := 376   
	   2 Input    5 Bit       Adders := 36    
	   2 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 64    
	   2 Input    3 Bit       Adders := 236   
	   2 Input    2 Bit       Adders := 882   
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4763  
+---Registers : 
	               20 Bit    Registers := 128   
	               18 Bit    Registers := 44    
	               17 Bit    Registers := 85    
	               16 Bit    Registers := 123   
	               15 Bit    Registers := 221   
	               14 Bit    Registers := 240   
	               13 Bit    Registers := 152   
	               12 Bit    Registers := 354   
	               11 Bit    Registers := 95    
	               10 Bit    Registers := 243   
	                9 Bit    Registers := 2332  
	                8 Bit    Registers := 397   
	                7 Bit    Registers := 290   
	                6 Bit    Registers := 1427  
	                5 Bit    Registers := 84    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 158   
	                2 Bit    Registers := 442   
	                1 Bit    Registers := 4306  
+---ROMs : 
	                    ROMs := 11    
+---Muxes : 
	   2 Input   22 Bit        Muxes := 64    
	   2 Input   20 Bit        Muxes := 64    
	   2 Input   18 Bit        Muxes := 49    
	   2 Input   16 Bit        Muxes := 20    
	   2 Input   12 Bit        Muxes := 2910  
	   2 Input   11 Bit        Muxes := 88    
	   2 Input   10 Bit        Muxes := 75    
	   2 Input    9 Bit        Muxes := 3236  
	   2 Input    8 Bit        Muxes := 4794  
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 496   
	   2 Input    6 Bit        Muxes := 6639  
	   3 Input    6 Bit        Muxes := 528   
	   7 Input    6 Bit        Muxes := 3     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 266   
	   3 Input    5 Bit        Muxes := 132   
	   2 Input    4 Bit        Muxes := 265   
	   3 Input    4 Bit        Muxes := 132   
	   2 Input    3 Bit        Muxes := 84    
	   2 Input    2 Bit        Muxes := 558   
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3891  
	   9 Input    1 Bit        Muxes := 128   
	   4 Input    1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_414_reg_72314_reg' and it is trimmed from '15' to '9' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14439]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_408_reg_72254_reg' and it is trimmed from '15' to '9' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14436]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_416_reg_72334_reg' and it is trimmed from '15' to '9' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14440]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_406_reg_72234_reg' and it is trimmed from '15' to '9' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14435]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_404_reg_72214_reg' and it is trimmed from '15' to '9' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14434]
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i_i1815_i_i_reg_102554_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_reg_102324_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i1501_i_i_reg_102634_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_102834_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_102839_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_102839_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_102839_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_102839_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_102839_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_102839_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_102839_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_102839_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_102839_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_102839_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_102839_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_102839_reg[10]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_102839_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[4]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[10]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_102859_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_102854_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_reg_102844_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_102769_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_102779_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_102779_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_102769_reg[4]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_102779_reg[4]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_102769_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_102779_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_102769_reg[6]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_102769_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_102779_reg[6]' (FDE) to 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_102779_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_102769_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_102779_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_102769_reg[8]' (FDE) to 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_102769_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_102779_reg[8]' (FDE) to 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_102779_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_102769_reg[10]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_102779_reg[10]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_1_reg_102769_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_102779_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i935_i935_i_i_reg_102774_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i933_i933_i_i_reg_102764_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_102709_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_102719_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_102719_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_102749_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_102759_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_102759_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_102709_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_102709_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_102719_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_102719_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_102749_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_102749_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_102759_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_102759_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_102709_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_102719_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_102749_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_102749_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_102759_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_102759_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_102709_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_102719_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_102749_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_102759_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_102709_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_102719_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_102749_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_102759_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_102709_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_102709_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_102719_reg[8]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_102719_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_102749_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_102749_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_102759_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_102759_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_102709_reg[10]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_102719_reg[10]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_102749_reg[10]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_102759_reg[10]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_102709_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_102719_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_102749_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_102759_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_reg_102754_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_reg_102744_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_reg_102714_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_102704_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_102569_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_1_reg_102579_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_1_reg_102579_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_102569_reg[4]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_1_reg_102579_reg[4]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_102569_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_102569_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_1_reg_102579_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_1_reg_102579_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_102569_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_1_reg_102579_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_102569_reg[7]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_102569_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_1_reg_102579_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_1_reg_102579_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_102569_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_1_reg_102579_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_102569_reg[10]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_1_reg_102579_reg[10]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i1733_i_i_1_reg_102569_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_1_reg_102579_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_102574_reg[8]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i1733_i_i_reg_102564_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i_i1733_i_i_reg_102564_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i1175_i_i_i_reg_102074_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34206_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i1249_i_i_i_reg_102054_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34146_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i_i2522_i_1_reg_103009_reg[11] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_102369_reg[3]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i_i_i_1_reg_102189_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i2523_i_i_1_reg_102379_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i_i2523_i_i_1_reg_102379_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i705_i705_i_i_1_reg_102829_reg[3]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i_i_i_1_reg_102189_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i2054_i_1_reg_103129_reg[3]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i_i_i_1_reg_102189_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i_i2056_i_1_reg_103139_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i_i_i_i2056_i_1_reg_103139_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i1980_i_1_reg_103149_reg[3]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i_i_i_1_reg_102189_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i2521_i_i_1_reg_102369_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i705_i_i_i_1_reg_102189_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34126_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i1093_i1093_i_i_reg_102724_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34038_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i_i_i1888_i_reg_103164_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34226_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34196_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i779_i779_i_i_reg_102804_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34351_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i1093_i_i_i_reg_102084_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i147_i147_i_i148_i_reg_103614_reg[8] )
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_400_reg_72148_reg' and it is trimmed from '15' to '9' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14432]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_402_reg_72194_reg' and it is trimmed from '15' to '9' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14433]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_410_reg_72274_reg' and it is trimmed from '15' to '9' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14437]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_412_reg_72294_reg' and it is trimmed from '15' to '9' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_s/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s.v:14438]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_1921_reg_157284_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_1411_reg_146029_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_1349_reg_146009_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_1257_reg_150969_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_2192_reg_155666_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_1225_reg_156984_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_767_reg_143796_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_2681_reg_149658_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_2333_reg_148672_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln196_reg_140416_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_1985_reg_147686_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_1369_reg_151221_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln58_2645_reg_11721679_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sext_ln17_969_reg_11719488_reg[13] )
WARNING: [Synth 8-3917] design hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB4 has port O166[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sext_ln17_961_reg_11717357_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mult_584_reg_11719483_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sext_ln17_935_reg_11716100_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp3821_reg_11719341_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln73_504_reg_11716481_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln58_937_reg_11720314_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln73_1_reg_11715267_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp1828_reg_11720684_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_ln73_16_reg_269258_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln58_2251_reg_11719026_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_2251_reg_11719026_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_423_reg_11715525_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln73_285_reg_11715752_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_370_reg_11715520_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_91_reg_11715591_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln73_118_reg_11715452_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln73_404_reg_11716122_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp1595_reg_11720534_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp1595_reg_11720534_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln73_1098_reg_11719579_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp2432_reg_11718821_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln73_424_reg_11716186_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln73_1170_reg_11719609_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln73_375_reg_11715985_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln73_1013_reg_148514_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln58_3791_reg_149208_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln73_89_reg_148609_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln58_3641_reg_149083_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln58_3564_reg_148708_reg[12] )
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port if_fifo_cap[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port if_fifo_cap[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O221[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O221[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O221[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O223[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O223[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O223[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O225[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O225[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O225[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O227[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O227[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O227[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O229[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O229[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O229[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O231[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O231[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O231[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O233[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O233[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O233[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O235[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O235[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O235[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O237[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O237[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O237[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O239[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O239[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O239[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O241[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O241[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O241[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O243[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O243[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O243[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O245[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O245[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O245[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O247[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O247[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O247[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O249[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O249[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O249[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O251[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O251[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O251[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O253[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O253[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O253[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O255[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O255[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O255[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O257[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O257[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O257[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O259[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O259[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O259[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O261[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O261[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O261[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O263[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O263[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O263[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O265[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O265[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB0 has port O265[0] driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_3_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_U0/\sub_ln295_reg_18862_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_U0/\select_ln251_reg_17165_reg[9] )
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port if_fifo_cap[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port if_fifo_cap[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O376[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O376[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O376[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O378[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O378[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O378[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O380[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O380[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O380[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O382[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O382[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O382[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O384[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O384[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O384[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O386[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O386[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O386[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O388[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O388[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O388[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O390[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O390[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB1 has port O390[0] driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_1_4_U0/\trunc_ln251_40_reg_8132_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_1_4_U0/\trunc_ln251_67_reg_8295_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_1_4_U0/\trunc_ln251_43_reg_8215_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_c62_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_1_c63_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_2_c64_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_3_c65_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_4_c66_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_5_c67_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_6_c68_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_7_c69_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_8_c70_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_9_c71_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_10_c72_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_11_c73_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_12_c74_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_13_c75_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_14_c76_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_15_c77_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_16_c78_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_17_c79_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_18_c80_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_19_c81_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_20_c82_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_21_c83_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_22_c84_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_23_c85_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_c62_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_1_c63_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_2_c64_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_3_c65_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_4_c66_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_5_c67_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_6_c68_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_7_c69_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_8_c70_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_hash_pool1_out_9_c71_channel_U/U_hls_sparse_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1789/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1789/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1789/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1789/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1789/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1789/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1789/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1790/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1790/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1790/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1790/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1790/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1790/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1790/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1791/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1791/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1791/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1791/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1791/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1791/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1791/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1792/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1792/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1792/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1792/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1792/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1792/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1792/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1793/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1793/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1793/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1793/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1793/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1793/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1793/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1794/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1794/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1794/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1794/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1794/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1794/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1794/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1795/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1795/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1795/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1795/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1795/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1795/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1795/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1796/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1796/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1796/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1796/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1796/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1796/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1796/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1797/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1797/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1797/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1797/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1797/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1797/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1797/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U1798/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U1798/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1798/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U1798/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1798/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U1798/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U1798/tmp_product.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:50 ; elapsed = 00:07:16 . Memory (MB): peak = 5074.961 ; gain = 2642.578 ; free physical = 420570 ; free virtual = 777433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:27 ; elapsed = 00:07:56 . Memory (MB): peak = 5074.961 ; gain = 2642.578 ; free physical = 417726 ; free virtual = 774778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_2_3/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/invert_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:54 ; elapsed = 00:08:23 . Memory (MB): peak = 5086.887 ; gain = 2654.504 ; free physical = 420542 ; free virtual = 777436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/invert_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:28 ; elapsed = 00:08:58 . Memory (MB): peak = 5217.949 ; gain = 2785.566 ; free physical = 420320 ; free virtual = 777206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:29 ; elapsed = 00:09:00 . Memory (MB): peak = 5217.949 ; gain = 2785.566 ; free physical = 420366 ; free virtual = 777251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:52 ; elapsed = 00:09:22 . Memory (MB): peak = 5217.949 ; gain = 2785.566 ; free physical = 420363 ; free virtual = 776984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:53 ; elapsed = 00:09:23 . Memory (MB): peak = 5217.949 ; gain = 2785.566 ; free physical = 420351 ; free virtual = 776971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:03 ; elapsed = 00:09:34 . Memory (MB): peak = 5217.949 ; gain = 2785.566 ; free physical = 420362 ; free virtual = 776747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:04 ; elapsed = 00:09:35 . Memory (MB): peak = 5217.949 ; gain = 2785.566 ; free physical = 420352 ; free virtual = 776684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | fifo_reg[3]    | 22     | 22         | 22     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   | 12130|
|3     |DSP48E2  |    10|
|4     |LUT1     |  4138|
|5     |LUT2     | 32510|
|6     |LUT3     | 24127|
|7     |LUT4     | 33392|
|8     |LUT5     | 26143|
|9     |LUT6     | 62857|
|10    |MUXF7    |   511|
|11    |RAMB18E2 |     6|
|12    |SRL16E   |  1792|
|13    |FDRE     | 54586|
|14    |FDSE     |  3382|
|15    |IBUF     | 14404|
|16    |OBUF     |   173|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                |Module                                                                                      |Cells  |
+------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------+
|1     |top                                                                     |                                                                                            | 270162|
|2     |  dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0     |hls_sparse_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s                 |  12939|
|3     |    mul_6ns_5ns_10_1_1_U1700                                            |hls_sparse_mul_6ns_5ns_10_1_1_1622                                                          |      1|
|4     |    mul_6ns_5ns_10_1_1_U1708                                            |hls_sparse_mul_6ns_5ns_10_1_1_1623                                                          |      1|
|5     |    mul_6ns_5ns_10_1_1_U1699                                            |hls_sparse_mul_6ns_5ns_10_1_1_1621                                                          |      1|
|6     |    mul_6ns_5ns_10_1_1_U1709                                            |hls_sparse_mul_6ns_5ns_10_1_1_1624                                                          |      1|
|7     |    mul_6ns_5ns_10_1_1_U1720                                            |hls_sparse_mul_6ns_5ns_10_1_1_1625                                                          |      1|
|8     |    mul_6ns_6ns_11_1_1_U1671                                            |hls_sparse_mul_6ns_6ns_11_1_1_1626                                                          |      1|
|9     |    mul_6ns_5ns_10_1_1_U1695                                            |hls_sparse_mul_6ns_5ns_10_1_1_1620                                                          |      1|
|10    |    mul_6ns_6ns_11_1_1_U1678                                            |hls_sparse_mul_6ns_6ns_11_1_1_1628                                                          |      1|
|11    |    mul_6ns_6ns_11_1_1_U1680                                            |hls_sparse_mul_6ns_6ns_11_1_1_1629                                                          |      1|
|12    |    mul_6ns_6ns_11_1_1_U1676                                            |hls_sparse_mul_6ns_6ns_11_1_1_1627                                                          |     56|
|13    |    mul_6ns_6ns_11_1_1_U1681                                            |hls_sparse_mul_6ns_6ns_11_1_1_1630                                                          |     47|
|14    |    mul_6ns_6ns_11_1_1_U1682                                            |hls_sparse_mul_6ns_6ns_11_1_1_1631                                                          |     22|
|15    |    mul_6ns_6ns_11_1_1_U1683                                            |hls_sparse_mul_6ns_6ns_11_1_1_1632                                                          |      1|
|16    |    mul_6ns_6ns_11_1_1_U1684                                            |hls_sparse_mul_6ns_6ns_11_1_1_1633                                                          |      1|
|17    |    mul_6ns_6ns_11_1_1_U1688                                            |hls_sparse_mul_6ns_6ns_11_1_1_1634                                                          |      8|
|18    |    mul_6ns_6ns_11_1_1_U1691                                            |hls_sparse_mul_6ns_6ns_11_1_1_1635                                                          |     45|
|19    |    mul_6ns_6ns_11_1_1_U1696                                            |hls_sparse_mul_6ns_6ns_11_1_1_1636                                                          |      1|
|20    |    mul_6ns_6ns_11_1_1_U1702                                            |hls_sparse_mul_6ns_6ns_11_1_1_1637                                                          |      1|
|21    |    mul_6ns_6ns_11_1_1_U1704                                            |hls_sparse_mul_6ns_6ns_11_1_1_1638                                                          |      1|
|22    |    mul_6ns_6ns_11_1_1_U1705                                            |hls_sparse_mul_6ns_6ns_11_1_1_1639                                                          |     59|
|23    |    mul_6ns_6ns_11_1_1_U1706                                            |hls_sparse_mul_6ns_6ns_11_1_1_1640                                                          |     49|
|24    |    mul_6ns_6ns_11_1_1_U1707                                            |hls_sparse_mul_6ns_6ns_11_1_1_1641                                                          |     34|
|25    |    mul_6ns_6ns_11_1_1_U1710                                            |hls_sparse_mul_6ns_6ns_11_1_1_1642                                                          |      1|
|26    |    mul_6ns_6ns_11_1_1_U1711                                            |hls_sparse_mul_6ns_6ns_11_1_1_1643                                                          |      7|
|27    |    mul_6ns_6ns_11_1_1_U1713                                            |hls_sparse_mul_6ns_6ns_11_1_1_1644                                                          |      1|
|28    |    mul_6ns_6ns_11_1_1_U1714                                            |hls_sparse_mul_6ns_6ns_11_1_1_1645                                                          |      1|
|29    |    mul_6ns_6ns_11_1_1_U1717                                            |hls_sparse_mul_6ns_6ns_11_1_1_1646                                                          |      1|
|30    |    mul_6ns_6ns_11_1_1_U1718                                            |hls_sparse_mul_6ns_6ns_11_1_1_1647                                                          |      2|
|31    |    mul_6ns_6ns_11_1_1_U1721                                            |hls_sparse_mul_6ns_6ns_11_1_1_1648                                                          |      1|
|32    |    mul_6ns_6ns_11_1_1_U1722                                            |hls_sparse_mul_6ns_6ns_11_1_1_1649                                                          |      1|
|33    |    mul_6ns_6ns_11_1_1_U1723                                            |hls_sparse_mul_6ns_6ns_11_1_1_1650                                                          |      1|
|34    |    mul_6ns_6s_11_1_1_U1690                                             |hls_sparse_mul_6ns_6s_11_1_1                                                                |      1|
|35    |    mul_6ns_6s_12_1_1_U1670                                             |hls_sparse_mul_6ns_6s_12_1_1_1651                                                           |     59|
|36    |    mul_6ns_6s_12_1_1_U1672                                             |hls_sparse_mul_6ns_6s_12_1_1_1652                                                           |      1|
|37    |    mul_6ns_6s_12_1_1_U1673                                             |hls_sparse_mul_6ns_6s_12_1_1_1653                                                           |      1|
|38    |    mul_6ns_6s_12_1_1_U1674                                             |hls_sparse_mul_6ns_6s_12_1_1_1654                                                           |     85|
|39    |    mul_6ns_6s_12_1_1_U1677                                             |hls_sparse_mul_6ns_6s_12_1_1_1655                                                           |      1|
|40    |    mul_6ns_6s_12_1_1_U1679                                             |hls_sparse_mul_6ns_6s_12_1_1_1656                                                           |     70|
|41    |    mul_6ns_6s_12_1_1_U1686                                             |hls_sparse_mul_6ns_6s_12_1_1_1657                                                           |      1|
|42    |    mul_6ns_6s_12_1_1_U1687                                             |hls_sparse_mul_6ns_6s_12_1_1_1658                                                           |      1|
|43    |    mul_6ns_6s_12_1_1_U1689                                             |hls_sparse_mul_6ns_6s_12_1_1_1659                                                           |     53|
|44    |    mul_6ns_6s_12_1_1_U1692                                             |hls_sparse_mul_6ns_6s_12_1_1_1660                                                           |     19|
|45    |    mul_6ns_6s_12_1_1_U1693                                             |hls_sparse_mul_6ns_6s_12_1_1_1661                                                           |      1|
|46    |    mul_6ns_6s_12_1_1_U1694                                             |hls_sparse_mul_6ns_6s_12_1_1_1662                                                           |     36|
|47    |    mul_6ns_6s_12_1_1_U1701                                             |hls_sparse_mul_6ns_6s_12_1_1_1663                                                           |     51|
|48    |    mul_6ns_6s_12_1_1_U1712                                             |hls_sparse_mul_6ns_6s_12_1_1_1664                                                           |     69|
|49    |    mul_6ns_6s_12_1_1_U1715                                             |hls_sparse_mul_6ns_6s_12_1_1_1665                                                           |     43|
|50    |    mul_6ns_6s_12_1_1_U1719                                             |hls_sparse_mul_6ns_6s_12_1_1_1666                                                           |     61|
|51    |  dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0     |hls_sparse_dense_latency_ap_ufixed_6_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s                 |  97661|
|52    |    pf_ap_return_63_U                                                   |hls_sparse_frp_fifoout__1                                                                   |     65|
|53    |    pf_ap_return_62_U                                                   |hls_sparse_frp_fifoout__2                                                                   |     65|
|54    |    pf_ap_return_61_U                                                   |hls_sparse_frp_fifoout__3                                                                   |     65|
|55    |    pf_ap_return_60_U                                                   |hls_sparse_frp_fifoout__4                                                                   |     65|
|56    |    pf_ap_return_58_U                                                   |hls_sparse_frp_fifoout__5                                                                   |     65|
|57    |    pf_ap_return_57_U                                                   |hls_sparse_frp_fifoout__6                                                                   |     65|
|58    |    frp_pipeline_valid_U                                                |hls_sparse_frp_pipeline_valid                                                               |      9|
|59    |    pf_ap_return_0_U                                                    |hls_sparse_frp_fifoout__7                                                                   |     65|
|60    |    pf_ap_return_1_U                                                    |hls_sparse_frp_fifoout__8                                                                   |     65|
|61    |    pf_ap_return_2_U                                                    |hls_sparse_frp_fifoout__9                                                                   |     65|
|62    |    pf_ap_return_3_U                                                    |hls_sparse_frp_fifoout__10                                                                  |     65|
|63    |    pf_ap_return_4_U                                                    |hls_sparse_frp_fifoout__11                                                                  |     65|
|64    |    pf_ap_return_5_U                                                    |hls_sparse_frp_fifoout__12                                                                  |     65|
|65    |    pf_ap_return_6_U                                                    |hls_sparse_frp_fifoout__13                                                                  |     65|
|66    |    pf_ap_return_7_U                                                    |hls_sparse_frp_fifoout__14                                                                  |     65|
|67    |    pf_ap_return_8_U                                                    |hls_sparse_frp_fifoout__15                                                                  |     65|
|68    |    pf_ap_return_9_U                                                    |hls_sparse_frp_fifoout__16                                                                  |     65|
|69    |    pf_ap_return_10_U                                                   |hls_sparse_frp_fifoout__17                                                                  |     65|
|70    |    pf_ap_return_11_U                                                   |hls_sparse_frp_fifoout__18                                                                  |     65|
|71    |    pf_ap_return_12_U                                                   |hls_sparse_frp_fifoout__19                                                                  |     65|
|72    |    pf_ap_return_13_U                                                   |hls_sparse_frp_fifoout__20                                                                  |     65|
|73    |    pf_ap_return_14_U                                                   |hls_sparse_frp_fifoout__21                                                                  |     65|
|74    |    pf_ap_return_15_U                                                   |hls_sparse_frp_fifoout__22                                                                  |     65|
|75    |    pf_ap_return_16_U                                                   |hls_sparse_frp_fifoout__23                                                                  |     65|
|76    |    pf_ap_return_17_U                                                   |hls_sparse_frp_fifoout__24                                                                  |     65|
|77    |    pf_ap_return_18_U                                                   |hls_sparse_frp_fifoout__25                                                                  |     65|
|78    |    pf_ap_return_19_U                                                   |hls_sparse_frp_fifoout__26                                                                  |     65|
|79    |    pf_ap_return_20_U                                                   |hls_sparse_frp_fifoout__27                                                                  |     65|
|80    |    pf_ap_return_21_U                                                   |hls_sparse_frp_fifoout__28                                                                  |     65|
|81    |    pf_ap_return_22_U                                                   |hls_sparse_frp_fifoout__29                                                                  |     65|
|82    |    pf_ap_return_23_U                                                   |hls_sparse_frp_fifoout__30                                                                  |     65|
|83    |    pf_ap_return_24_U                                                   |hls_sparse_frp_fifoout__31                                                                  |     65|
|84    |    pf_ap_return_25_U                                                   |hls_sparse_frp_fifoout__32                                                                  |     65|
|85    |    pf_ap_return_26_U                                                   |hls_sparse_frp_fifoout__33                                                                  |     65|
|86    |    pf_ap_return_27_U                                                   |hls_sparse_frp_fifoout__34                                                                  |     65|
|87    |    pf_ap_return_28_U                                                   |hls_sparse_frp_fifoout__35                                                                  |     65|
|88    |    pf_ap_return_29_U                                                   |hls_sparse_frp_fifoout__36                                                                  |     65|
|89    |    pf_ap_return_30_U                                                   |hls_sparse_frp_fifoout__37                                                                  |     65|
|90    |    pf_ap_return_31_U                                                   |hls_sparse_frp_fifoout__38                                                                  |     65|
|91    |    pf_ap_return_32_U                                                   |hls_sparse_frp_fifoout__39                                                                  |     65|
|92    |    pf_ap_return_33_U                                                   |hls_sparse_frp_fifoout__40                                                                  |     65|
|93    |    pf_ap_return_34_U                                                   |hls_sparse_frp_fifoout__41                                                                  |     65|
|94    |    pf_ap_return_35_U                                                   |hls_sparse_frp_fifoout__42                                                                  |     65|
|95    |    pf_ap_return_36_U                                                   |hls_sparse_frp_fifoout__43                                                                  |     65|
|96    |    pf_ap_return_37_U                                                   |hls_sparse_frp_fifoout__44                                                                  |     65|
|97    |    pf_ap_return_38_U                                                   |hls_sparse_frp_fifoout__45                                                                  |     65|
|98    |    pf_ap_return_39_U                                                   |hls_sparse_frp_fifoout__46                                                                  |     65|
|99    |    pf_ap_return_40_U                                                   |hls_sparse_frp_fifoout__47                                                                  |     65|
|100   |    pf_ap_return_41_U                                                   |hls_sparse_frp_fifoout__48                                                                  |     65|
|101   |    pf_ap_return_42_U                                                   |hls_sparse_frp_fifoout__49                                                                  |     65|
|102   |    pf_ap_return_43_U                                                   |hls_sparse_frp_fifoout__50                                                                  |     65|
|103   |    pf_ap_return_44_U                                                   |hls_sparse_frp_fifoout__51                                                                  |     65|
|104   |    pf_ap_return_45_U                                                   |hls_sparse_frp_fifoout__52                                                                  |     65|
|105   |    pf_ap_return_46_U                                                   |hls_sparse_frp_fifoout__53                                                                  |     65|
|106   |    pf_ap_return_47_U                                                   |hls_sparse_frp_fifoout__54                                                                  |     65|
|107   |    pf_ap_return_48_U                                                   |hls_sparse_frp_fifoout__55                                                                  |     65|
|108   |    pf_ap_return_49_U                                                   |hls_sparse_frp_fifoout__56                                                                  |     65|
|109   |    pf_ap_return_50_U                                                   |hls_sparse_frp_fifoout__57                                                                  |     65|
|110   |    pf_ap_return_51_U                                                   |hls_sparse_frp_fifoout__58                                                                  |     65|
|111   |    pf_ap_return_52_U                                                   |hls_sparse_frp_fifoout__59                                                                  |     65|
|112   |    pf_ap_return_53_U                                                   |hls_sparse_frp_fifoout__60                                                                  |     65|
|113   |    pf_ap_return_54_U                                                   |hls_sparse_frp_fifoout__61                                                                  |     65|
|114   |    pf_ap_return_55_U                                                   |hls_sparse_frp_fifoout__62                                                                  |     65|
|115   |    pf_ap_return_56_U                                                   |hls_sparse_frp_fifoout__63                                                                  |     65|
|116   |    pf_ap_return_59_U                                                   |hls_sparse_frp_fifoout                                                                      |     65|
|117   |    mul_6ns_5ns_10_1_1_U1025                                            |hls_sparse_mul_6ns_5ns_10_1_1_1122                                                          |      1|
|118   |    mul_6ns_5ns_10_1_1_U1044                                            |hls_sparse_mul_6ns_5ns_10_1_1_1125                                                          |      1|
|119   |    mul_6ns_5ns_10_1_1_U1061                                            |hls_sparse_mul_6ns_5ns_10_1_1_1131                                                          |      1|
|120   |    mul_6ns_5ns_10_1_1_U982                                             |hls_sparse_mul_6ns_5ns_10_1_1_1191                                                          |      1|
|121   |    mul_6ns_6ns_11_1_1_U1064                                            |hls_sparse_mul_6ns_6ns_11_1_1_1214                                                          |      1|
|122   |    mul_6ns_5ns_10_1_1_U1349                                            |hls_sparse_mul_6ns_5ns_10_1_1_1162                                                          |      1|
|123   |    mul_6ns_6ns_11_1_1_U1136                                            |hls_sparse_mul_6ns_6ns_11_1_1_1242                                                          |      1|
|124   |    mul_6ns_5ns_10_1_1_U1015                                            |hls_sparse_mul_6ns_5ns_10_1_1_1118                                                          |      1|
|125   |    mul_6ns_5ns_10_1_1_U1114                                            |hls_sparse_mul_6ns_5ns_10_1_1_1134                                                          |      1|
|126   |    mul_6ns_5ns_10_1_1_U1163                                            |hls_sparse_mul_6ns_5ns_10_1_1_1145                                                          |      1|
|127   |    mul_6ns_5ns_10_1_1_U1279                                            |hls_sparse_mul_6ns_5ns_10_1_1_1153                                                          |      1|
|128   |    mul_6ns_5ns_10_1_1_U1444                                            |hls_sparse_mul_6ns_5ns_10_1_1_1169                                                          |      1|
|129   |    mul_6ns_5ns_10_1_1_U1450                                            |hls_sparse_mul_6ns_5ns_10_1_1_1170                                                          |      1|
|130   |    mul_6ns_5ns_10_1_1_U1478                                            |hls_sparse_mul_6ns_5ns_10_1_1_1174                                                          |      1|
|131   |    mul_6ns_5ns_10_1_1_U1508                                            |hls_sparse_mul_6ns_5ns_10_1_1_1179                                                          |      1|
|132   |    mul_6ns_5ns_10_1_1_U970                                             |hls_sparse_mul_6ns_5ns_10_1_1_1189                                                          |      1|
|133   |    mul_6ns_5ns_10_1_1_U988                                             |hls_sparse_mul_6ns_5ns_10_1_1_1192                                                          |      1|
|134   |    mul_6ns_5ns_10_1_1_U1027                                            |hls_sparse_mul_6ns_5ns_10_1_1_1123                                                          |      1|
|135   |    mul_6ns_5ns_10_1_1_U1138                                            |hls_sparse_mul_6ns_5ns_10_1_1_1138                                                          |      1|
|136   |    mul_6ns_5ns_10_1_1_U1468                                            |hls_sparse_mul_6ns_5ns_10_1_1_1173                                                          |      1|
|137   |    mul_6ns_5ns_10_1_1_U1054                                            |hls_sparse_mul_6ns_5ns_10_1_1_1128                                                          |      1|
|138   |    mul_6ns_5ns_10_1_1_U1307                                            |hls_sparse_mul_6ns_5ns_10_1_1_1155                                                          |      1|
|139   |    mul_6ns_5ns_10_1_1_U1482                                            |hls_sparse_mul_6ns_5ns_10_1_1_1175                                                          |      1|
|140   |    mul_6ns_5ns_10_1_1_U1488                                            |hls_sparse_mul_6ns_5ns_10_1_1_1176                                                          |      1|
|141   |    mul_6ns_5ns_10_1_1_U1490                                            |hls_sparse_mul_6ns_5ns_10_1_1_1177                                                          |      1|
|142   |    mul_6ns_5ns_10_1_1_U1492                                            |hls_sparse_mul_6ns_5ns_10_1_1_1178                                                          |      1|
|143   |    mul_6ns_5ns_10_1_1_U1519                                            |hls_sparse_mul_6ns_5ns_10_1_1_1181                                                          |      1|
|144   |    mul_6ns_5ns_10_1_1_U1323                                            |hls_sparse_mul_6ns_5ns_10_1_1_1157                                                          |      1|
|145   |    mul_6ns_5ns_10_1_1_U901                                             |hls_sparse_mul_6ns_5ns_10_1_1_1183                                                          |      1|
|146   |    mul_6ns_6ns_11_1_1_U917                                             |hls_sparse_mul_6ns_6ns_11_1_1_1428                                                          |      1|
|147   |    mul_6ns_6ns_11_1_1_U934                                             |hls_sparse_mul_6ns_6ns_11_1_1_1438                                                          |      1|
|148   |    mul_6ns_5ns_10_1_1_U1105                                            |hls_sparse_mul_6ns_5ns_10_1_1_1133                                                          |      1|
|149   |    mul_6ns_5ns_10_1_1_U1120                                            |hls_sparse_mul_6ns_5ns_10_1_1_1135                                                          |      1|
|150   |    mul_6ns_5ns_10_1_1_U1512                                            |hls_sparse_mul_6ns_5ns_10_1_1_1180                                                          |      1|
|151   |    mul_6ns_6ns_11_1_1_U1106                                            |hls_sparse_mul_6ns_6ns_11_1_1_1226                                                          |      1|
|152   |    mul_6ns_6ns_11_1_1_U1110                                            |hls_sparse_mul_6ns_6ns_11_1_1_1229                                                          |      1|
|153   |    mul_6ns_6ns_11_1_1_U1116                                            |hls_sparse_mul_6ns_6ns_11_1_1_1232                                                          |      1|
|154   |    mul_6ns_5ns_10_1_1_U1017                                            |hls_sparse_mul_6ns_5ns_10_1_1_1120                                                          |      1|
|155   |    mul_6ns_5ns_10_1_1_U1056                                            |hls_sparse_mul_6ns_5ns_10_1_1_1130                                                          |      1|
|156   |    mul_6ns_5ns_10_1_1_U1100                                            |hls_sparse_mul_6ns_5ns_10_1_1_1132                                                          |      1|
|157   |    mul_6ns_5ns_10_1_1_U1129                                            |hls_sparse_mul_6ns_5ns_10_1_1_1137                                                          |      1|
|158   |    mul_6ns_5ns_10_1_1_U1147                                            |hls_sparse_mul_6ns_5ns_10_1_1_1140                                                          |      1|
|159   |    mul_6ns_5ns_10_1_1_U1156                                            |hls_sparse_mul_6ns_5ns_10_1_1_1143                                                          |      1|
|160   |    mul_6ns_5ns_10_1_1_U1170                                            |hls_sparse_mul_6ns_5ns_10_1_1_1146                                                          |      1|
|161   |    mul_6ns_5ns_10_1_1_U1226                                            |hls_sparse_mul_6ns_5ns_10_1_1_1149                                                          |      1|
|162   |    mul_6ns_5ns_10_1_1_U1377                                            |hls_sparse_mul_6ns_5ns_10_1_1_1164                                                          |      1|
|163   |    mul_6ns_5ns_10_1_1_U1465                                            |hls_sparse_mul_6ns_5ns_10_1_1_1172                                                          |      1|
|164   |    mul_6ns_5ns_10_1_1_U910                                             |hls_sparse_mul_6ns_5ns_10_1_1_1184                                                          |      1|
|165   |    mul_6ns_5ns_10_1_1_U931                                             |hls_sparse_mul_6ns_5ns_10_1_1_1186                                                          |      1|
|166   |    mul_6ns_5ns_10_1_1_U967                                             |hls_sparse_mul_6ns_5ns_10_1_1_1187                                                          |      1|
|167   |    mul_6ns_5ns_10_1_1_U1339                                            |hls_sparse_mul_6ns_5ns_10_1_1_1161                                                          |      1|
|168   |    mul_6ns_6ns_11_1_1_U1035                                            |hls_sparse_mul_6ns_6ns_11_1_1_1206                                                          |      1|
|169   |    mul_6ns_6ns_11_1_1_U1183                                            |hls_sparse_mul_6ns_6ns_11_1_1_1253                                                          |      1|
|170   |    mul_6ns_5ns_10_1_1_U1046                                            |hls_sparse_mul_6ns_5ns_10_1_1_1126                                                          |      1|
|171   |    mul_6ns_5ns_10_1_1_U1229                                            |hls_sparse_mul_6ns_5ns_10_1_1_1150                                                          |      1|
|172   |    mul_6ns_5ns_10_1_1_U1387                                            |hls_sparse_mul_6ns_5ns_10_1_1_1165                                                          |      1|
|173   |    mul_6ns_6ns_11_1_1_U1038                                            |hls_sparse_mul_6ns_6ns_11_1_1_1207                                                          |      1|
|174   |    mul_6ns_5ns_10_1_1_U1051                                            |hls_sparse_mul_6ns_5ns_10_1_1_1127                                                          |      1|
|175   |    mul_6ns_5ns_10_1_1_U1330                                            |hls_sparse_mul_6ns_5ns_10_1_1_1158                                                          |      1|
|176   |    mul_6ns_5ns_10_1_1_U1331                                            |hls_sparse_mul_6ns_5ns_10_1_1_1159                                                          |      1|
|177   |    mul_6ns_5ns_10_1_1_U1337                                            |hls_sparse_mul_6ns_5ns_10_1_1_1160                                                          |      1|
|178   |    mul_6ns_5ns_10_1_1_U969                                             |hls_sparse_mul_6ns_5ns_10_1_1_1188                                                          |      1|
|179   |    mul_6ns_6ns_11_1_1_U1026                                            |hls_sparse_mul_6ns_6ns_11_1_1_1200                                                          |      1|
|180   |    mul_6ns_6ns_11_1_1_U1043                                            |hls_sparse_mul_6ns_6ns_11_1_1_1209                                                          |      1|
|181   |    mul_6ns_5ns_10_1_1_U1002                                            |hls_sparse_mul_6ns_5ns_10_1_1                                                               |      1|
|182   |    mul_6ns_5ns_10_1_1_U1005                                            |hls_sparse_mul_6ns_5ns_10_1_1_1116                                                          |      1|
|183   |    mul_6ns_5ns_10_1_1_U972                                             |hls_sparse_mul_6ns_5ns_10_1_1_1190                                                          |      1|
|184   |    mul_6ns_5ns_10_1_1_U1126                                            |hls_sparse_mul_6ns_5ns_10_1_1_1136                                                          |      1|
|185   |    mul_6ns_5ns_10_1_1_U1198                                            |hls_sparse_mul_6ns_5ns_10_1_1_1148                                                          |      1|
|186   |    mul_6ns_5ns_10_1_1_U1433                                            |hls_sparse_mul_6ns_5ns_10_1_1_1168                                                          |      1|
|187   |    mul_6ns_5ns_10_1_1_U998                                             |hls_sparse_mul_6ns_5ns_10_1_1_1193                                                          |      1|
|188   |    mul_6ns_5ns_10_1_1_U1415                                            |hls_sparse_mul_6ns_5ns_10_1_1_1166                                                          |      1|
|189   |    mul_6ns_5s_11_1_1_U1354                                             |hls_sparse_mul_6ns_5s_11_1_1                                                                |      4|
|190   |    mul_6ns_5ns_10_1_1_U1016                                            |hls_sparse_mul_6ns_5ns_10_1_1_1119                                                          |      1|
|191   |    mul_6ns_6ns_11_1_1_U1010                                            |hls_sparse_mul_6ns_6ns_11_1_1_1196                                                          |      1|
|192   |    mul_6ns_5ns_10_1_1_U1236                                            |hls_sparse_mul_6ns_5ns_10_1_1_1151                                                          |      1|
|193   |    mul_6ns_5ns_10_1_1_U1255                                            |hls_sparse_mul_6ns_5ns_10_1_1_1152                                                          |      1|
|194   |    mul_6ns_5ns_10_1_1_U1152                                            |hls_sparse_mul_6ns_5ns_10_1_1_1142                                                          |      1|
|195   |    mul_6ns_6ns_11_1_1_U1062                                            |hls_sparse_mul_6ns_6ns_11_1_1_1212                                                          |      1|
|196   |    mul_6ns_5ns_10_1_1_U1194                                            |hls_sparse_mul_6ns_5ns_10_1_1_1147                                                          |      1|
|197   |    mul_6ns_5ns_10_1_1_U1143                                            |hls_sparse_mul_6ns_5ns_10_1_1_1139                                                          |      1|
|198   |    mul_6ns_5ns_10_1_1_U1150                                            |hls_sparse_mul_6ns_5ns_10_1_1_1141                                                          |      1|
|199   |    mul_6ns_5ns_10_1_1_U898                                             |hls_sparse_mul_6ns_5ns_10_1_1_1182                                                          |      1|
|200   |    mul_6ns_5ns_10_1_1_U1020                                            |hls_sparse_mul_6ns_5ns_10_1_1_1121                                                          |      1|
|201   |    mul_6ns_5ns_10_1_1_U1055                                            |hls_sparse_mul_6ns_5ns_10_1_1_1129                                                          |      1|
|202   |    mul_6ns_5ns_10_1_1_U1366                                            |hls_sparse_mul_6ns_5ns_10_1_1_1163                                                          |      1|
|203   |    mul_6ns_6ns_11_1_1_U1003                                            |hls_sparse_mul_6ns_6ns_11_1_1_1194                                                          |      1|
|204   |    mul_6ns_5ns_10_1_1_U1007                                            |hls_sparse_mul_6ns_5ns_10_1_1_1117                                                          |      1|
|205   |    mul_6ns_5ns_10_1_1_U1036                                            |hls_sparse_mul_6ns_5ns_10_1_1_1124                                                          |      1|
|206   |    mul_6ns_5ns_10_1_1_U1159                                            |hls_sparse_mul_6ns_5ns_10_1_1_1144                                                          |      1|
|207   |    mul_6ns_5ns_10_1_1_U1310                                            |hls_sparse_mul_6ns_5ns_10_1_1_1156                                                          |      1|
|208   |    mul_6ns_5ns_10_1_1_U1429                                            |hls_sparse_mul_6ns_5ns_10_1_1_1167                                                          |      1|
|209   |    mul_6ns_6ns_11_1_1_U1029                                            |hls_sparse_mul_6ns_6ns_11_1_1_1201                                                          |      1|
|210   |    mul_6ns_6ns_11_1_1_U1059                                            |hls_sparse_mul_6ns_6ns_11_1_1_1211                                                          |      1|
|211   |    mul_6ns_6ns_11_1_1_U1065                                            |hls_sparse_mul_6ns_6ns_11_1_1_1215                                                          |      1|
|212   |    mul_6ns_6ns_11_1_1_U1109                                            |hls_sparse_mul_6ns_6ns_11_1_1_1228                                                          |      1|
|213   |    mul_6ns_5ns_10_1_1_U1285                                            |hls_sparse_mul_6ns_5ns_10_1_1_1154                                                          |      1|
|214   |    mul_6ns_5ns_10_1_1_U1463                                            |hls_sparse_mul_6ns_5ns_10_1_1_1171                                                          |      8|
|215   |    mul_6ns_5ns_10_1_1_U921                                             |hls_sparse_mul_6ns_5ns_10_1_1_1185                                                          |      1|
|216   |    mul_6ns_6ns_11_1_1_U1001                                            |hls_sparse_mul_6ns_6ns_11_1_1                                                               |     34|
|217   |    mul_6ns_6ns_11_1_1_U1008                                            |hls_sparse_mul_6ns_6ns_11_1_1_1195                                                          |     28|
|218   |    mul_6ns_6ns_11_1_1_U1012                                            |hls_sparse_mul_6ns_6ns_11_1_1_1197                                                          |     21|
|219   |    mul_6ns_6ns_11_1_1_U1018                                            |hls_sparse_mul_6ns_6ns_11_1_1_1198                                                          |     19|
|220   |    mul_6ns_6ns_11_1_1_U1021                                            |hls_sparse_mul_6ns_6ns_11_1_1_1199                                                          |    125|
|221   |    mul_6ns_6ns_11_1_1_U1030                                            |hls_sparse_mul_6ns_6ns_11_1_1_1202                                                          |     10|
|222   |    mul_6ns_6ns_11_1_1_U1032                                            |hls_sparse_mul_6ns_6ns_11_1_1_1203                                                          |     54|
|223   |    mul_6ns_6ns_11_1_1_U1033                                            |hls_sparse_mul_6ns_6ns_11_1_1_1204                                                          |     10|
|224   |    mul_6ns_6ns_11_1_1_U1034                                            |hls_sparse_mul_6ns_6ns_11_1_1_1205                                                          |     55|
|225   |    mul_6ns_6ns_11_1_1_U1039                                            |hls_sparse_mul_6ns_6ns_11_1_1_1208                                                          |     85|
|226   |    mul_6ns_6ns_11_1_1_U1050                                            |hls_sparse_mul_6ns_6ns_11_1_1_1210                                                          |      1|
|227   |    mul_6ns_6ns_11_1_1_U1063                                            |hls_sparse_mul_6ns_6ns_11_1_1_1213                                                          |     83|
|228   |    mul_6ns_6ns_11_1_1_U1070                                            |hls_sparse_mul_6ns_6ns_11_1_1_1216                                                          |      1|
|229   |    mul_6ns_6ns_11_1_1_U1072                                            |hls_sparse_mul_6ns_6ns_11_1_1_1217                                                          |      1|
|230   |    mul_6ns_6ns_11_1_1_U1075                                            |hls_sparse_mul_6ns_6ns_11_1_1_1218                                                          |      1|
|231   |    mul_6ns_6ns_11_1_1_U1078                                            |hls_sparse_mul_6ns_6ns_11_1_1_1219                                                          |     42|
|232   |    mul_6ns_6ns_11_1_1_U1079                                            |hls_sparse_mul_6ns_6ns_11_1_1_1220                                                          |     17|
|233   |    mul_6ns_6ns_11_1_1_U1083                                            |hls_sparse_mul_6ns_6ns_11_1_1_1221                                                          |      1|
|234   |    mul_6ns_6ns_11_1_1_U1088                                            |hls_sparse_mul_6ns_6ns_11_1_1_1222                                                          |      1|
|235   |    mul_6ns_6ns_11_1_1_U1090                                            |hls_sparse_mul_6ns_6ns_11_1_1_1223                                                          |     30|
|236   |    mul_6ns_6ns_11_1_1_U1097                                            |hls_sparse_mul_6ns_6ns_11_1_1_1224                                                          |     23|
|237   |    mul_6ns_6ns_11_1_1_U1102                                            |hls_sparse_mul_6ns_6ns_11_1_1_1225                                                          |     84|
|238   |    mul_6ns_6ns_11_1_1_U1107                                            |hls_sparse_mul_6ns_6ns_11_1_1_1227                                                          |     36|
|239   |    mul_6ns_6ns_11_1_1_U1111                                            |hls_sparse_mul_6ns_6ns_11_1_1_1230                                                          |      1|
|240   |    mul_6ns_6ns_11_1_1_U1113                                            |hls_sparse_mul_6ns_6ns_11_1_1_1231                                                          |     68|
|241   |    mul_6ns_6ns_11_1_1_U1118                                            |hls_sparse_mul_6ns_6ns_11_1_1_1233                                                          |     82|
|242   |    mul_6ns_6ns_11_1_1_U1119                                            |hls_sparse_mul_6ns_6ns_11_1_1_1234                                                          |      1|
|243   |    mul_6ns_6ns_11_1_1_U1122                                            |hls_sparse_mul_6ns_6ns_11_1_1_1235                                                          |      1|
|244   |    mul_6ns_6ns_11_1_1_U1123                                            |hls_sparse_mul_6ns_6ns_11_1_1_1236                                                          |     66|
|245   |    mul_6ns_6ns_11_1_1_U1127                                            |hls_sparse_mul_6ns_6ns_11_1_1_1237                                                          |     76|
|246   |    mul_6ns_6ns_11_1_1_U1128                                            |hls_sparse_mul_6ns_6ns_11_1_1_1238                                                          |     76|
|247   |    mul_6ns_6ns_11_1_1_U1131                                            |hls_sparse_mul_6ns_6ns_11_1_1_1239                                                          |      1|
|248   |    mul_6ns_6ns_11_1_1_U1134                                            |hls_sparse_mul_6ns_6ns_11_1_1_1240                                                          |     50|
|249   |    mul_6ns_6ns_11_1_1_U1135                                            |hls_sparse_mul_6ns_6ns_11_1_1_1241                                                          |      1|
|250   |    mul_6ns_6ns_11_1_1_U1139                                            |hls_sparse_mul_6ns_6ns_11_1_1_1243                                                          |     42|
|251   |    mul_6ns_6ns_11_1_1_U1140                                            |hls_sparse_mul_6ns_6ns_11_1_1_1244                                                          |      1|
|252   |    mul_6ns_6ns_11_1_1_U1149                                            |hls_sparse_mul_6ns_6ns_11_1_1_1245                                                          |      1|
|253   |    mul_6ns_6ns_11_1_1_U1157                                            |hls_sparse_mul_6ns_6ns_11_1_1_1246                                                          |      1|
|254   |    mul_6ns_6ns_11_1_1_U1160                                            |hls_sparse_mul_6ns_6ns_11_1_1_1247                                                          |      1|
|255   |    mul_6ns_6ns_11_1_1_U1161                                            |hls_sparse_mul_6ns_6ns_11_1_1_1248                                                          |     33|
|256   |    mul_6ns_6ns_11_1_1_U1167                                            |hls_sparse_mul_6ns_6ns_11_1_1_1249                                                          |     46|
|257   |    mul_6ns_6ns_11_1_1_U1168                                            |hls_sparse_mul_6ns_6ns_11_1_1_1250                                                          |     27|
|258   |    mul_6ns_6ns_11_1_1_U1172                                            |hls_sparse_mul_6ns_6ns_11_1_1_1251                                                          |     95|
|259   |    mul_6ns_6ns_11_1_1_U1173                                            |hls_sparse_mul_6ns_6ns_11_1_1_1252                                                          |     86|
|260   |    mul_6ns_6ns_11_1_1_U1184                                            |hls_sparse_mul_6ns_6ns_11_1_1_1254                                                          |     36|
|261   |    mul_6ns_6ns_11_1_1_U1185                                            |hls_sparse_mul_6ns_6ns_11_1_1_1255                                                          |     40|
|262   |    mul_6ns_6ns_11_1_1_U1186                                            |hls_sparse_mul_6ns_6ns_11_1_1_1256                                                          |      2|
|263   |    mul_6ns_6ns_11_1_1_U1187                                            |hls_sparse_mul_6ns_6ns_11_1_1_1257                                                          |     35|
|264   |    mul_6ns_6ns_11_1_1_U1188                                            |hls_sparse_mul_6ns_6ns_11_1_1_1258                                                          |      1|
|265   |    mul_6ns_6ns_11_1_1_U1195                                            |hls_sparse_mul_6ns_6ns_11_1_1_1259                                                          |    129|
|266   |    mul_6ns_6ns_11_1_1_U1201                                            |hls_sparse_mul_6ns_6ns_11_1_1_1260                                                          |     87|
|267   |    mul_6ns_6ns_11_1_1_U1204                                            |hls_sparse_mul_6ns_6ns_11_1_1_1261                                                          |      1|
|268   |    mul_6ns_6ns_11_1_1_U1205                                            |hls_sparse_mul_6ns_6ns_11_1_1_1262                                                          |      1|
|269   |    mul_6ns_6ns_11_1_1_U1207                                            |hls_sparse_mul_6ns_6ns_11_1_1_1263                                                          |      1|
|270   |    mul_6ns_6ns_11_1_1_U1209                                            |hls_sparse_mul_6ns_6ns_11_1_1_1264                                                          |      1|
|271   |    mul_6ns_6ns_11_1_1_U1210                                            |hls_sparse_mul_6ns_6ns_11_1_1_1265                                                          |     49|
|272   |    mul_6ns_6ns_11_1_1_U1211                                            |hls_sparse_mul_6ns_6ns_11_1_1_1266                                                          |      1|
|273   |    mul_6ns_6ns_11_1_1_U1212                                            |hls_sparse_mul_6ns_6ns_11_1_1_1267                                                          |     50|
|274   |    mul_6ns_6ns_11_1_1_U1213                                            |hls_sparse_mul_6ns_6ns_11_1_1_1268                                                          |      1|
|275   |    mul_6ns_6ns_11_1_1_U1215                                            |hls_sparse_mul_6ns_6ns_11_1_1_1269                                                          |      1|
|276   |    mul_6ns_6ns_11_1_1_U1216                                            |hls_sparse_mul_6ns_6ns_11_1_1_1270                                                          |      1|
|277   |    mul_6ns_6ns_11_1_1_U1217                                            |hls_sparse_mul_6ns_6ns_11_1_1_1271                                                          |     47|
|278   |    mul_6ns_6ns_11_1_1_U1219                                            |hls_sparse_mul_6ns_6ns_11_1_1_1272                                                          |      1|
|279   |    mul_6ns_6ns_11_1_1_U1221                                            |hls_sparse_mul_6ns_6ns_11_1_1_1273                                                          |      1|
|280   |    mul_6ns_6ns_11_1_1_U1222                                            |hls_sparse_mul_6ns_6ns_11_1_1_1274                                                          |      1|
|281   |    mul_6ns_6ns_11_1_1_U1223                                            |hls_sparse_mul_6ns_6ns_11_1_1_1275                                                          |      1|
|282   |    mul_6ns_6ns_11_1_1_U1224                                            |hls_sparse_mul_6ns_6ns_11_1_1_1276                                                          |      1|
|283   |    mul_6ns_6ns_11_1_1_U1227                                            |hls_sparse_mul_6ns_6ns_11_1_1_1277                                                          |     64|
|284   |    mul_6ns_6ns_11_1_1_U1230                                            |hls_sparse_mul_6ns_6ns_11_1_1_1278                                                          |     23|
|285   |    mul_6ns_6ns_11_1_1_U1231                                            |hls_sparse_mul_6ns_6ns_11_1_1_1279                                                          |      1|
|286   |    mul_6ns_6ns_11_1_1_U1233                                            |hls_sparse_mul_6ns_6ns_11_1_1_1280                                                          |     34|
|287   |    mul_6ns_6ns_11_1_1_U1234                                            |hls_sparse_mul_6ns_6ns_11_1_1_1281                                                          |      1|
|288   |    mul_6ns_6ns_11_1_1_U1238                                            |hls_sparse_mul_6ns_6ns_11_1_1_1282                                                          |      1|
|289   |    mul_6ns_6ns_11_1_1_U1243                                            |hls_sparse_mul_6ns_6ns_11_1_1_1283                                                          |      1|
|290   |    mul_6ns_6ns_11_1_1_U1244                                            |hls_sparse_mul_6ns_6ns_11_1_1_1284                                                          |      1|
|291   |    mul_6ns_6ns_11_1_1_U1246                                            |hls_sparse_mul_6ns_6ns_11_1_1_1285                                                          |     85|
|292   |    mul_6ns_6ns_11_1_1_U1249                                            |hls_sparse_mul_6ns_6ns_11_1_1_1286                                                          |     12|
|293   |    mul_6ns_6ns_11_1_1_U1250                                            |hls_sparse_mul_6ns_6ns_11_1_1_1287                                                          |     33|
|294   |    mul_6ns_6ns_11_1_1_U1252                                            |hls_sparse_mul_6ns_6ns_11_1_1_1288                                                          |      1|
|295   |    mul_6ns_6ns_11_1_1_U1253                                            |hls_sparse_mul_6ns_6ns_11_1_1_1289                                                          |      1|
|296   |    mul_6ns_6ns_11_1_1_U1254                                            |hls_sparse_mul_6ns_6ns_11_1_1_1290                                                          |      1|
|297   |    mul_6ns_6ns_11_1_1_U1256                                            |hls_sparse_mul_6ns_6ns_11_1_1_1291                                                          |     39|
|298   |    mul_6ns_6ns_11_1_1_U1258                                            |hls_sparse_mul_6ns_6ns_11_1_1_1292                                                          |     90|
|299   |    mul_6ns_6ns_11_1_1_U1260                                            |hls_sparse_mul_6ns_6ns_11_1_1_1293                                                          |      1|
|300   |    mul_6ns_6ns_11_1_1_U1264                                            |hls_sparse_mul_6ns_6ns_11_1_1_1294                                                          |     25|
|301   |    mul_6ns_6ns_11_1_1_U1265                                            |hls_sparse_mul_6ns_6ns_11_1_1_1295                                                          |     47|
|302   |    mul_6ns_6ns_11_1_1_U1271                                            |hls_sparse_mul_6ns_6ns_11_1_1_1296                                                          |      1|
|303   |    mul_6ns_6ns_11_1_1_U1274                                            |hls_sparse_mul_6ns_6ns_11_1_1_1297                                                          |     10|
|304   |    mul_6ns_6ns_11_1_1_U1275                                            |hls_sparse_mul_6ns_6ns_11_1_1_1298                                                          |      1|
|305   |    mul_6ns_6ns_11_1_1_U1282                                            |hls_sparse_mul_6ns_6ns_11_1_1_1299                                                          |     37|
|306   |    mul_6ns_6ns_11_1_1_U1284                                            |hls_sparse_mul_6ns_6ns_11_1_1_1300                                                          |      1|
|307   |    mul_6ns_6ns_11_1_1_U1287                                            |hls_sparse_mul_6ns_6ns_11_1_1_1301                                                          |     52|
|308   |    mul_6ns_6ns_11_1_1_U1288                                            |hls_sparse_mul_6ns_6ns_11_1_1_1302                                                          |     39|
|309   |    mul_6ns_6ns_11_1_1_U1289                                            |hls_sparse_mul_6ns_6ns_11_1_1_1303                                                          |      1|
|310   |    mul_6ns_6ns_11_1_1_U1290                                            |hls_sparse_mul_6ns_6ns_11_1_1_1304                                                          |     47|
|311   |    mul_6ns_6ns_11_1_1_U1292                                            |hls_sparse_mul_6ns_6ns_11_1_1_1305                                                          |     86|
|312   |    mul_6ns_6ns_11_1_1_U1293                                            |hls_sparse_mul_6ns_6ns_11_1_1_1306                                                          |      1|
|313   |    mul_6ns_6ns_11_1_1_U1295                                            |hls_sparse_mul_6ns_6ns_11_1_1_1307                                                          |      1|
|314   |    mul_6ns_6ns_11_1_1_U1297                                            |hls_sparse_mul_6ns_6ns_11_1_1_1308                                                          |     36|
|315   |    mul_6ns_6ns_11_1_1_U1298                                            |hls_sparse_mul_6ns_6ns_11_1_1_1309                                                          |     85|
|316   |    mul_6ns_6ns_11_1_1_U1299                                            |hls_sparse_mul_6ns_6ns_11_1_1_1310                                                          |      1|
|317   |    mul_6ns_6ns_11_1_1_U1301                                            |hls_sparse_mul_6ns_6ns_11_1_1_1311                                                          |      1|
|318   |    mul_6ns_6ns_11_1_1_U1303                                            |hls_sparse_mul_6ns_6ns_11_1_1_1312                                                          |      1|
|319   |    mul_6ns_6ns_11_1_1_U1304                                            |hls_sparse_mul_6ns_6ns_11_1_1_1313                                                          |     54|
|320   |    mul_6ns_6ns_11_1_1_U1306                                            |hls_sparse_mul_6ns_6ns_11_1_1_1314                                                          |     47|
|321   |    mul_6ns_6ns_11_1_1_U1311                                            |hls_sparse_mul_6ns_6ns_11_1_1_1315                                                          |      1|
|322   |    mul_6ns_6ns_11_1_1_U1312                                            |hls_sparse_mul_6ns_6ns_11_1_1_1316                                                          |     56|
|323   |    mul_6ns_6ns_11_1_1_U1313                                            |hls_sparse_mul_6ns_6ns_11_1_1_1317                                                          |    168|
|324   |    mul_6ns_6ns_11_1_1_U1316                                            |hls_sparse_mul_6ns_6ns_11_1_1_1318                                                          |     60|
|325   |    mul_6ns_6ns_11_1_1_U1317                                            |hls_sparse_mul_6ns_6ns_11_1_1_1319                                                          |      1|
|326   |    mul_6ns_6ns_11_1_1_U1318                                            |hls_sparse_mul_6ns_6ns_11_1_1_1320                                                          |      1|
|327   |    mul_6ns_6ns_11_1_1_U1319                                            |hls_sparse_mul_6ns_6ns_11_1_1_1321                                                          |      1|
|328   |    mul_6ns_6ns_11_1_1_U1321                                            |hls_sparse_mul_6ns_6ns_11_1_1_1322                                                          |      1|
|329   |    mul_6ns_6ns_11_1_1_U1325                                            |hls_sparse_mul_6ns_6ns_11_1_1_1323                                                          |      1|
|330   |    mul_6ns_6ns_11_1_1_U1326                                            |hls_sparse_mul_6ns_6ns_11_1_1_1324                                                          |     29|
|331   |    mul_6ns_6ns_11_1_1_U1327                                            |hls_sparse_mul_6ns_6ns_11_1_1_1325                                                          |      1|
|332   |    mul_6ns_6ns_11_1_1_U1328                                            |hls_sparse_mul_6ns_6ns_11_1_1_1326                                                          |     65|
|333   |    mul_6ns_6ns_11_1_1_U1334                                            |hls_sparse_mul_6ns_6ns_11_1_1_1327                                                          |     19|
|334   |    mul_6ns_6ns_11_1_1_U1335                                            |hls_sparse_mul_6ns_6ns_11_1_1_1328                                                          |     32|
|335   |    mul_6ns_6ns_11_1_1_U1341                                            |hls_sparse_mul_6ns_6ns_11_1_1_1329                                                          |     92|
|336   |    mul_6ns_6ns_11_1_1_U1342                                            |hls_sparse_mul_6ns_6ns_11_1_1_1330                                                          |     45|
|337   |    mul_6ns_6ns_11_1_1_U1344                                            |hls_sparse_mul_6ns_6ns_11_1_1_1331                                                          |      1|
|338   |    mul_6ns_6ns_11_1_1_U1345                                            |hls_sparse_mul_6ns_6ns_11_1_1_1332                                                          |      1|
|339   |    mul_6ns_6ns_11_1_1_U1346                                            |hls_sparse_mul_6ns_6ns_11_1_1_1333                                                          |     35|
|340   |    mul_6ns_6ns_11_1_1_U1351                                            |hls_sparse_mul_6ns_6ns_11_1_1_1334                                                          |      1|
|341   |    mul_6ns_6ns_11_1_1_U1352                                            |hls_sparse_mul_6ns_6ns_11_1_1_1335                                                          |     82|
|342   |    mul_6ns_6ns_11_1_1_U1355                                            |hls_sparse_mul_6ns_6ns_11_1_1_1336                                                          |     23|
|343   |    mul_6ns_6ns_11_1_1_U1356                                            |hls_sparse_mul_6ns_6ns_11_1_1_1337                                                          |      1|
|344   |    mul_6ns_6ns_11_1_1_U1357                                            |hls_sparse_mul_6ns_6ns_11_1_1_1338                                                          |      1|
|345   |    mul_6ns_6ns_11_1_1_U1358                                            |hls_sparse_mul_6ns_6ns_11_1_1_1339                                                          |      1|
|346   |    mul_6ns_6ns_11_1_1_U1360                                            |hls_sparse_mul_6ns_6ns_11_1_1_1340                                                          |      1|
|347   |    mul_6ns_6ns_11_1_1_U1362                                            |hls_sparse_mul_6ns_6ns_11_1_1_1341                                                          |     18|
|348   |    mul_6ns_6ns_11_1_1_U1367                                            |hls_sparse_mul_6ns_6ns_11_1_1_1342                                                          |      1|
|349   |    mul_6ns_6ns_11_1_1_U1369                                            |hls_sparse_mul_6ns_6ns_11_1_1_1343                                                          |      1|
|350   |    mul_6ns_6ns_11_1_1_U1373                                            |hls_sparse_mul_6ns_6ns_11_1_1_1344                                                          |      1|
|351   |    mul_6ns_6ns_11_1_1_U1376                                            |hls_sparse_mul_6ns_6ns_11_1_1_1345                                                          |     57|
|352   |    mul_6ns_6ns_11_1_1_U1378                                            |hls_sparse_mul_6ns_6ns_11_1_1_1346                                                          |      1|
|353   |    mul_6ns_6ns_11_1_1_U1380                                            |hls_sparse_mul_6ns_6ns_11_1_1_1347                                                          |      1|
|354   |    mul_6ns_6ns_11_1_1_U1382                                            |hls_sparse_mul_6ns_6ns_11_1_1_1348                                                          |     56|
|355   |    mul_6ns_6ns_11_1_1_U1383                                            |hls_sparse_mul_6ns_6ns_11_1_1_1349                                                          |     90|
|356   |    mul_6ns_6ns_11_1_1_U1385                                            |hls_sparse_mul_6ns_6ns_11_1_1_1350                                                          |     23|
|357   |    mul_6ns_6ns_11_1_1_U1386                                            |hls_sparse_mul_6ns_6ns_11_1_1_1351                                                          |      1|
|358   |    mul_6ns_6ns_11_1_1_U1389                                            |hls_sparse_mul_6ns_6ns_11_1_1_1352                                                          |      1|
|359   |    mul_6ns_6ns_11_1_1_U1390                                            |hls_sparse_mul_6ns_6ns_11_1_1_1353                                                          |      1|
|360   |    mul_6ns_6ns_11_1_1_U1392                                            |hls_sparse_mul_6ns_6ns_11_1_1_1354                                                          |      1|
|361   |    mul_6ns_6ns_11_1_1_U1393                                            |hls_sparse_mul_6ns_6ns_11_1_1_1355                                                          |     38|
|362   |    mul_6ns_6ns_11_1_1_U1395                                            |hls_sparse_mul_6ns_6ns_11_1_1_1356                                                          |      1|
|363   |    mul_6ns_6ns_11_1_1_U1396                                            |hls_sparse_mul_6ns_6ns_11_1_1_1357                                                          |     86|
|364   |    mul_6ns_6ns_11_1_1_U1397                                            |hls_sparse_mul_6ns_6ns_11_1_1_1358                                                          |      9|
|365   |    mul_6ns_6ns_11_1_1_U1400                                            |hls_sparse_mul_6ns_6ns_11_1_1_1359                                                          |     38|
|366   |    mul_6ns_6ns_11_1_1_U1402                                            |hls_sparse_mul_6ns_6ns_11_1_1_1360                                                          |      1|
|367   |    mul_6ns_6ns_11_1_1_U1408                                            |hls_sparse_mul_6ns_6ns_11_1_1_1361                                                          |     50|
|368   |    mul_6ns_6ns_11_1_1_U1410                                            |hls_sparse_mul_6ns_6ns_11_1_1_1362                                                          |     91|
|369   |    mul_6ns_6ns_11_1_1_U1414                                            |hls_sparse_mul_6ns_6ns_11_1_1_1363                                                          |     43|
|370   |    mul_6ns_6ns_11_1_1_U1420                                            |hls_sparse_mul_6ns_6ns_11_1_1_1364                                                          |      1|
|371   |    mul_6ns_6ns_11_1_1_U1421                                            |hls_sparse_mul_6ns_6ns_11_1_1_1365                                                          |      1|
|372   |    mul_6ns_6ns_11_1_1_U1423                                            |hls_sparse_mul_6ns_6ns_11_1_1_1366                                                          |      1|
|373   |    mul_6ns_6ns_11_1_1_U1424                                            |hls_sparse_mul_6ns_6ns_11_1_1_1367                                                          |      1|
|374   |    mul_6ns_6ns_11_1_1_U1426                                            |hls_sparse_mul_6ns_6ns_11_1_1_1368                                                          |     95|
|375   |    mul_6ns_6ns_11_1_1_U1427                                            |hls_sparse_mul_6ns_6ns_11_1_1_1369                                                          |      1|
|376   |    mul_6ns_6ns_11_1_1_U1428                                            |hls_sparse_mul_6ns_6ns_11_1_1_1370                                                          |     71|
|377   |    mul_6ns_6ns_11_1_1_U1430                                            |hls_sparse_mul_6ns_6ns_11_1_1_1371                                                          |    143|
|378   |    mul_6ns_6ns_11_1_1_U1434                                            |hls_sparse_mul_6ns_6ns_11_1_1_1372                                                          |      1|
|379   |    mul_6ns_6ns_11_1_1_U1438                                            |hls_sparse_mul_6ns_6ns_11_1_1_1373                                                          |     45|
|380   |    mul_6ns_6ns_11_1_1_U1439                                            |hls_sparse_mul_6ns_6ns_11_1_1_1374                                                          |     81|
|381   |    mul_6ns_6ns_11_1_1_U1440                                            |hls_sparse_mul_6ns_6ns_11_1_1_1375                                                          |     45|
|382   |    mul_6ns_6ns_11_1_1_U1441                                            |hls_sparse_mul_6ns_6ns_11_1_1_1376                                                          |      1|
|383   |    mul_6ns_6ns_11_1_1_U1442                                            |hls_sparse_mul_6ns_6ns_11_1_1_1377                                                          |      1|
|384   |    mul_6ns_6ns_11_1_1_U1445                                            |hls_sparse_mul_6ns_6ns_11_1_1_1378                                                          |     60|
|385   |    mul_6ns_6ns_11_1_1_U1448                                            |hls_sparse_mul_6ns_6ns_11_1_1_1379                                                          |     88|
|386   |    mul_6ns_6ns_11_1_1_U1449                                            |hls_sparse_mul_6ns_6ns_11_1_1_1380                                                          |     50|
|387   |    mul_6ns_6ns_11_1_1_U1451                                            |hls_sparse_mul_6ns_6ns_11_1_1_1381                                                          |     51|
|388   |    mul_6ns_6ns_11_1_1_U1453                                            |hls_sparse_mul_6ns_6ns_11_1_1_1382                                                          |      1|
|389   |    mul_6ns_6ns_11_1_1_U1454                                            |hls_sparse_mul_6ns_6ns_11_1_1_1383                                                          |      1|
|390   |    mul_6ns_6ns_11_1_1_U1455                                            |hls_sparse_mul_6ns_6ns_11_1_1_1384                                                          |      1|
|391   |    mul_6ns_6ns_11_1_1_U1457                                            |hls_sparse_mul_6ns_6ns_11_1_1_1385                                                          |      1|
|392   |    mul_6ns_6ns_11_1_1_U1458                                            |hls_sparse_mul_6ns_6ns_11_1_1_1386                                                          |     76|
|393   |    mul_6ns_6ns_11_1_1_U1459                                            |hls_sparse_mul_6ns_6ns_11_1_1_1387                                                          |      1|
|394   |    mul_6ns_6ns_11_1_1_U1460                                            |hls_sparse_mul_6ns_6ns_11_1_1_1388                                                          |     57|
|395   |    mul_6ns_6ns_11_1_1_U1464                                            |hls_sparse_mul_6ns_6ns_11_1_1_1389                                                          |      1|
|396   |    mul_6ns_6ns_11_1_1_U1466                                            |hls_sparse_mul_6ns_6ns_11_1_1_1390                                                          |      1|
|397   |    mul_6ns_6ns_11_1_1_U1469                                            |hls_sparse_mul_6ns_6ns_11_1_1_1391                                                          |     40|
|398   |    mul_6ns_6ns_11_1_1_U1470                                            |hls_sparse_mul_6ns_6ns_11_1_1_1392                                                          |     45|
|399   |    mul_6ns_6ns_11_1_1_U1473                                            |hls_sparse_mul_6ns_6ns_11_1_1_1393                                                          |      1|
|400   |    mul_6ns_6ns_11_1_1_U1474                                            |hls_sparse_mul_6ns_6ns_11_1_1_1394                                                          |      1|
|401   |    mul_6ns_6ns_11_1_1_U1476                                            |hls_sparse_mul_6ns_6ns_11_1_1_1395                                                          |      2|
|402   |    mul_6ns_6ns_11_1_1_U1484                                            |hls_sparse_mul_6ns_6ns_11_1_1_1396                                                          |      1|
|403   |    mul_6ns_6ns_11_1_1_U1485                                            |hls_sparse_mul_6ns_6ns_11_1_1_1397                                                          |     73|
|404   |    mul_6ns_6ns_11_1_1_U1493                                            |hls_sparse_mul_6ns_6ns_11_1_1_1398                                                          |      1|
|405   |    mul_6ns_6ns_11_1_1_U1495                                            |hls_sparse_mul_6ns_6ns_11_1_1_1399                                                          |      1|
|406   |    mul_6ns_6ns_11_1_1_U1496                                            |hls_sparse_mul_6ns_6ns_11_1_1_1400                                                          |      1|
|407   |    mul_6ns_6ns_11_1_1_U1497                                            |hls_sparse_mul_6ns_6ns_11_1_1_1401                                                          |     14|
|408   |    mul_6ns_6ns_11_1_1_U1501                                            |hls_sparse_mul_6ns_6ns_11_1_1_1402                                                          |      1|
|409   |    mul_6ns_6ns_11_1_1_U1502                                            |hls_sparse_mul_6ns_6ns_11_1_1_1403                                                          |      1|
|410   |    mul_6ns_6ns_11_1_1_U1503                                            |hls_sparse_mul_6ns_6ns_11_1_1_1404                                                          |      1|
|411   |    mul_6ns_6ns_11_1_1_U1504                                            |hls_sparse_mul_6ns_6ns_11_1_1_1405                                                          |     21|
|412   |    mul_6ns_6ns_11_1_1_U1507                                            |hls_sparse_mul_6ns_6ns_11_1_1_1406                                                          |      1|
|413   |    mul_6ns_6ns_11_1_1_U1509                                            |hls_sparse_mul_6ns_6ns_11_1_1_1407                                                          |      1|
|414   |    mul_6ns_6ns_11_1_1_U1510                                            |hls_sparse_mul_6ns_6ns_11_1_1_1408                                                          |      1|
|415   |    mul_6ns_6ns_11_1_1_U1513                                            |hls_sparse_mul_6ns_6ns_11_1_1_1409                                                          |      1|
|416   |    mul_6ns_6ns_11_1_1_U1514                                            |hls_sparse_mul_6ns_6ns_11_1_1_1410                                                          |      1|
|417   |    mul_6ns_6ns_11_1_1_U1515                                            |hls_sparse_mul_6ns_6ns_11_1_1_1411                                                          |      1|
|418   |    mul_6ns_6ns_11_1_1_U1521                                            |hls_sparse_mul_6ns_6ns_11_1_1_1412                                                          |     26|
|419   |    mul_6ns_6ns_11_1_1_U1522                                            |hls_sparse_mul_6ns_6ns_11_1_1_1413                                                          |     44|
|420   |    mul_6ns_6ns_11_1_1_U1525                                            |hls_sparse_mul_6ns_6ns_11_1_1_1414                                                          |     23|
|421   |    mul_6ns_6ns_11_1_1_U887                                             |hls_sparse_mul_6ns_6ns_11_1_1_1415                                                          |     66|
|422   |    mul_6ns_6ns_11_1_1_U888                                             |hls_sparse_mul_6ns_6ns_11_1_1_1416                                                          |      1|
|423   |    mul_6ns_6ns_11_1_1_U892                                             |hls_sparse_mul_6ns_6ns_11_1_1_1417                                                          |     71|
|424   |    mul_6ns_6ns_11_1_1_U893                                             |hls_sparse_mul_6ns_6ns_11_1_1_1418                                                          |     15|
|425   |    mul_6ns_6ns_11_1_1_U895                                             |hls_sparse_mul_6ns_6ns_11_1_1_1419                                                          |     62|
|426   |    mul_6ns_6ns_11_1_1_U896                                             |hls_sparse_mul_6ns_6ns_11_1_1_1420                                                          |     36|
|427   |    mul_6ns_6ns_11_1_1_U899                                             |hls_sparse_mul_6ns_6ns_11_1_1_1421                                                          |      1|
|428   |    mul_6ns_6ns_11_1_1_U903                                             |hls_sparse_mul_6ns_6ns_11_1_1_1422                                                          |     22|
|429   |    mul_6ns_6ns_11_1_1_U905                                             |hls_sparse_mul_6ns_6ns_11_1_1_1423                                                          |      1|
|430   |    mul_6ns_6ns_11_1_1_U906                                             |hls_sparse_mul_6ns_6ns_11_1_1_1424                                                          |      1|
|431   |    mul_6ns_6ns_11_1_1_U908                                             |hls_sparse_mul_6ns_6ns_11_1_1_1425                                                          |     51|
|432   |    mul_6ns_6ns_11_1_1_U913                                             |hls_sparse_mul_6ns_6ns_11_1_1_1426                                                          |      1|
|433   |    mul_6ns_6ns_11_1_1_U916                                             |hls_sparse_mul_6ns_6ns_11_1_1_1427                                                          |      1|
|434   |    mul_6ns_6ns_11_1_1_U919                                             |hls_sparse_mul_6ns_6ns_11_1_1_1429                                                          |      1|
|435   |    mul_6ns_6ns_11_1_1_U922                                             |hls_sparse_mul_6ns_6ns_11_1_1_1430                                                          |     81|
|436   |    mul_6ns_6ns_11_1_1_U923                                             |hls_sparse_mul_6ns_6ns_11_1_1_1431                                                          |      1|
|437   |    mul_6ns_6ns_11_1_1_U925                                             |hls_sparse_mul_6ns_6ns_11_1_1_1432                                                          |      1|
|438   |    mul_6ns_6ns_11_1_1_U927                                             |hls_sparse_mul_6ns_6ns_11_1_1_1433                                                          |      1|
|439   |    mul_6ns_6ns_11_1_1_U928                                             |hls_sparse_mul_6ns_6ns_11_1_1_1434                                                          |     37|
|440   |    mul_6ns_6ns_11_1_1_U930                                             |hls_sparse_mul_6ns_6ns_11_1_1_1435                                                          |      1|
|441   |    mul_6ns_6ns_11_1_1_U932                                             |hls_sparse_mul_6ns_6ns_11_1_1_1436                                                          |      1|
|442   |    mul_6ns_6ns_11_1_1_U933                                             |hls_sparse_mul_6ns_6ns_11_1_1_1437                                                          |     30|
|443   |    mul_6ns_6ns_11_1_1_U937                                             |hls_sparse_mul_6ns_6ns_11_1_1_1439                                                          |      1|
|444   |    mul_6ns_6ns_11_1_1_U939                                             |hls_sparse_mul_6ns_6ns_11_1_1_1440                                                          |      1|
|445   |    mul_6ns_6ns_11_1_1_U941                                             |hls_sparse_mul_6ns_6ns_11_1_1_1441                                                          |      1|
|446   |    mul_6ns_6ns_11_1_1_U944                                             |hls_sparse_mul_6ns_6ns_11_1_1_1442                                                          |      1|
|447   |    mul_6ns_6ns_11_1_1_U947                                             |hls_sparse_mul_6ns_6ns_11_1_1_1443                                                          |     42|
|448   |    mul_6ns_6ns_11_1_1_U954                                             |hls_sparse_mul_6ns_6ns_11_1_1_1444                                                          |    193|
|449   |    mul_6ns_6ns_11_1_1_U955                                             |hls_sparse_mul_6ns_6ns_11_1_1_1445                                                          |      1|
|450   |    mul_6ns_6ns_11_1_1_U956                                             |hls_sparse_mul_6ns_6ns_11_1_1_1446                                                          |      1|
|451   |    mul_6ns_6ns_11_1_1_U957                                             |hls_sparse_mul_6ns_6ns_11_1_1_1447                                                          |     39|
|452   |    mul_6ns_6ns_11_1_1_U960                                             |hls_sparse_mul_6ns_6ns_11_1_1_1448                                                          |      1|
|453   |    mul_6ns_6ns_11_1_1_U962                                             |hls_sparse_mul_6ns_6ns_11_1_1_1449                                                          |      1|
|454   |    mul_6ns_6ns_11_1_1_U966                                             |hls_sparse_mul_6ns_6ns_11_1_1_1450                                                          |      1|
|455   |    mul_6ns_6ns_11_1_1_U968                                             |hls_sparse_mul_6ns_6ns_11_1_1_1451                                                          |      1|
|456   |    mul_6ns_6ns_11_1_1_U974                                             |hls_sparse_mul_6ns_6ns_11_1_1_1452                                                          |     38|
|457   |    mul_6ns_6ns_11_1_1_U977                                             |hls_sparse_mul_6ns_6ns_11_1_1_1453                                                          |     15|
|458   |    mul_6ns_6ns_11_1_1_U978                                             |hls_sparse_mul_6ns_6ns_11_1_1_1454                                                          |    105|
|459   |    mul_6ns_6ns_11_1_1_U983                                             |hls_sparse_mul_6ns_6ns_11_1_1_1455                                                          |      1|
|460   |    mul_6ns_6ns_11_1_1_U984                                             |hls_sparse_mul_6ns_6ns_11_1_1_1456                                                          |     80|
|461   |    mul_6ns_6ns_11_1_1_U987                                             |hls_sparse_mul_6ns_6ns_11_1_1_1457                                                          |    142|
|462   |    mul_6ns_6ns_11_1_1_U991                                             |hls_sparse_mul_6ns_6ns_11_1_1_1458                                                          |     74|
|463   |    mul_6ns_6ns_11_1_1_U995                                             |hls_sparse_mul_6ns_6ns_11_1_1_1459                                                          |      1|
|464   |    mul_6ns_6ns_11_1_1_U996                                             |hls_sparse_mul_6ns_6ns_11_1_1_1460                                                          |      1|
|465   |    mul_6ns_6ns_11_1_1_U999                                             |hls_sparse_mul_6ns_6ns_11_1_1_1461                                                          |      1|
|466   |    mul_6ns_6s_12_1_1_U1000                                             |hls_sparse_mul_6ns_6s_12_1_1                                                                |      1|
|467   |    mul_6ns_6s_12_1_1_U1009                                             |hls_sparse_mul_6ns_6s_12_1_1_1462                                                           |    101|
|468   |    mul_6ns_6s_12_1_1_U1011                                             |hls_sparse_mul_6ns_6s_12_1_1_1463                                                           |     65|
|469   |    mul_6ns_6s_12_1_1_U1013                                             |hls_sparse_mul_6ns_6s_12_1_1_1464                                                           |    127|
|470   |    mul_6ns_6s_12_1_1_U1019                                             |hls_sparse_mul_6ns_6s_12_1_1_1465                                                           |      1|
|471   |    mul_6ns_6s_12_1_1_U1022                                             |hls_sparse_mul_6ns_6s_12_1_1_1466                                                           |      1|
|472   |    mul_6ns_6s_12_1_1_U1023                                             |hls_sparse_mul_6ns_6s_12_1_1_1467                                                           |     32|
|473   |    mul_6ns_6s_12_1_1_U1024                                             |hls_sparse_mul_6ns_6s_12_1_1_1468                                                           |      1|
|474   |    mul_6ns_6s_12_1_1_U1031                                             |hls_sparse_mul_6ns_6s_12_1_1_1469                                                           |      1|
|475   |    mul_6ns_6s_12_1_1_U1037                                             |hls_sparse_mul_6ns_6s_12_1_1_1470                                                           |     85|
|476   |    mul_6ns_6s_12_1_1_U1042                                             |hls_sparse_mul_6ns_6s_12_1_1_1471                                                           |      1|
|477   |    mul_6ns_6s_12_1_1_U1045                                             |hls_sparse_mul_6ns_6s_12_1_1_1472                                                           |      1|
|478   |    mul_6ns_6s_12_1_1_U1057                                             |hls_sparse_mul_6ns_6s_12_1_1_1473                                                           |      1|
|479   |    mul_6ns_6s_12_1_1_U1060                                             |hls_sparse_mul_6ns_6s_12_1_1_1474                                                           |      1|
|480   |    mul_6ns_6s_12_1_1_U1066                                             |hls_sparse_mul_6ns_6s_12_1_1_1475                                                           |     30|
|481   |    mul_6ns_6s_12_1_1_U1067                                             |hls_sparse_mul_6ns_6s_12_1_1_1476                                                           |      1|
|482   |    mul_6ns_6s_12_1_1_U1073                                             |hls_sparse_mul_6ns_6s_12_1_1_1477                                                           |      1|
|483   |    mul_6ns_6s_12_1_1_U1077                                             |hls_sparse_mul_6ns_6s_12_1_1_1478                                                           |    118|
|484   |    mul_6ns_6s_12_1_1_U1081                                             |hls_sparse_mul_6ns_6s_12_1_1_1479                                                           |     58|
|485   |    mul_6ns_6s_12_1_1_U1082                                             |hls_sparse_mul_6ns_6s_12_1_1_1480                                                           |     88|
|486   |    mul_6ns_6s_12_1_1_U1086                                             |hls_sparse_mul_6ns_6s_12_1_1_1481                                                           |      1|
|487   |    mul_6ns_6s_12_1_1_U1087                                             |hls_sparse_mul_6ns_6s_12_1_1_1482                                                           |      1|
|488   |    mul_6ns_6s_12_1_1_U1089                                             |hls_sparse_mul_6ns_6s_12_1_1_1483                                                           |     66|
|489   |    mul_6ns_6s_12_1_1_U1092                                             |hls_sparse_mul_6ns_6s_12_1_1_1484                                                           |     39|
|490   |    mul_6ns_6s_12_1_1_U1096                                             |hls_sparse_mul_6ns_6s_12_1_1_1485                                                           |     67|
|491   |    mul_6ns_6s_12_1_1_U1098                                             |hls_sparse_mul_6ns_6s_12_1_1_1486                                                           |     71|
|492   |    mul_6ns_6s_12_1_1_U1101                                             |hls_sparse_mul_6ns_6s_12_1_1_1487                                                           |    143|
|493   |    mul_6ns_6s_12_1_1_U1104                                             |hls_sparse_mul_6ns_6s_12_1_1_1488                                                           |     46|
|494   |    mul_6ns_6s_12_1_1_U1112                                             |hls_sparse_mul_6ns_6s_12_1_1_1489                                                           |     25|
|495   |    mul_6ns_6s_12_1_1_U1115                                             |hls_sparse_mul_6ns_6s_12_1_1_1490                                                           |      1|
|496   |    mul_6ns_6s_12_1_1_U1121                                             |hls_sparse_mul_6ns_6s_12_1_1_1491                                                           |      1|
|497   |    mul_6ns_6s_12_1_1_U1124                                             |hls_sparse_mul_6ns_6s_12_1_1_1492                                                           |      1|
|498   |    mul_6ns_6s_12_1_1_U1125                                             |hls_sparse_mul_6ns_6s_12_1_1_1493                                                           |     92|
|499   |    mul_6ns_6s_12_1_1_U1137                                             |hls_sparse_mul_6ns_6s_12_1_1_1494                                                           |      1|
|500   |    mul_6ns_6s_12_1_1_U1141                                             |hls_sparse_mul_6ns_6s_12_1_1_1495                                                           |      1|
|501   |    mul_6ns_6s_12_1_1_U1144                                             |hls_sparse_mul_6ns_6s_12_1_1_1496                                                           |    149|
|502   |    mul_6ns_6s_12_1_1_U1145                                             |hls_sparse_mul_6ns_6s_12_1_1_1497                                                           |      1|
|503   |    mul_6ns_6s_12_1_1_U1148                                             |hls_sparse_mul_6ns_6s_12_1_1_1498                                                           |     30|
|504   |    mul_6ns_6s_12_1_1_U1154                                             |hls_sparse_mul_6ns_6s_12_1_1_1499                                                           |      6|
|505   |    mul_6ns_6s_12_1_1_U1155                                             |hls_sparse_mul_6ns_6s_12_1_1_1500                                                           |      1|
|506   |    mul_6ns_6s_12_1_1_U1158                                             |hls_sparse_mul_6ns_6s_12_1_1_1501                                                           |     34|
|507   |    mul_6ns_6s_12_1_1_U1169                                             |hls_sparse_mul_6ns_6s_12_1_1_1502                                                           |      1|
|508   |    mul_6ns_6s_12_1_1_U1175                                             |hls_sparse_mul_6ns_6s_12_1_1_1503                                                           |    142|
|509   |    mul_6ns_6s_12_1_1_U1176                                             |hls_sparse_mul_6ns_6s_12_1_1_1504                                                           |      1|
|510   |    mul_6ns_6s_12_1_1_U1180                                             |hls_sparse_mul_6ns_6s_12_1_1_1505                                                           |      1|
|511   |    mul_6ns_6s_12_1_1_U1181                                             |hls_sparse_mul_6ns_6s_12_1_1_1506                                                           |      1|
|512   |    mul_6ns_6s_12_1_1_U1189                                             |hls_sparse_mul_6ns_6s_12_1_1_1507                                                           |     40|
|513   |    mul_6ns_6s_12_1_1_U1191                                             |hls_sparse_mul_6ns_6s_12_1_1_1508                                                           |      1|
|514   |    mul_6ns_6s_12_1_1_U1192                                             |hls_sparse_mul_6ns_6s_12_1_1_1509                                                           |     17|
|515   |    mul_6ns_6s_12_1_1_U1193                                             |hls_sparse_mul_6ns_6s_12_1_1_1510                                                           |      1|
|516   |    mul_6ns_6s_12_1_1_U1196                                             |hls_sparse_mul_6ns_6s_12_1_1_1511                                                           |     86|
|517   |    mul_6ns_6s_12_1_1_U1197                                             |hls_sparse_mul_6ns_6s_12_1_1_1512                                                           |      1|
|518   |    mul_6ns_6s_12_1_1_U1200                                             |hls_sparse_mul_6ns_6s_12_1_1_1513                                                           |      1|
|519   |    mul_6ns_6s_12_1_1_U1203                                             |hls_sparse_mul_6ns_6s_12_1_1_1514                                                           |      1|
|520   |    mul_6ns_6s_12_1_1_U1208                                             |hls_sparse_mul_6ns_6s_12_1_1_1515                                                           |     67|
|521   |    mul_6ns_6s_12_1_1_U1220                                             |hls_sparse_mul_6ns_6s_12_1_1_1516                                                           |     42|
|522   |    mul_6ns_6s_12_1_1_U1228                                             |hls_sparse_mul_6ns_6s_12_1_1_1517                                                           |    265|
|523   |    mul_6ns_6s_12_1_1_U1232                                             |hls_sparse_mul_6ns_6s_12_1_1_1518                                                           |     17|
|524   |    mul_6ns_6s_12_1_1_U1237                                             |hls_sparse_mul_6ns_6s_12_1_1_1519                                                           |     83|
|525   |    mul_6ns_6s_12_1_1_U1239                                             |hls_sparse_mul_6ns_6s_12_1_1_1520                                                           |     58|
|526   |    mul_6ns_6s_12_1_1_U1240                                             |hls_sparse_mul_6ns_6s_12_1_1_1521                                                           |     46|
|527   |    mul_6ns_6s_12_1_1_U1242                                             |hls_sparse_mul_6ns_6s_12_1_1_1522                                                           |     28|
|528   |    mul_6ns_6s_12_1_1_U1247                                             |hls_sparse_mul_6ns_6s_12_1_1_1523                                                           |     40|
|529   |    mul_6ns_6s_12_1_1_U1251                                             |hls_sparse_mul_6ns_6s_12_1_1_1524                                                           |    102|
|530   |    mul_6ns_6s_12_1_1_U1261                                             |hls_sparse_mul_6ns_6s_12_1_1_1525                                                           |      7|
|531   |    mul_6ns_6s_12_1_1_U1262                                             |hls_sparse_mul_6ns_6s_12_1_1_1526                                                           |      1|
|532   |    mul_6ns_6s_12_1_1_U1266                                             |hls_sparse_mul_6ns_6s_12_1_1_1527                                                           |      1|
|533   |    mul_6ns_6s_12_1_1_U1267                                             |hls_sparse_mul_6ns_6s_12_1_1_1528                                                           |     30|
|534   |    mul_6ns_6s_12_1_1_U1269                                             |hls_sparse_mul_6ns_6s_12_1_1_1529                                                           |      1|
|535   |    mul_6ns_6s_12_1_1_U1270                                             |hls_sparse_mul_6ns_6s_12_1_1_1530                                                           |      1|
|536   |    mul_6ns_6s_12_1_1_U1272                                             |hls_sparse_mul_6ns_6s_12_1_1_1531                                                           |      1|
|537   |    mul_6ns_6s_12_1_1_U1273                                             |hls_sparse_mul_6ns_6s_12_1_1_1532                                                           |     29|
|538   |    mul_6ns_6s_12_1_1_U1277                                             |hls_sparse_mul_6ns_6s_12_1_1_1533                                                           |     42|
|539   |    mul_6ns_6s_12_1_1_U1280                                             |hls_sparse_mul_6ns_6s_12_1_1_1534                                                           |      1|
|540   |    mul_6ns_6s_12_1_1_U1283                                             |hls_sparse_mul_6ns_6s_12_1_1_1535                                                           |      1|
|541   |    mul_6ns_6s_12_1_1_U1291                                             |hls_sparse_mul_6ns_6s_12_1_1_1536                                                           |     95|
|542   |    mul_6ns_6s_12_1_1_U1294                                             |hls_sparse_mul_6ns_6s_12_1_1_1537                                                           |     69|
|543   |    mul_6ns_6s_12_1_1_U1305                                             |hls_sparse_mul_6ns_6s_12_1_1_1538                                                           |      1|
|544   |    mul_6ns_6s_12_1_1_U1308                                             |hls_sparse_mul_6ns_6s_12_1_1_1539                                                           |     58|
|545   |    mul_6ns_6s_12_1_1_U1314                                             |hls_sparse_mul_6ns_6s_12_1_1_1540                                                           |      1|
|546   |    mul_6ns_6s_12_1_1_U1329                                             |hls_sparse_mul_6ns_6s_12_1_1_1541                                                           |     48|
|547   |    mul_6ns_6s_12_1_1_U1338                                             |hls_sparse_mul_6ns_6s_12_1_1_1542                                                           |      1|
|548   |    mul_6ns_6s_12_1_1_U1340                                             |hls_sparse_mul_6ns_6s_12_1_1_1543                                                           |     67|
|549   |    mul_6ns_6s_12_1_1_U1343                                             |hls_sparse_mul_6ns_6s_12_1_1_1544                                                           |     44|
|550   |    mul_6ns_6s_12_1_1_U1350                                             |hls_sparse_mul_6ns_6s_12_1_1_1545                                                           |     63|
|551   |    mul_6ns_6s_12_1_1_U1353                                             |hls_sparse_mul_6ns_6s_12_1_1_1546                                                           |      1|
|552   |    mul_6ns_6s_12_1_1_U1359                                             |hls_sparse_mul_6ns_6s_12_1_1_1547                                                           |     66|
|553   |    mul_6ns_6s_12_1_1_U1361                                             |hls_sparse_mul_6ns_6s_12_1_1_1548                                                           |     39|
|554   |    mul_6ns_6s_12_1_1_U1363                                             |hls_sparse_mul_6ns_6s_12_1_1_1549                                                           |     32|
|555   |    mul_6ns_6s_12_1_1_U1364                                             |hls_sparse_mul_6ns_6s_12_1_1_1550                                                           |      1|
|556   |    mul_6ns_6s_12_1_1_U1368                                             |hls_sparse_mul_6ns_6s_12_1_1_1551                                                           |     16|
|557   |    mul_6ns_6s_12_1_1_U1370                                             |hls_sparse_mul_6ns_6s_12_1_1_1552                                                           |     37|
|558   |    mul_6ns_6s_12_1_1_U1371                                             |hls_sparse_mul_6ns_6s_12_1_1_1553                                                           |      1|
|559   |    mul_6ns_6s_12_1_1_U1374                                             |hls_sparse_mul_6ns_6s_12_1_1_1554                                                           |      1|
|560   |    mul_6ns_6s_12_1_1_U1379                                             |hls_sparse_mul_6ns_6s_12_1_1_1555                                                           |     15|
|561   |    mul_6ns_6s_12_1_1_U1391                                             |hls_sparse_mul_6ns_6s_12_1_1_1556                                                           |      1|
|562   |    mul_6ns_6s_12_1_1_U1394                                             |hls_sparse_mul_6ns_6s_12_1_1_1557                                                           |      1|
|563   |    mul_6ns_6s_12_1_1_U1399                                             |hls_sparse_mul_6ns_6s_12_1_1_1558                                                           |     19|
|564   |    mul_6ns_6s_12_1_1_U1405                                             |hls_sparse_mul_6ns_6s_12_1_1_1559                                                           |      1|
|565   |    mul_6ns_6s_12_1_1_U1407                                             |hls_sparse_mul_6ns_6s_12_1_1_1560                                                           |     97|
|566   |    mul_6ns_6s_12_1_1_U1411                                             |hls_sparse_mul_6ns_6s_12_1_1_1561                                                           |     94|
|567   |    mul_6ns_6s_12_1_1_U1412                                             |hls_sparse_mul_6ns_6s_12_1_1_1562                                                           |      1|
|568   |    mul_6ns_6s_12_1_1_U1413                                             |hls_sparse_mul_6ns_6s_12_1_1_1563                                                           |    138|
|569   |    mul_6ns_6s_12_1_1_U1416                                             |hls_sparse_mul_6ns_6s_12_1_1_1564                                                           |      1|
|570   |    mul_6ns_6s_12_1_1_U1418                                             |hls_sparse_mul_6ns_6s_12_1_1_1565                                                           |     85|
|571   |    mul_6ns_6s_12_1_1_U1422                                             |hls_sparse_mul_6ns_6s_12_1_1_1566                                                           |     53|
|572   |    mul_6ns_6s_12_1_1_U1435                                             |hls_sparse_mul_6ns_6s_12_1_1_1567                                                           |     77|
|573   |    mul_6ns_6s_12_1_1_U1436                                             |hls_sparse_mul_6ns_6s_12_1_1_1568                                                           |      1|
|574   |    mul_6ns_6s_12_1_1_U1437                                             |hls_sparse_mul_6ns_6s_12_1_1_1569                                                           |      1|
|575   |    mul_6ns_6s_12_1_1_U1443                                             |hls_sparse_mul_6ns_6s_12_1_1_1570                                                           |      1|
|576   |    mul_6ns_6s_12_1_1_U1446                                             |hls_sparse_mul_6ns_6s_12_1_1_1571                                                           |     83|
|577   |    mul_6ns_6s_12_1_1_U1456                                             |hls_sparse_mul_6ns_6s_12_1_1_1572                                                           |      1|
|578   |    mul_6ns_6s_12_1_1_U1461                                             |hls_sparse_mul_6ns_6s_12_1_1_1573                                                           |      1|
|579   |    mul_6ns_6s_12_1_1_U1475                                             |hls_sparse_mul_6ns_6s_12_1_1_1574                                                           |     70|
|580   |    mul_6ns_6s_12_1_1_U1479                                             |hls_sparse_mul_6ns_6s_12_1_1_1575                                                           |     75|
|581   |    mul_6ns_6s_12_1_1_U1480                                             |hls_sparse_mul_6ns_6s_12_1_1_1576                                                           |      1|
|582   |    mul_6ns_6s_12_1_1_U1483                                             |hls_sparse_mul_6ns_6s_12_1_1_1577                                                           |     62|
|583   |    mul_6ns_6s_12_1_1_U1487                                             |hls_sparse_mul_6ns_6s_12_1_1_1578                                                           |     45|
|584   |    mul_6ns_6s_12_1_1_U1489                                             |hls_sparse_mul_6ns_6s_12_1_1_1579                                                           |      1|
|585   |    mul_6ns_6s_12_1_1_U1491                                             |hls_sparse_mul_6ns_6s_12_1_1_1580                                                           |     50|
|586   |    mul_6ns_6s_12_1_1_U1498                                             |hls_sparse_mul_6ns_6s_12_1_1_1581                                                           |    113|
|587   |    mul_6ns_6s_12_1_1_U1499                                             |hls_sparse_mul_6ns_6s_12_1_1_1582                                                           |     72|
|588   |    mul_6ns_6s_12_1_1_U1500                                             |hls_sparse_mul_6ns_6s_12_1_1_1583                                                           |     89|
|589   |    mul_6ns_6s_12_1_1_U1506                                             |hls_sparse_mul_6ns_6s_12_1_1_1584                                                           |     55|
|590   |    mul_6ns_6s_12_1_1_U1511                                             |hls_sparse_mul_6ns_6s_12_1_1_1585                                                           |     51|
|591   |    mul_6ns_6s_12_1_1_U1523                                             |hls_sparse_mul_6ns_6s_12_1_1_1586                                                           |      1|
|592   |    mul_6ns_6s_12_1_1_U1524                                             |hls_sparse_mul_6ns_6s_12_1_1_1587                                                           |     74|
|593   |    mul_6ns_6s_12_1_1_U886                                              |hls_sparse_mul_6ns_6s_12_1_1_1588                                                           |     20|
|594   |    mul_6ns_6s_12_1_1_U889                                              |hls_sparse_mul_6ns_6s_12_1_1_1589                                                           |     26|
|595   |    mul_6ns_6s_12_1_1_U890                                              |hls_sparse_mul_6ns_6s_12_1_1_1590                                                           |     48|
|596   |    mul_6ns_6s_12_1_1_U894                                              |hls_sparse_mul_6ns_6s_12_1_1_1591                                                           |     67|
|597   |    mul_6ns_6s_12_1_1_U897                                              |hls_sparse_mul_6ns_6s_12_1_1_1592                                                           |     16|
|598   |    mul_6ns_6s_12_1_1_U904                                              |hls_sparse_mul_6ns_6s_12_1_1_1593                                                           |      1|
|599   |    mul_6ns_6s_12_1_1_U907                                              |hls_sparse_mul_6ns_6s_12_1_1_1594                                                           |     12|
|600   |    mul_6ns_6s_12_1_1_U915                                              |hls_sparse_mul_6ns_6s_12_1_1_1595                                                           |     24|
|601   |    mul_6ns_6s_12_1_1_U920                                              |hls_sparse_mul_6ns_6s_12_1_1_1596                                                           |     32|
|602   |    mul_6ns_6s_12_1_1_U926                                              |hls_sparse_mul_6ns_6s_12_1_1_1597                                                           |     98|
|603   |    mul_6ns_6s_12_1_1_U929                                              |hls_sparse_mul_6ns_6s_12_1_1_1598                                                           |     31|
|604   |    mul_6ns_6s_12_1_1_U938                                              |hls_sparse_mul_6ns_6s_12_1_1_1599                                                           |     12|
|605   |    mul_6ns_6s_12_1_1_U940                                              |hls_sparse_mul_6ns_6s_12_1_1_1600                                                           |     24|
|606   |    mul_6ns_6s_12_1_1_U942                                              |hls_sparse_mul_6ns_6s_12_1_1_1601                                                           |     70|
|607   |    mul_6ns_6s_12_1_1_U943                                              |hls_sparse_mul_6ns_6s_12_1_1_1602                                                           |      1|
|608   |    mul_6ns_6s_12_1_1_U945                                              |hls_sparse_mul_6ns_6s_12_1_1_1603                                                           |      1|
|609   |    mul_6ns_6s_12_1_1_U946                                              |hls_sparse_mul_6ns_6s_12_1_1_1604                                                           |     41|
|610   |    mul_6ns_6s_12_1_1_U949                                              |hls_sparse_mul_6ns_6s_12_1_1_1605                                                           |     52|
|611   |    mul_6ns_6s_12_1_1_U951                                              |hls_sparse_mul_6ns_6s_12_1_1_1606                                                           |    102|
|612   |    mul_6ns_6s_12_1_1_U952                                              |hls_sparse_mul_6ns_6s_12_1_1_1607                                                           |      1|
|613   |    mul_6ns_6s_12_1_1_U961                                              |hls_sparse_mul_6ns_6s_12_1_1_1608                                                           |      4|
|614   |    mul_6ns_6s_12_1_1_U963                                              |hls_sparse_mul_6ns_6s_12_1_1_1609                                                           |      1|
|615   |    mul_6ns_6s_12_1_1_U965                                              |hls_sparse_mul_6ns_6s_12_1_1_1610                                                           |     38|
|616   |    mul_6ns_6s_12_1_1_U973                                              |hls_sparse_mul_6ns_6s_12_1_1_1611                                                           |      1|
|617   |    mul_6ns_6s_12_1_1_U976                                              |hls_sparse_mul_6ns_6s_12_1_1_1612                                                           |     84|
|618   |    mul_6ns_6s_12_1_1_U979                                              |hls_sparse_mul_6ns_6s_12_1_1_1613                                                           |     52|
|619   |    mul_6ns_6s_12_1_1_U981                                              |hls_sparse_mul_6ns_6s_12_1_1_1614                                                           |      1|
|620   |    mul_6ns_6s_12_1_1_U985                                              |hls_sparse_mul_6ns_6s_12_1_1_1615                                                           |      1|
|621   |    mul_6ns_6s_12_1_1_U990                                              |hls_sparse_mul_6ns_6s_12_1_1_1616                                                           |     29|
|622   |    mul_6ns_6s_12_1_1_U992                                              |hls_sparse_mul_6ns_6s_12_1_1_1617                                                           |      1|
|623   |    mul_6ns_6s_12_1_1_U993                                              |hls_sparse_mul_6ns_6s_12_1_1_1618                                                           |     15|
|624   |    mul_6ns_6s_12_1_1_U997                                              |hls_sparse_mul_6ns_6s_12_1_1_1619                                                           |     45|
|625   |  flatten_out_10_U                                                      |hls_sparse_fifo_w6_d2_S                                                                     |     41|
|626   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1115                                                       |     32|
|627   |  flatten_out_11_U                                                      |hls_sparse_fifo_w6_d2_S_0                                                                   |     34|
|628   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1114                                                       |     24|
|629   |  flatten_out_12_U                                                      |hls_sparse_fifo_w6_d2_S_1                                                                   |     35|
|630   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1113                                                       |     25|
|631   |  flatten_out_13_U                                                      |hls_sparse_fifo_w6_d2_S_2                                                                   |     34|
|632   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1112                                                       |     23|
|633   |  flatten_out_14_U                                                      |hls_sparse_fifo_w6_d2_S_3                                                                   |     36|
|634   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1111                                                       |     26|
|635   |  flatten_out_15_U                                                      |hls_sparse_fifo_w6_d2_S_4                                                                   |     36|
|636   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1110                                                       |     26|
|637   |  flatten_out_16_U                                                      |hls_sparse_fifo_w6_d2_S_5                                                                   |     39|
|638   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1109                                                       |     27|
|639   |  flatten_out_17_U                                                      |hls_sparse_fifo_w6_d2_S_6                                                                   |     35|
|640   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1108                                                       |     25|
|641   |  flatten_out_18_U                                                      |hls_sparse_fifo_w6_d2_S_7                                                                   |     30|
|642   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1107                                                       |     21|
|643   |  flatten_out_19_U                                                      |hls_sparse_fifo_w6_d2_S_8                                                                   |     32|
|644   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1106                                                       |     19|
|645   |  flatten_out_1_U                                                       |hls_sparse_fifo_w6_d2_S_9                                                                   |    153|
|646   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1105                                                       |    143|
|647   |  flatten_out_20_U                                                      |hls_sparse_fifo_w6_d2_S_10                                                                  |     31|
|648   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1104                                                       |     22|
|649   |  flatten_out_21_U                                                      |hls_sparse_fifo_w6_d2_S_11                                                                  |     29|
|650   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1103                                                       |     20|
|651   |  flatten_out_22_U                                                      |hls_sparse_fifo_w6_d2_S_12                                                                  |     35|
|652   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1102                                                       |     25|
|653   |  flatten_out_23_U                                                      |hls_sparse_fifo_w6_d2_S_13                                                                  |     33|
|654   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1101                                                       |     23|
|655   |  flatten_out_24_U                                                      |hls_sparse_fifo_w6_d2_S_14                                                                  |     33|
|656   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1100                                                       |     23|
|657   |  flatten_out_25_U                                                      |hls_sparse_fifo_w6_d2_S_15                                                                  |     31|
|658   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1099                                                       |     21|
|659   |  flatten_out_26_U                                                      |hls_sparse_fifo_w6_d2_S_16                                                                  |     29|
|660   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1098                                                       |     20|
|661   |  flatten_out_27_U                                                      |hls_sparse_fifo_w6_d2_S_17                                                                  |     29|
|662   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1097                                                       |     20|
|663   |  flatten_out_28_U                                                      |hls_sparse_fifo_w6_d2_S_18                                                                  |     30|
|664   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1096                                                       |     21|
|665   |  flatten_out_29_U                                                      |hls_sparse_fifo_w6_d2_S_19                                                                  |     31|
|666   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1095                                                       |     22|
|667   |  flatten_out_2_U                                                       |hls_sparse_fifo_w6_d2_S_20                                                                  |     89|
|668   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1094                                                       |     79|
|669   |  flatten_out_30_U                                                      |hls_sparse_fifo_w6_d2_S_21                                                                  |     37|
|670   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1093                                                       |     27|
|671   |  flatten_out_31_U                                                      |hls_sparse_fifo_w6_d2_S_22                                                                  |     25|
|672   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1092                                                       |     15|
|673   |  flatten_out_32_U                                                      |hls_sparse_fifo_w6_d2_S_23                                                                  |     25|
|674   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1091                                                       |     15|
|675   |  flatten_out_33_U                                                      |hls_sparse_fifo_w6_d2_S_24                                                                  |     26|
|676   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1090                                                       |     16|
|677   |  flatten_out_34_U                                                      |hls_sparse_fifo_w6_d2_S_25                                                                  |     29|
|678   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1089                                                       |     19|
|679   |  flatten_out_35_U                                                      |hls_sparse_fifo_w6_d2_S_26                                                                  |     26|
|680   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1088                                                       |     15|
|681   |  flatten_out_36_U                                                      |hls_sparse_fifo_w6_d2_S_27                                                                  |     25|
|682   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1087                                                       |     15|
|683   |  flatten_out_37_U                                                      |hls_sparse_fifo_w6_d2_S_28                                                                  |     26|
|684   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1086                                                       |     16|
|685   |  flatten_out_38_U                                                      |hls_sparse_fifo_w6_d2_S_29                                                                  |     25|
|686   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1085                                                       |     15|
|687   |  flatten_out_39_U                                                      |hls_sparse_fifo_w6_d2_S_30                                                                  |     24|
|688   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1084                                                       |     15|
|689   |  flatten_out_3_U                                                       |hls_sparse_fifo_w6_d2_S_31                                                                  |     74|
|690   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1083                                                       |     64|
|691   |  flatten_out_40_U                                                      |hls_sparse_fifo_w6_d2_S_32                                                                  |     24|
|692   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1082                                                       |     15|
|693   |  flatten_out_41_U                                                      |hls_sparse_fifo_w6_d2_S_33                                                                  |     26|
|694   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1081                                                       |     15|
|695   |  flatten_out_42_U                                                      |hls_sparse_fifo_w6_d2_S_34                                                                  |     24|
|696   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1080                                                       |     15|
|697   |  flatten_out_43_U                                                      |hls_sparse_fifo_w6_d2_S_35                                                                  |     24|
|698   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1079                                                       |     15|
|699   |  flatten_out_44_U                                                      |hls_sparse_fifo_w6_d2_S_36                                                                  |     24|
|700   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1078                                                       |     15|
|701   |  flatten_out_45_U                                                      |hls_sparse_fifo_w6_d2_S_37                                                                  |     25|
|702   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1077                                                       |     15|
|703   |  flatten_out_46_U                                                      |hls_sparse_fifo_w6_d2_S_38                                                                  |     24|
|704   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1076                                                       |     15|
|705   |  flatten_out_47_U                                                      |hls_sparse_fifo_w6_d2_S_39                                                                  |     25|
|706   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1075                                                       |     15|
|707   |  flatten_out_48_U                                                      |hls_sparse_fifo_w6_d2_S_40                                                                  |     24|
|708   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1074                                                       |     15|
|709   |  flatten_out_49_U                                                      |hls_sparse_fifo_w6_d2_S_41                                                                  |     25|
|710   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1073                                                       |     15|
|711   |  flatten_out_4_U                                                       |hls_sparse_fifo_w6_d2_S_42                                                                  |     51|
|712   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1072                                                       |     42|
|713   |  flatten_out_50_U                                                      |hls_sparse_fifo_w6_d2_S_43                                                                  |     24|
|714   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1071                                                       |     15|
|715   |  flatten_out_51_U                                                      |hls_sparse_fifo_w6_d2_S_44                                                                  |     25|
|716   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1070                                                       |     15|
|717   |  flatten_out_52_U                                                      |hls_sparse_fifo_w6_d2_S_45                                                                  |     25|
|718   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1069                                                       |     15|
|719   |  flatten_out_53_U                                                      |hls_sparse_fifo_w6_d2_S_46                                                                  |     24|
|720   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1068                                                       |     15|
|721   |  flatten_out_54_U                                                      |hls_sparse_fifo_w6_d2_S_47                                                                  |     25|
|722   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1067                                                       |     15|
|723   |  flatten_out_55_U                                                      |hls_sparse_fifo_w6_d2_S_48                                                                  |     24|
|724   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1066                                                       |     15|
|725   |  flatten_out_56_U                                                      |hls_sparse_fifo_w6_d2_S_49                                                                  |     25|
|726   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1065                                                       |     15|
|727   |  flatten_out_57_U                                                      |hls_sparse_fifo_w6_d2_S_50                                                                  |     27|
|728   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1064                                                       |     15|
|729   |  flatten_out_58_U                                                      |hls_sparse_fifo_w6_d2_S_51                                                                  |     28|
|730   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1063                                                       |     15|
|731   |  flatten_out_59_U                                                      |hls_sparse_fifo_w6_d2_S_52                                                                  |     26|
|732   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1062                                                       |     15|
|733   |  flatten_out_5_U                                                       |hls_sparse_fifo_w6_d2_S_53                                                                  |     34|
|734   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1061                                                       |     25|
|735   |  flatten_out_60_U                                                      |hls_sparse_fifo_w6_d2_S_54                                                                  |     24|
|736   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1060                                                       |     15|
|737   |  flatten_out_61_U                                                      |hls_sparse_fifo_w6_d2_S_55                                                                  |     24|
|738   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1059                                                       |     15|
|739   |  flatten_out_62_U                                                      |hls_sparse_fifo_w6_d2_S_56                                                                  |     24|
|740   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1058                                                       |     15|
|741   |  flatten_out_63_U                                                      |hls_sparse_fifo_w6_d2_S_57                                                                  |     24|
|742   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1057                                                       |     15|
|743   |  flatten_out_64_U                                                      |hls_sparse_fifo_w6_d2_S_58                                                                  |     27|
|744   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1056                                                       |     15|
|745   |  flatten_out_65_U                                                      |hls_sparse_fifo_w6_d2_S_59                                                                  |     25|
|746   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1055                                                       |     15|
|747   |  flatten_out_66_U                                                      |hls_sparse_fifo_w6_d2_S_60                                                                  |     25|
|748   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1054                                                       |     15|
|749   |  flatten_out_67_U                                                      |hls_sparse_fifo_w6_d2_S_61                                                                  |     25|
|750   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1053                                                       |     15|
|751   |  flatten_out_68_U                                                      |hls_sparse_fifo_w6_d2_S_62                                                                  |     25|
|752   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1052                                                       |     15|
|753   |  flatten_out_69_U                                                      |hls_sparse_fifo_w6_d2_S_63                                                                  |     24|
|754   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1051                                                       |     15|
|755   |  flatten_out_6_U                                                       |hls_sparse_fifo_w6_d2_S_64                                                                  |     36|
|756   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1050                                                       |     26|
|757   |  flatten_out_70_U                                                      |hls_sparse_fifo_w6_d2_S_65                                                                  |     24|
|758   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1049                                                       |     15|
|759   |  flatten_out_71_U                                                      |hls_sparse_fifo_w6_d2_S_66                                                                  |     24|
|760   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1048                                                       |     15|
|761   |  flatten_out_72_U                                                      |hls_sparse_fifo_w6_d2_S_67                                                                  |     24|
|762   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1047                                                       |     15|
|763   |  flatten_out_73_U                                                      |hls_sparse_fifo_w6_d2_S_68                                                                  |     26|
|764   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1046                                                       |     15|
|765   |  flatten_out_74_U                                                      |hls_sparse_fifo_w6_d2_S_69                                                                  |     25|
|766   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1045                                                       |     15|
|767   |  flatten_out_7_U                                                       |hls_sparse_fifo_w6_d2_S_70                                                                  |     35|
|768   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1044                                                       |     24|
|769   |  flatten_out_8_U                                                       |hls_sparse_fifo_w6_d2_S_71                                                                  |     35|
|770   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1043                                                       |     25|
|771   |  flatten_out_9_U                                                       |hls_sparse_fifo_w6_d2_S_72                                                                  |     35|
|772   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1042                                                       |     23|
|773   |  flatten_out_U                                                         |hls_sparse_fifo_w6_d2_S_73                                                                  |    169|
|774   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_1041                                                       |    159|
|775   |  layer11_out_10_U                                                      |hls_sparse_fifo_w20_d2_S                                                                    |    113|
|776   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1040                                                      |    103|
|777   |  layer11_out_11_U                                                      |hls_sparse_fifo_w20_d2_S_74                                                                 |    114|
|778   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1039                                                      |    103|
|779   |  layer11_out_12_U                                                      |hls_sparse_fifo_w20_d2_S_75                                                                 |    113|
|780   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1038                                                      |    103|
|781   |  layer11_out_13_U                                                      |hls_sparse_fifo_w20_d2_S_76                                                                 |    116|
|782   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1037                                                      |    103|
|783   |  layer11_out_14_U                                                      |hls_sparse_fifo_w20_d2_S_77                                                                 |    114|
|784   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1036                                                      |    103|
|785   |  layer11_out_15_U                                                      |hls_sparse_fifo_w20_d2_S_78                                                                 |    115|
|786   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1035                                                      |    103|
|787   |  layer11_out_16_U                                                      |hls_sparse_fifo_w20_d2_S_79                                                                 |    115|
|788   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1034                                                      |    103|
|789   |  layer11_out_17_U                                                      |hls_sparse_fifo_w20_d2_S_80                                                                 |    115|
|790   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1033                                                      |    103|
|791   |  layer11_out_18_U                                                      |hls_sparse_fifo_w20_d2_S_81                                                                 |    114|
|792   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1032                                                      |    103|
|793   |  layer11_out_19_U                                                      |hls_sparse_fifo_w20_d2_S_82                                                                 |    118|
|794   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1031                                                      |    103|
|795   |  layer11_out_1_U                                                       |hls_sparse_fifo_w20_d2_S_83                                                                 |    114|
|796   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1030                                                      |    103|
|797   |  layer11_out_20_U                                                      |hls_sparse_fifo_w20_d2_S_84                                                                 |    114|
|798   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1029                                                      |    103|
|799   |  layer11_out_21_U                                                      |hls_sparse_fifo_w20_d2_S_85                                                                 |    115|
|800   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1028                                                      |    103|
|801   |  layer11_out_22_U                                                      |hls_sparse_fifo_w20_d2_S_86                                                                 |    116|
|802   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1027                                                      |    103|
|803   |  layer11_out_23_U                                                      |hls_sparse_fifo_w20_d2_S_87                                                                 |    115|
|804   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1026                                                      |    103|
|805   |  layer11_out_24_U                                                      |hls_sparse_fifo_w20_d2_S_88                                                                 |    115|
|806   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1025                                                      |    103|
|807   |  layer11_out_25_U                                                      |hls_sparse_fifo_w20_d2_S_89                                                                 |    115|
|808   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1024                                                      |    103|
|809   |  layer11_out_26_U                                                      |hls_sparse_fifo_w20_d2_S_90                                                                 |    114|
|810   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1023                                                      |    103|
|811   |  layer11_out_27_U                                                      |hls_sparse_fifo_w20_d2_S_91                                                                 |    115|
|812   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1022                                                      |    103|
|813   |  layer11_out_28_U                                                      |hls_sparse_fifo_w20_d2_S_92                                                                 |    117|
|814   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1021                                                      |    103|
|815   |  layer11_out_29_U                                                      |hls_sparse_fifo_w20_d2_S_93                                                                 |    115|
|816   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1020                                                      |    103|
|817   |  layer11_out_2_U                                                       |hls_sparse_fifo_w20_d2_S_94                                                                 |    115|
|818   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1019                                                      |    103|
|819   |  layer11_out_30_U                                                      |hls_sparse_fifo_w20_d2_S_95                                                                 |    113|
|820   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1018                                                      |    103|
|821   |  layer11_out_31_U                                                      |hls_sparse_fifo_w20_d2_S_96                                                                 |    114|
|822   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1017                                                      |    103|
|823   |  layer11_out_32_U                                                      |hls_sparse_fifo_w20_d2_S_97                                                                 |    113|
|824   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1016                                                      |    103|
|825   |  layer11_out_33_U                                                      |hls_sparse_fifo_w20_d2_S_98                                                                 |    113|
|826   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1015                                                      |    103|
|827   |  layer11_out_34_U                                                      |hls_sparse_fifo_w20_d2_S_99                                                                 |    114|
|828   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1014                                                      |    103|
|829   |  layer11_out_35_U                                                      |hls_sparse_fifo_w20_d2_S_100                                                                |    115|
|830   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1013                                                      |    103|
|831   |  layer11_out_36_U                                                      |hls_sparse_fifo_w20_d2_S_101                                                                |    113|
|832   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1012                                                      |    103|
|833   |  layer11_out_37_U                                                      |hls_sparse_fifo_w20_d2_S_102                                                                |    113|
|834   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1011                                                      |    103|
|835   |  layer11_out_38_U                                                      |hls_sparse_fifo_w20_d2_S_103                                                                |    113|
|836   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1010                                                      |    103|
|837   |  layer11_out_39_U                                                      |hls_sparse_fifo_w20_d2_S_104                                                                |    114|
|838   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1009                                                      |    103|
|839   |  layer11_out_3_U                                                       |hls_sparse_fifo_w20_d2_S_105                                                                |    113|
|840   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1008                                                      |    103|
|841   |  layer11_out_40_U                                                      |hls_sparse_fifo_w20_d2_S_106                                                                |    114|
|842   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1007                                                      |    103|
|843   |  layer11_out_41_U                                                      |hls_sparse_fifo_w20_d2_S_107                                                                |    115|
|844   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1006                                                      |    103|
|845   |  layer11_out_42_U                                                      |hls_sparse_fifo_w20_d2_S_108                                                                |    114|
|846   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1005                                                      |    103|
|847   |  layer11_out_43_U                                                      |hls_sparse_fifo_w20_d2_S_109                                                                |    114|
|848   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1004                                                      |    103|
|849   |  layer11_out_44_U                                                      |hls_sparse_fifo_w20_d2_S_110                                                                |    116|
|850   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1003                                                      |    103|
|851   |  layer11_out_45_U                                                      |hls_sparse_fifo_w20_d2_S_111                                                                |    114|
|852   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1002                                                      |    103|
|853   |  layer11_out_46_U                                                      |hls_sparse_fifo_w20_d2_S_112                                                                |    114|
|854   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1001                                                      |    103|
|855   |  layer11_out_47_U                                                      |hls_sparse_fifo_w20_d2_S_113                                                                |    116|
|856   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_1000                                                      |    103|
|857   |  layer11_out_48_U                                                      |hls_sparse_fifo_w20_d2_S_114                                                                |    115|
|858   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_999                                                       |    103|
|859   |  layer11_out_49_U                                                      |hls_sparse_fifo_w20_d2_S_115                                                                |    115|
|860   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_998                                                       |    103|
|861   |  layer11_out_4_U                                                       |hls_sparse_fifo_w20_d2_S_116                                                                |    113|
|862   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_997                                                       |    103|
|863   |  layer11_out_50_U                                                      |hls_sparse_fifo_w20_d2_S_117                                                                |    115|
|864   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_996                                                       |    103|
|865   |  layer11_out_51_U                                                      |hls_sparse_fifo_w20_d2_S_118                                                                |    115|
|866   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_995                                                       |    103|
|867   |  layer11_out_52_U                                                      |hls_sparse_fifo_w20_d2_S_119                                                                |    116|
|868   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_994                                                       |    103|
|869   |  layer11_out_53_U                                                      |hls_sparse_fifo_w20_d2_S_120                                                                |    116|
|870   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_993                                                       |    103|
|871   |  layer11_out_54_U                                                      |hls_sparse_fifo_w20_d2_S_121                                                                |    114|
|872   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_992                                                       |    103|
|873   |  layer11_out_55_U                                                      |hls_sparse_fifo_w20_d2_S_122                                                                |    115|
|874   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_991                                                       |    103|
|875   |  layer11_out_56_U                                                      |hls_sparse_fifo_w20_d2_S_123                                                                |    116|
|876   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_990                                                       |    103|
|877   |  layer11_out_57_U                                                      |hls_sparse_fifo_w20_d2_S_124                                                                |    115|
|878   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_989                                                       |    103|
|879   |  layer11_out_58_U                                                      |hls_sparse_fifo_w20_d2_S_125                                                                |    116|
|880   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_988                                                       |    103|
|881   |  layer11_out_59_U                                                      |hls_sparse_fifo_w20_d2_S_126                                                                |    115|
|882   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_987                                                       |    103|
|883   |  layer11_out_5_U                                                       |hls_sparse_fifo_w20_d2_S_127                                                                |    114|
|884   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_986                                                       |    103|
|885   |  layer11_out_60_U                                                      |hls_sparse_fifo_w20_d2_S_128                                                                |    114|
|886   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_985                                                       |    103|
|887   |  layer11_out_61_U                                                      |hls_sparse_fifo_w20_d2_S_129                                                                |    115|
|888   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_984                                                       |    103|
|889   |  layer11_out_62_U                                                      |hls_sparse_fifo_w20_d2_S_130                                                                |    114|
|890   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_983                                                       |    103|
|891   |  layer11_out_63_U                                                      |hls_sparse_fifo_w20_d2_S_131                                                                |    114|
|892   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_982                                                       |    103|
|893   |  layer11_out_6_U                                                       |hls_sparse_fifo_w20_d2_S_132                                                                |    114|
|894   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_981                                                       |    103|
|895   |  layer11_out_7_U                                                       |hls_sparse_fifo_w20_d2_S_133                                                                |    115|
|896   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_980                                                       |    103|
|897   |  layer11_out_8_U                                                       |hls_sparse_fifo_w20_d2_S_134                                                                |    113|
|898   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_979                                                       |    103|
|899   |  layer11_out_9_U                                                       |hls_sparse_fifo_w20_d2_S_135                                                                |    113|
|900   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg_978                                                       |    103|
|901   |  layer11_out_U                                                         |hls_sparse_fifo_w20_d2_S_136                                                                |    113|
|902   |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                 |hls_sparse_fifo_w20_d2_S_ShiftReg                                                           |    103|
|903   |  layer13_out_10_U                                                      |hls_sparse_fifo_w6_d2_S_137                                                                 |     28|
|904   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_977                                                        |     19|
|905   |  layer13_out_11_U                                                      |hls_sparse_fifo_w6_d2_S_138                                                                 |     29|
|906   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_976                                                        |     19|
|907   |  layer13_out_12_U                                                      |hls_sparse_fifo_w6_d2_S_139                                                                 |     29|
|908   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_975                                                        |     19|
|909   |  layer13_out_13_U                                                      |hls_sparse_fifo_w6_d2_S_140                                                                 |     28|
|910   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_974                                                        |     19|
|911   |  layer13_out_14_U                                                      |hls_sparse_fifo_w6_d2_S_141                                                                 |     28|
|912   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_973                                                        |     19|
|913   |  layer13_out_15_U                                                      |hls_sparse_fifo_w6_d2_S_142                                                                 |     28|
|914   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_972                                                        |     19|
|915   |  layer13_out_16_U                                                      |hls_sparse_fifo_w6_d2_S_143                                                                 |     28|
|916   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_971                                                        |     19|
|917   |  layer13_out_17_U                                                      |hls_sparse_fifo_w6_d2_S_144                                                                 |     28|
|918   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_970                                                        |     19|
|919   |  layer13_out_18_U                                                      |hls_sparse_fifo_w6_d2_S_145                                                                 |     28|
|920   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_969                                                        |     19|
|921   |  layer13_out_19_U                                                      |hls_sparse_fifo_w6_d2_S_146                                                                 |     28|
|922   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_968                                                        |     19|
|923   |  layer13_out_1_U                                                       |hls_sparse_fifo_w6_d2_S_147                                                                 |     28|
|924   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_967                                                        |     19|
|925   |  layer13_out_20_U                                                      |hls_sparse_fifo_w6_d2_S_148                                                                 |     29|
|926   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_966                                                        |     19|
|927   |  layer13_out_21_U                                                      |hls_sparse_fifo_w6_d2_S_149                                                                 |     28|
|928   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_965                                                        |     19|
|929   |  layer13_out_22_U                                                      |hls_sparse_fifo_w6_d2_S_150                                                                 |     29|
|930   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_964                                                        |     19|
|931   |  layer13_out_23_U                                                      |hls_sparse_fifo_w6_d2_S_151                                                                 |     28|
|932   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_963                                                        |     19|
|933   |  layer13_out_24_U                                                      |hls_sparse_fifo_w6_d2_S_152                                                                 |     28|
|934   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_962                                                        |     19|
|935   |  layer13_out_25_U                                                      |hls_sparse_fifo_w6_d2_S_153                                                                 |     30|
|936   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_961                                                        |     19|
|937   |  layer13_out_26_U                                                      |hls_sparse_fifo_w6_d2_S_154                                                                 |     29|
|938   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_960                                                        |     19|
|939   |  layer13_out_27_U                                                      |hls_sparse_fifo_w6_d2_S_155                                                                 |     30|
|940   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_959                                                        |     19|
|941   |  layer13_out_28_U                                                      |hls_sparse_fifo_w6_d2_S_156                                                                 |     28|
|942   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_958                                                        |     19|
|943   |  layer13_out_29_U                                                      |hls_sparse_fifo_w6_d2_S_157                                                                 |     28|
|944   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_957                                                        |     19|
|945   |  layer13_out_2_U                                                       |hls_sparse_fifo_w6_d2_S_158                                                                 |     29|
|946   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_956                                                        |     19|
|947   |  layer13_out_30_U                                                      |hls_sparse_fifo_w6_d2_S_159                                                                 |     29|
|948   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_955                                                        |     19|
|949   |  layer13_out_31_U                                                      |hls_sparse_fifo_w6_d2_S_160                                                                 |     29|
|950   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_954                                                        |     19|
|951   |  layer13_out_32_U                                                      |hls_sparse_fifo_w6_d2_S_161                                                                 |     28|
|952   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_953                                                        |     19|
|953   |  layer13_out_33_U                                                      |hls_sparse_fifo_w6_d2_S_162                                                                 |     35|
|954   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_952                                                        |     18|
|955   |  layer13_out_34_U                                                      |hls_sparse_fifo_w6_d2_S_163                                                                 |     28|
|956   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_951                                                        |     18|
|957   |  layer13_out_35_U                                                      |hls_sparse_fifo_w6_d2_S_164                                                                 |     28|
|958   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_950                                                        |     18|
|959   |  layer13_out_36_U                                                      |hls_sparse_fifo_w6_d2_S_165                                                                 |     28|
|960   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_949                                                        |     18|
|961   |  layer13_out_37_U                                                      |hls_sparse_fifo_w6_d2_S_166                                                                 |     30|
|962   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_948                                                        |     18|
|963   |  layer13_out_38_U                                                      |hls_sparse_fifo_w6_d2_S_167                                                                 |     28|
|964   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_947                                                        |     18|
|965   |  layer13_out_39_U                                                      |hls_sparse_fifo_w6_d2_S_168                                                                 |     30|
|966   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_946                                                        |     18|
|967   |  layer13_out_3_U                                                       |hls_sparse_fifo_w6_d2_S_169                                                                 |     31|
|968   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_945                                                        |     19|
|969   |  layer13_out_40_U                                                      |hls_sparse_fifo_w6_d2_S_170                                                                 |     28|
|970   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_944                                                        |     18|
|971   |  layer13_out_41_U                                                      |hls_sparse_fifo_w6_d2_S_171                                                                 |     28|
|972   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_943                                                        |     18|
|973   |  layer13_out_42_U                                                      |hls_sparse_fifo_w6_d2_S_172                                                                 |     29|
|974   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_942                                                        |     18|
|975   |  layer13_out_43_U                                                      |hls_sparse_fifo_w6_d2_S_173                                                                 |     28|
|976   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_941                                                        |     18|
|977   |  layer13_out_44_U                                                      |hls_sparse_fifo_w6_d2_S_174                                                                 |     28|
|978   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_940                                                        |     18|
|979   |  layer13_out_45_U                                                      |hls_sparse_fifo_w6_d2_S_175                                                                 |     28|
|980   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_939                                                        |     18|
|981   |  layer13_out_46_U                                                      |hls_sparse_fifo_w6_d2_S_176                                                                 |     29|
|982   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_938                                                        |     18|
|983   |  layer13_out_47_U                                                      |hls_sparse_fifo_w6_d2_S_177                                                                 |     28|
|984   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_937                                                        |     18|
|985   |  layer13_out_48_U                                                      |hls_sparse_fifo_w6_d2_S_178                                                                 |     29|
|986   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_936                                                        |     18|
|987   |  layer13_out_49_U                                                      |hls_sparse_fifo_w6_d2_S_179                                                                 |     29|
|988   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_935                                                        |     18|
|989   |  layer13_out_4_U                                                       |hls_sparse_fifo_w6_d2_S_180                                                                 |     28|
|990   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_934                                                        |     19|
|991   |  layer13_out_50_U                                                      |hls_sparse_fifo_w6_d2_S_181                                                                 |     28|
|992   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_933                                                        |     18|
|993   |  layer13_out_51_U                                                      |hls_sparse_fifo_w6_d2_S_182                                                                 |     28|
|994   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_932                                                        |     18|
|995   |  layer13_out_52_U                                                      |hls_sparse_fifo_w6_d2_S_183                                                                 |     29|
|996   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_931                                                        |     18|
|997   |  layer13_out_53_U                                                      |hls_sparse_fifo_w6_d2_S_184                                                                 |     31|
|998   |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_930                                                        |     18|
|999   |  layer13_out_54_U                                                      |hls_sparse_fifo_w6_d2_S_185                                                                 |     28|
|1000  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_929                                                        |     18|
|1001  |  layer13_out_55_U                                                      |hls_sparse_fifo_w6_d2_S_186                                                                 |     28|
|1002  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_928                                                        |     18|
|1003  |  layer13_out_56_U                                                      |hls_sparse_fifo_w6_d2_S_187                                                                 |     28|
|1004  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_927                                                        |     18|
|1005  |  layer13_out_57_U                                                      |hls_sparse_fifo_w6_d2_S_188                                                                 |     28|
|1006  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_926                                                        |     18|
|1007  |  layer13_out_58_U                                                      |hls_sparse_fifo_w6_d2_S_189                                                                 |     30|
|1008  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_925                                                        |     18|
|1009  |  layer13_out_59_U                                                      |hls_sparse_fifo_w6_d2_S_190                                                                 |     28|
|1010  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_924                                                        |     18|
|1011  |  layer13_out_5_U                                                       |hls_sparse_fifo_w6_d2_S_191                                                                 |     30|
|1012  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_923                                                        |     19|
|1013  |  layer13_out_60_U                                                      |hls_sparse_fifo_w6_d2_S_192                                                                 |     29|
|1014  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_922                                                        |     18|
|1015  |  layer13_out_61_U                                                      |hls_sparse_fifo_w6_d2_S_193                                                                 |     29|
|1016  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_921                                                        |     18|
|1017  |  layer13_out_62_U                                                      |hls_sparse_fifo_w6_d2_S_194                                                                 |     30|
|1018  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_920                                                        |     18|
|1019  |  layer13_out_63_U                                                      |hls_sparse_fifo_w6_d2_S_195                                                                 |     29|
|1020  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_919                                                        |     18|
|1021  |  layer13_out_6_U                                                       |hls_sparse_fifo_w6_d2_S_196                                                                 |     28|
|1022  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_918                                                        |     19|
|1023  |  layer13_out_7_U                                                       |hls_sparse_fifo_w6_d2_S_197                                                                 |     30|
|1024  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_917                                                        |     19|
|1025  |  layer13_out_8_U                                                       |hls_sparse_fifo_w6_d2_S_198                                                                 |     28|
|1026  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_916                                                        |     19|
|1027  |  layer13_out_9_U                                                       |hls_sparse_fifo_w6_d2_S_199                                                                 |     29|
|1028  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_915                                                        |     19|
|1029  |  layer13_out_U                                                         |hls_sparse_fifo_w6_d2_S_200                                                                 |     82|
|1030  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_914                                                        |     73|
|1031  |  layer14_out_1_U                                                       |hls_sparse_fifo_w18_d2_S                                                                    |     76|
|1032  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                 |hls_sparse_fifo_w18_d2_S_ShiftReg_913                                                       |     66|
|1033  |  layer14_out_2_U                                                       |hls_sparse_fifo_w18_d2_S_201                                                                |    132|
|1034  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                 |hls_sparse_fifo_w18_d2_S_ShiftReg_912                                                       |    120|
|1035  |  layer14_out_3_U                                                       |hls_sparse_fifo_w18_d2_S_202                                                                |     76|
|1036  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                 |hls_sparse_fifo_w18_d2_S_ShiftReg_911                                                       |     66|
|1037  |  layer14_out_4_U                                                       |hls_sparse_fifo_w18_d2_S_203                                                                |     93|
|1038  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                 |hls_sparse_fifo_w18_d2_S_ShiftReg_910                                                       |     82|
|1039  |  layer14_out_5_U                                                       |hls_sparse_fifo_w18_d2_S_204                                                                |     76|
|1040  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                 |hls_sparse_fifo_w18_d2_S_ShiftReg_909                                                       |     66|
|1041  |  layer14_out_6_U                                                       |hls_sparse_fifo_w18_d2_S_205                                                                |    131|
|1042  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                 |hls_sparse_fifo_w18_d2_S_ShiftReg_908                                                       |    120|
|1043  |  layer14_out_7_U                                                       |hls_sparse_fifo_w18_d2_S_206                                                                |     76|
|1044  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                 |hls_sparse_fifo_w18_d2_S_ShiftReg_907                                                       |     66|
|1045  |  layer14_out_8_U                                                       |hls_sparse_fifo_w18_d2_S_207                                                                |     65|
|1046  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                 |hls_sparse_fifo_w18_d2_S_ShiftReg_906                                                       |     55|
|1047  |  layer14_out_9_U                                                       |hls_sparse_fifo_w18_d2_S_208                                                                |     67|
|1048  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                 |hls_sparse_fifo_w18_d2_S_ShiftReg_905                                                       |     55|
|1049  |  layer14_out_U                                                         |hls_sparse_fifo_w18_d2_S_209                                                                |     96|
|1050  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                 |hls_sparse_fifo_w18_d2_S_ShiftReg                                                           |     82|
|1051  |  relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_U0         |hls_sparse_relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s                     |    489|
|1052  |  softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0       |hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s                   |   1279|
|1053  |    exp_table_U                                                         |hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb |    195|
|1054  |    invert_table_U                                                      |hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud |     30|
|1055  |    mul_18s_17ns_26_1_1_U1789                                           |hls_sparse_mul_18s_17ns_26_1_1                                                              |     17|
|1056  |    mul_18s_17ns_26_1_1_U1790                                           |hls_sparse_mul_18s_17ns_26_1_1_896                                                          |     17|
|1057  |    mul_18s_17ns_26_1_1_U1791                                           |hls_sparse_mul_18s_17ns_26_1_1_897                                                          |     17|
|1058  |    mul_18s_17ns_26_1_1_U1792                                           |hls_sparse_mul_18s_17ns_26_1_1_898                                                          |     17|
|1059  |    mul_18s_17ns_26_1_1_U1793                                           |hls_sparse_mul_18s_17ns_26_1_1_899                                                          |     17|
|1060  |    mul_18s_17ns_26_1_1_U1794                                           |hls_sparse_mul_18s_17ns_26_1_1_900                                                          |     17|
|1061  |    mul_18s_17ns_26_1_1_U1795                                           |hls_sparse_mul_18s_17ns_26_1_1_901                                                          |     17|
|1062  |    mul_18s_17ns_26_1_1_U1796                                           |hls_sparse_mul_18s_17ns_26_1_1_902                                                          |     17|
|1063  |    mul_18s_17ns_26_1_1_U1797                                           |hls_sparse_mul_18s_17ns_26_1_1_903                                                          |     17|
|1064  |    mul_18s_17ns_26_1_1_U1798                                           |hls_sparse_mul_18s_17ns_26_1_1_904                                                          |     17|
|1065  |  sparse_arr_feat_act1_out_10_U                                         |hls_sparse_fifo_w6_d2_S_210                                                                 |     53|
|1066  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_895                                                        |     43|
|1067  |  sparse_arr_feat_act1_out_11_U                                         |hls_sparse_fifo_w6_d2_S_211                                                                 |     54|
|1068  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_894                                                        |     42|
|1069  |  sparse_arr_feat_act1_out_1_U                                          |hls_sparse_fifo_w6_d2_S_212                                                                 |     30|
|1070  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_893                                                        |     20|
|1071  |  sparse_arr_feat_act1_out_2_U                                          |hls_sparse_fifo_w6_d2_S_213                                                                 |     56|
|1072  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_892                                                        |     46|
|1073  |  sparse_arr_feat_act1_out_3_U                                          |hls_sparse_fifo_w6_d2_S_214                                                                 |     58|
|1074  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_891                                                        |     48|
|1075  |  sparse_arr_feat_act1_out_4_U                                          |hls_sparse_fifo_w6_d2_S_215                                                                 |     39|
|1076  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_890                                                        |     28|
|1077  |  sparse_arr_feat_act1_out_5_U                                          |hls_sparse_fifo_w6_d2_S_216                                                                 |     63|
|1078  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_889                                                        |     53|
|1079  |  sparse_arr_feat_act1_out_6_U                                          |hls_sparse_fifo_w6_d2_S_217                                                                 |     62|
|1080  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_888                                                        |     52|
|1081  |  sparse_arr_feat_act1_out_7_U                                          |hls_sparse_fifo_w6_d2_S_218                                                                 |     51|
|1082  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_887                                                        |     41|
|1083  |  sparse_arr_feat_act1_out_8_U                                          |hls_sparse_fifo_w6_d2_S_219                                                                 |     51|
|1084  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_886                                                        |     39|
|1085  |  sparse_arr_feat_act1_out_9_U                                          |hls_sparse_fifo_w6_d2_S_220                                                                 |     56|
|1086  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_885                                                        |     46|
|1087  |  sparse_arr_feat_act1_out_U                                            |hls_sparse_fifo_w6_d2_S_221                                                                 |     33|
|1088  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_884                                                        |     23|
|1089  |  sparse_arr_feat_act2_out_10_U                                         |hls_sparse_fifo_w6_d2_S_222                                                                 |     65|
|1090  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_883                                                        |     54|
|1091  |  sparse_arr_feat_act2_out_11_U                                         |hls_sparse_fifo_w6_d2_S_223                                                                 |     65|
|1092  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_882                                                        |     54|
|1093  |  sparse_arr_feat_act2_out_12_U                                         |hls_sparse_fifo_w6_d2_S_224                                                                 |     58|
|1094  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_881                                                        |     48|
|1095  |  sparse_arr_feat_act2_out_13_U                                         |hls_sparse_fifo_w6_d2_S_225                                                                 |     51|
|1096  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_880                                                        |     41|
|1097  |  sparse_arr_feat_act2_out_14_U                                         |hls_sparse_fifo_w6_d2_S_226                                                                 |     52|
|1098  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_879                                                        |     42|
|1099  |  sparse_arr_feat_act2_out_15_U                                         |hls_sparse_fifo_w6_d2_S_227                                                                 |     57|
|1100  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_878                                                        |     47|
|1101  |  sparse_arr_feat_act2_out_16_U                                         |hls_sparse_fifo_w6_d2_S_228                                                                 |     57|
|1102  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_877                                                        |     46|
|1103  |  sparse_arr_feat_act2_out_17_U                                         |hls_sparse_fifo_w6_d2_S_229                                                                 |     57|
|1104  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_876                                                        |     46|
|1105  |  sparse_arr_feat_act2_out_18_U                                         |hls_sparse_fifo_w6_d2_S_230                                                                 |     54|
|1106  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_875                                                        |     44|
|1107  |  sparse_arr_feat_act2_out_19_U                                         |hls_sparse_fifo_w6_d2_S_231                                                                 |     53|
|1108  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_874                                                        |     44|
|1109  |  sparse_arr_feat_act2_out_1_U                                          |hls_sparse_fifo_w6_d2_S_232                                                                 |     39|
|1110  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_873                                                        |     29|
|1111  |  sparse_arr_feat_act2_out_20_U                                         |hls_sparse_fifo_w6_d2_S_233                                                                 |     49|
|1112  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_872                                                        |     40|
|1113  |  sparse_arr_feat_act2_out_21_U                                         |hls_sparse_fifo_w6_d2_S_234                                                                 |     34|
|1114  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_871                                                        |     24|
|1115  |  sparse_arr_feat_act2_out_22_U                                         |hls_sparse_fifo_w6_d2_S_235                                                                 |     33|
|1116  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_870                                                        |     24|
|1117  |  sparse_arr_feat_act2_out_23_U                                         |hls_sparse_fifo_w6_d2_S_236                                                                 |     43|
|1118  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_869                                                        |     32|
|1119  |  sparse_arr_feat_act2_out_24_U                                         |hls_sparse_fifo_w6_d2_S_237                                                                 |     54|
|1120  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_868                                                        |     43|
|1121  |  sparse_arr_feat_act2_out_25_U                                         |hls_sparse_fifo_w6_d2_S_238                                                                 |     51|
|1122  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_867                                                        |     41|
|1123  |  sparse_arr_feat_act2_out_26_U                                         |hls_sparse_fifo_w6_d2_S_239                                                                 |     53|
|1124  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_866                                                        |     43|
|1125  |  sparse_arr_feat_act2_out_27_U                                         |hls_sparse_fifo_w6_d2_S_240                                                                 |     52|
|1126  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_865                                                        |     42|
|1127  |  sparse_arr_feat_act2_out_28_U                                         |hls_sparse_fifo_w6_d2_S_241                                                                 |     57|
|1128  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_864                                                        |     47|
|1129  |  sparse_arr_feat_act2_out_29_U                                         |hls_sparse_fifo_w6_d2_S_242                                                                 |     57|
|1130  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_863                                                        |     47|
|1131  |  sparse_arr_feat_act2_out_2_U                                          |hls_sparse_fifo_w6_d2_S_243                                                                 |     41|
|1132  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_862                                                        |     30|
|1133  |  sparse_arr_feat_act2_out_30_U                                         |hls_sparse_fifo_w6_d2_S_244                                                                 |     56|
|1134  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_861                                                        |     46|
|1135  |  sparse_arr_feat_act2_out_31_U                                         |hls_sparse_fifo_w6_d2_S_245                                                                 |     51|
|1136  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_860                                                        |     40|
|1137  |  sparse_arr_feat_act2_out_32_U                                         |hls_sparse_fifo_w6_d2_S_246                                                                 |     50|
|1138  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_859                                                        |     40|
|1139  |  sparse_arr_feat_act2_out_33_U                                         |hls_sparse_fifo_w6_d2_S_247                                                                 |     49|
|1140  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_858                                                        |     38|
|1141  |  sparse_arr_feat_act2_out_34_U                                         |hls_sparse_fifo_w6_d2_S_248                                                                 |     61|
|1142  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_857                                                        |     49|
|1143  |  sparse_arr_feat_act2_out_35_U                                         |hls_sparse_fifo_w6_d2_S_249                                                                 |     57|
|1144  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_856                                                        |     44|
|1145  |  sparse_arr_feat_act2_out_3_U                                          |hls_sparse_fifo_w6_d2_S_250                                                                 |     38|
|1146  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_855                                                        |     29|
|1147  |  sparse_arr_feat_act2_out_4_U                                          |hls_sparse_fifo_w6_d2_S_251                                                                 |     45|
|1148  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_854                                                        |     32|
|1149  |  sparse_arr_feat_act2_out_5_U                                          |hls_sparse_fifo_w6_d2_S_252                                                                 |     43|
|1150  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_853                                                        |     33|
|1151  |  sparse_arr_feat_act2_out_6_U                                          |hls_sparse_fifo_w6_d2_S_253                                                                 |     53|
|1152  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_852                                                        |     43|
|1153  |  sparse_arr_feat_act2_out_7_U                                          |hls_sparse_fifo_w6_d2_S_254                                                                 |     51|
|1154  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_851                                                        |     40|
|1155  |  sparse_arr_feat_act2_out_8_U                                          |hls_sparse_fifo_w6_d2_S_255                                                                 |     50|
|1156  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_850                                                        |     40|
|1157  |  sparse_arr_feat_act2_out_9_U                                          |hls_sparse_fifo_w6_d2_S_256                                                                 |     69|
|1158  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_849                                                        |     55|
|1159  |  sparse_arr_feat_act2_out_U                                            |hls_sparse_fifo_w6_d2_S_257                                                                 |     40|
|1160  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_848                                                        |     30|
|1161  |  sparse_arr_feat_conv1_out_10_U                                        |hls_sparse_fifo_w9_d2_S                                                                     |     51|
|1162  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_847                                                        |     39|
|1163  |  sparse_arr_feat_conv1_out_11_U                                        |hls_sparse_fifo_w9_d2_S_258                                                                 |     47|
|1164  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_846                                                        |     39|
|1165  |  sparse_arr_feat_conv1_out_1_U                                         |hls_sparse_fifo_w9_d2_S_259                                                                 |     49|
|1166  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_845                                                        |     39|
|1167  |  sparse_arr_feat_conv1_out_2_U                                         |hls_sparse_fifo_w9_d2_S_260                                                                 |     47|
|1168  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_844                                                        |     39|
|1169  |  sparse_arr_feat_conv1_out_3_U                                         |hls_sparse_fifo_w9_d2_S_261                                                                 |     47|
|1170  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_843                                                        |     39|
|1171  |  sparse_arr_feat_conv1_out_4_U                                         |hls_sparse_fifo_w9_d2_S_262                                                                 |     48|
|1172  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_842                                                        |     39|
|1173  |  sparse_arr_feat_conv1_out_5_U                                         |hls_sparse_fifo_w9_d2_S_263                                                                 |     48|
|1174  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_841                                                        |     39|
|1175  |  sparse_arr_feat_conv1_out_6_U                                         |hls_sparse_fifo_w9_d2_S_264                                                                 |     48|
|1176  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_840                                                        |     39|
|1177  |  sparse_arr_feat_conv1_out_7_U                                         |hls_sparse_fifo_w9_d2_S_265                                                                 |     47|
|1178  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_839                                                        |     39|
|1179  |  sparse_arr_feat_conv1_out_8_U                                         |hls_sparse_fifo_w9_d2_S_266                                                                 |     48|
|1180  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_838                                                        |     39|
|1181  |  sparse_arr_feat_conv1_out_9_U                                         |hls_sparse_fifo_w9_d2_S_267                                                                 |     48|
|1182  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_837                                                        |     39|
|1183  |  sparse_arr_feat_conv1_out_U                                           |hls_sparse_fifo_w9_d2_S_268                                                                 |     48|
|1184  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_836                                                        |     39|
|1185  |  sparse_arr_feat_conv2_out_10_U                                        |hls_sparse_fifo_w9_d2_S_269                                                                 |     49|
|1186  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_835                                                        |     40|
|1187  |  sparse_arr_feat_conv2_out_11_U                                        |hls_sparse_fifo_w9_d2_S_270                                                                 |     49|
|1188  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_834                                                        |     40|
|1189  |  sparse_arr_feat_conv2_out_12_U                                        |hls_sparse_fifo_w9_d2_S_271                                                                 |     50|
|1190  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_833                                                        |     40|
|1191  |  sparse_arr_feat_conv2_out_13_U                                        |hls_sparse_fifo_w9_d2_S_272                                                                 |     50|
|1192  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_832                                                        |     40|
|1193  |  sparse_arr_feat_conv2_out_14_U                                        |hls_sparse_fifo_w9_d2_S_273                                                                 |     49|
|1194  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_831                                                        |     40|
|1195  |  sparse_arr_feat_conv2_out_15_U                                        |hls_sparse_fifo_w9_d2_S_274                                                                 |     49|
|1196  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_830                                                        |     40|
|1197  |  sparse_arr_feat_conv2_out_16_U                                        |hls_sparse_fifo_w9_d2_S_275                                                                 |     52|
|1198  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_829                                                        |     40|
|1199  |  sparse_arr_feat_conv2_out_17_U                                        |hls_sparse_fifo_w9_d2_S_276                                                                 |     49|
|1200  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_828                                                        |     40|
|1201  |  sparse_arr_feat_conv2_out_18_U                                        |hls_sparse_fifo_w9_d2_S_277                                                                 |     50|
|1202  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_827                                                        |     40|
|1203  |  sparse_arr_feat_conv2_out_19_U                                        |hls_sparse_fifo_w9_d2_S_278                                                                 |     49|
|1204  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_826                                                        |     40|
|1205  |  sparse_arr_feat_conv2_out_1_U                                         |hls_sparse_fifo_w9_d2_S_279                                                                 |     50|
|1206  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_825                                                        |     40|
|1207  |  sparse_arr_feat_conv2_out_20_U                                        |hls_sparse_fifo_w9_d2_S_280                                                                 |     51|
|1208  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_824                                                        |     40|
|1209  |  sparse_arr_feat_conv2_out_21_U                                        |hls_sparse_fifo_w9_d2_S_281                                                                 |     49|
|1210  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_823                                                        |     40|
|1211  |  sparse_arr_feat_conv2_out_22_U                                        |hls_sparse_fifo_w9_d2_S_282                                                                 |     51|
|1212  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_822                                                        |     40|
|1213  |  sparse_arr_feat_conv2_out_23_U                                        |hls_sparse_fifo_w9_d2_S_283                                                                 |     49|
|1214  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_821                                                        |     40|
|1215  |  sparse_arr_feat_conv2_out_24_U                                        |hls_sparse_fifo_w9_d2_S_284                                                                 |     50|
|1216  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_820                                                        |     40|
|1217  |  sparse_arr_feat_conv2_out_25_U                                        |hls_sparse_fifo_w9_d2_S_285                                                                 |     49|
|1218  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_819                                                        |     40|
|1219  |  sparse_arr_feat_conv2_out_26_U                                        |hls_sparse_fifo_w9_d2_S_286                                                                 |     50|
|1220  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_818                                                        |     40|
|1221  |  sparse_arr_feat_conv2_out_27_U                                        |hls_sparse_fifo_w9_d2_S_287                                                                 |     50|
|1222  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_817                                                        |     40|
|1223  |  sparse_arr_feat_conv2_out_28_U                                        |hls_sparse_fifo_w9_d2_S_288                                                                 |     50|
|1224  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_816                                                        |     40|
|1225  |  sparse_arr_feat_conv2_out_29_U                                        |hls_sparse_fifo_w9_d2_S_289                                                                 |     49|
|1226  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_815                                                        |     40|
|1227  |  sparse_arr_feat_conv2_out_2_U                                         |hls_sparse_fifo_w9_d2_S_290                                                                 |     49|
|1228  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_814                                                        |     40|
|1229  |  sparse_arr_feat_conv2_out_30_U                                        |hls_sparse_fifo_w9_d2_S_291                                                                 |     50|
|1230  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_813                                                        |     40|
|1231  |  sparse_arr_feat_conv2_out_31_U                                        |hls_sparse_fifo_w9_d2_S_292                                                                 |     53|
|1232  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_812                                                        |     40|
|1233  |  sparse_arr_feat_conv2_out_32_U                                        |hls_sparse_fifo_w9_d2_S_293                                                                 |     50|
|1234  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_811                                                        |     40|
|1235  |  sparse_arr_feat_conv2_out_33_U                                        |hls_sparse_fifo_w9_d2_S_294                                                                 |     50|
|1236  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_810                                                        |     40|
|1237  |  sparse_arr_feat_conv2_out_34_U                                        |hls_sparse_fifo_w9_d2_S_295                                                                 |     49|
|1238  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_809                                                        |     40|
|1239  |  sparse_arr_feat_conv2_out_35_U                                        |hls_sparse_fifo_w9_d2_S_296                                                                 |     50|
|1240  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_808                                                        |     40|
|1241  |  sparse_arr_feat_conv2_out_3_U                                         |hls_sparse_fifo_w9_d2_S_297                                                                 |     50|
|1242  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_807                                                        |     40|
|1243  |  sparse_arr_feat_conv2_out_4_U                                         |hls_sparse_fifo_w9_d2_S_298                                                                 |     49|
|1244  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_806                                                        |     40|
|1245  |  sparse_arr_feat_conv2_out_5_U                                         |hls_sparse_fifo_w9_d2_S_299                                                                 |     49|
|1246  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_805                                                        |     40|
|1247  |  sparse_arr_feat_conv2_out_6_U                                         |hls_sparse_fifo_w9_d2_S_300                                                                 |     49|
|1248  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_804                                                        |     40|
|1249  |  sparse_arr_feat_conv2_out_7_U                                         |hls_sparse_fifo_w9_d2_S_301                                                                 |     53|
|1250  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_803                                                        |     40|
|1251  |  sparse_arr_feat_conv2_out_8_U                                         |hls_sparse_fifo_w9_d2_S_302                                                                 |     49|
|1252  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_802                                                        |     40|
|1253  |  sparse_arr_feat_conv2_out_9_U                                         |hls_sparse_fifo_w9_d2_S_303                                                                 |     52|
|1254  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_801                                                        |     40|
|1255  |  sparse_arr_feat_conv2_out_U                                           |hls_sparse_fifo_w9_d2_S_304                                                                 |     50|
|1256  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_800                                                        |     40|
|1257  |  sparse_arr_feat_pool1_out_10_U                                        |hls_sparse_fifo_w3_d2_S                                                                     |     23|
|1258  |    U_hls_sparse_fifo_w3_d2_S_ShiftReg                                  |hls_sparse_fifo_w3_d2_S_ShiftReg_799                                                        |     15|
|1259  |  sparse_arr_feat_pool1_out_11_U                                        |hls_sparse_fifo_w3_d2_S_305                                                                 |     23|
|1260  |    U_hls_sparse_fifo_w3_d2_S_ShiftReg                                  |hls_sparse_fifo_w3_d2_S_ShiftReg_798                                                        |     15|
|1261  |  sparse_arr_feat_pool1_out_1_U                                         |hls_sparse_fifo_w3_d2_S_306                                                                 |    205|
|1262  |    U_hls_sparse_fifo_w3_d2_S_ShiftReg                                  |hls_sparse_fifo_w3_d2_S_ShiftReg_797                                                        |    197|
|1263  |  sparse_arr_feat_pool1_out_2_U                                         |hls_sparse_fifo_w3_d2_S_307                                                                 |    202|
|1264  |    U_hls_sparse_fifo_w3_d2_S_ShiftReg                                  |hls_sparse_fifo_w3_d2_S_ShiftReg_796                                                        |    194|
|1265  |  sparse_arr_feat_pool1_out_3_U                                         |hls_sparse_fifo_w3_d2_S_308                                                                 |     68|
|1266  |    U_hls_sparse_fifo_w3_d2_S_ShiftReg                                  |hls_sparse_fifo_w3_d2_S_ShiftReg_795                                                        |     60|
|1267  |  sparse_arr_feat_pool1_out_4_U                                         |hls_sparse_fifo_w3_d2_S_309                                                                 |     23|
|1268  |    U_hls_sparse_fifo_w3_d2_S_ShiftReg                                  |hls_sparse_fifo_w3_d2_S_ShiftReg_794                                                        |     15|
|1269  |  sparse_arr_feat_pool1_out_5_U                                         |hls_sparse_fifo_w3_d2_S_310                                                                 |     23|
|1270  |    U_hls_sparse_fifo_w3_d2_S_ShiftReg                                  |hls_sparse_fifo_w3_d2_S_ShiftReg_793                                                        |     15|
|1271  |  sparse_arr_feat_pool1_out_6_U                                         |hls_sparse_fifo_w3_d2_S_311                                                                 |     25|
|1272  |    U_hls_sparse_fifo_w3_d2_S_ShiftReg                                  |hls_sparse_fifo_w3_d2_S_ShiftReg_792                                                        |     15|
|1273  |  sparse_arr_feat_pool1_out_7_U                                         |hls_sparse_fifo_w3_d2_S_312                                                                 |     25|
|1274  |    U_hls_sparse_fifo_w3_d2_S_ShiftReg                                  |hls_sparse_fifo_w3_d2_S_ShiftReg_791                                                        |     15|
|1275  |  sparse_arr_feat_pool1_out_8_U                                         |hls_sparse_fifo_w3_d2_S_313                                                                 |     23|
|1276  |    U_hls_sparse_fifo_w3_d2_S_ShiftReg                                  |hls_sparse_fifo_w3_d2_S_ShiftReg_790                                                        |     15|
|1277  |  sparse_arr_feat_pool1_out_9_U                                         |hls_sparse_fifo_w3_d2_S_314                                                                 |     23|
|1278  |    U_hls_sparse_fifo_w3_d2_S_ShiftReg                                  |hls_sparse_fifo_w3_d2_S_ShiftReg_789                                                        |     15|
|1279  |  sparse_arr_feat_pool1_out_U                                           |hls_sparse_fifo_w3_d2_S_315                                                                 |    148|
|1280  |    U_hls_sparse_fifo_w3_d2_S_ShiftReg                                  |hls_sparse_fifo_w3_d2_S_ShiftReg                                                            |    140|
|1281  |  sparse_arr_feat_pool2_out_10_U                                        |hls_sparse_fifo_w5_d2_S                                                                     |     23|
|1282  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_788                                                        |     15|
|1283  |  sparse_arr_feat_pool2_out_11_U                                        |hls_sparse_fifo_w5_d2_S_316                                                                 |     23|
|1284  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_787                                                        |     15|
|1285  |  sparse_arr_feat_pool2_out_12_U                                        |hls_sparse_fifo_w5_d2_S_317                                                                 |     26|
|1286  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_786                                                        |     15|
|1287  |  sparse_arr_feat_pool2_out_13_U                                        |hls_sparse_fifo_w5_d2_S_318                                                                 |     24|
|1288  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_785                                                        |     15|
|1289  |  sparse_arr_feat_pool2_out_14_U                                        |hls_sparse_fifo_w5_d2_S_319                                                                 |     24|
|1290  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_784                                                        |     16|
|1291  |  sparse_arr_feat_pool2_out_15_U                                        |hls_sparse_fifo_w5_d2_S_320                                                                 |     23|
|1292  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_783                                                        |     15|
|1293  |  sparse_arr_feat_pool2_out_16_U                                        |hls_sparse_fifo_w5_d2_S_321                                                                 |     24|
|1294  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_782                                                        |     15|
|1295  |  sparse_arr_feat_pool2_out_17_U                                        |hls_sparse_fifo_w5_d2_S_322                                                                 |     24|
|1296  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_781                                                        |     16|
|1297  |  sparse_arr_feat_pool2_out_18_U                                        |hls_sparse_fifo_w5_d2_S_323                                                                 |     23|
|1298  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_780                                                        |     15|
|1299  |  sparse_arr_feat_pool2_out_19_U                                        |hls_sparse_fifo_w5_d2_S_324                                                                 |     23|
|1300  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_779                                                        |     15|
|1301  |  sparse_arr_feat_pool2_out_1_U                                         |hls_sparse_fifo_w5_d2_S_325                                                                 |     26|
|1302  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_778                                                        |     16|
|1303  |  sparse_arr_feat_pool2_out_20_U                                        |hls_sparse_fifo_w5_d2_S_326                                                                 |     23|
|1304  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_777                                                        |     15|
|1305  |  sparse_arr_feat_pool2_out_21_U                                        |hls_sparse_fifo_w5_d2_S_327                                                                 |     23|
|1306  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_776                                                        |     15|
|1307  |  sparse_arr_feat_pool2_out_22_U                                        |hls_sparse_fifo_w5_d2_S_328                                                                 |     34|
|1308  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_775                                                        |     15|
|1309  |  sparse_arr_feat_pool2_out_23_U                                        |hls_sparse_fifo_w5_d2_S_329                                                                 |     23|
|1310  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_774                                                        |     15|
|1311  |  sparse_arr_feat_pool2_out_24_U                                        |hls_sparse_fifo_w5_d2_S_330                                                                 |     23|
|1312  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_773                                                        |     15|
|1313  |  sparse_arr_feat_pool2_out_25_U                                        |hls_sparse_fifo_w5_d2_S_331                                                                 |     23|
|1314  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_772                                                        |     15|
|1315  |  sparse_arr_feat_pool2_out_26_U                                        |hls_sparse_fifo_w5_d2_S_332                                                                 |     23|
|1316  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_771                                                        |     15|
|1317  |  sparse_arr_feat_pool2_out_27_U                                        |hls_sparse_fifo_w5_d2_S_333                                                                 |     23|
|1318  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_770                                                        |     15|
|1319  |  sparse_arr_feat_pool2_out_28_U                                        |hls_sparse_fifo_w5_d2_S_334                                                                 |     23|
|1320  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_769                                                        |     15|
|1321  |  sparse_arr_feat_pool2_out_29_U                                        |hls_sparse_fifo_w5_d2_S_335                                                                 |     25|
|1322  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_768                                                        |     15|
|1323  |  sparse_arr_feat_pool2_out_2_U                                         |hls_sparse_fifo_w5_d2_S_336                                                                 |     23|
|1324  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_767                                                        |     15|
|1325  |  sparse_arr_feat_pool2_out_30_U                                        |hls_sparse_fifo_w5_d2_S_337                                                                 |     24|
|1326  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_766                                                        |     15|
|1327  |  sparse_arr_feat_pool2_out_31_U                                        |hls_sparse_fifo_w5_d2_S_338                                                                 |     19|
|1328  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_765                                                        |     11|
|1329  |  sparse_arr_feat_pool2_out_32_U                                        |hls_sparse_fifo_w5_d2_S_339                                                                 |     23|
|1330  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_764                                                        |     15|
|1331  |  sparse_arr_feat_pool2_out_33_U                                        |hls_sparse_fifo_w5_d2_S_340                                                                 |     23|
|1332  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_763                                                        |     15|
|1333  |  sparse_arr_feat_pool2_out_34_U                                        |hls_sparse_fifo_w5_d2_S_341                                                                 |     24|
|1334  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_762                                                        |     15|
|1335  |  sparse_arr_feat_pool2_out_35_U                                        |hls_sparse_fifo_w5_d2_S_342                                                                 |     25|
|1336  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_761                                                        |     15|
|1337  |  sparse_arr_feat_pool2_out_3_U                                         |hls_sparse_fifo_w5_d2_S_343                                                                 |     23|
|1338  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_760                                                        |     15|
|1339  |  sparse_arr_feat_pool2_out_4_U                                         |hls_sparse_fifo_w5_d2_S_344                                                                 |     23|
|1340  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_759                                                        |     15|
|1341  |  sparse_arr_feat_pool2_out_5_U                                         |hls_sparse_fifo_w5_d2_S_345                                                                 |     24|
|1342  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_758                                                        |     15|
|1343  |  sparse_arr_feat_pool2_out_6_U                                         |hls_sparse_fifo_w5_d2_S_346                                                                 |     23|
|1344  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_757                                                        |     15|
|1345  |  sparse_arr_feat_pool2_out_7_U                                         |hls_sparse_fifo_w5_d2_S_347                                                                 |     23|
|1346  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_756                                                        |     15|
|1347  |  sparse_arr_feat_pool2_out_8_U                                         |hls_sparse_fifo_w5_d2_S_348                                                                 |     24|
|1348  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_755                                                        |     15|
|1349  |  sparse_arr_feat_pool2_out_9_U                                         |hls_sparse_fifo_w5_d2_S_349                                                                 |     24|
|1350  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg_754                                                        |     15|
|1351  |  sparse_arr_feat_pool2_out_U                                           |hls_sparse_fifo_w5_d2_S_350                                                                 |     23|
|1352  |    U_hls_sparse_fifo_w5_d2_S_ShiftReg                                  |hls_sparse_fifo_w5_d2_S_ShiftReg                                                            |     15|
|1353  |  sparse_arr_feat_reduce_out_10_U                                       |hls_sparse_fifo_w9_d2_S_351                                                                 |     70|
|1354  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_753                                                        |     61|
|1355  |  sparse_arr_feat_reduce_out_11_U                                       |hls_sparse_fifo_w9_d2_S_352                                                                 |     71|
|1356  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_752                                                        |     61|
|1357  |  sparse_arr_feat_reduce_out_1_U                                        |hls_sparse_fifo_w9_d2_S_353                                                                 |    300|
|1358  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_751                                                        |    290|
|1359  |  sparse_arr_feat_reduce_out_2_U                                        |hls_sparse_fifo_w9_d2_S_354                                                                 |    300|
|1360  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_750                                                        |    289|
|1361  |  sparse_arr_feat_reduce_out_3_U                                        |hls_sparse_fifo_w9_d2_S_355                                                                 |    131|
|1362  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_749                                                        |    121|
|1363  |  sparse_arr_feat_reduce_out_4_U                                        |hls_sparse_fifo_w9_d2_S_356                                                                 |     69|
|1364  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_748                                                        |     58|
|1365  |  sparse_arr_feat_reduce_out_5_U                                        |hls_sparse_fifo_w9_d2_S_357                                                                 |     71|
|1366  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_747                                                        |     60|
|1367  |  sparse_arr_feat_reduce_out_6_U                                        |hls_sparse_fifo_w9_d2_S_358                                                                 |     71|
|1368  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_746                                                        |     60|
|1369  |  sparse_arr_feat_reduce_out_7_U                                        |hls_sparse_fifo_w9_d2_S_359                                                                 |     68|
|1370  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_745                                                        |     58|
|1371  |  sparse_arr_feat_reduce_out_8_U                                        |hls_sparse_fifo_w9_d2_S_360                                                                 |     67|
|1372  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_744                                                        |     58|
|1373  |  sparse_arr_feat_reduce_out_9_U                                        |hls_sparse_fifo_w9_d2_S_361                                                                 |     71|
|1374  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg_743                                                        |     57|
|1375  |  sparse_arr_feat_reduce_out_U                                          |hls_sparse_fifo_w9_d2_S_362                                                                 |    326|
|1376  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                  |hls_sparse_fifo_w9_d2_S_ShiftReg                                                            |    316|
|1377  |  sparse_arr_hash_pool1_out_10_c72_channel_U                            |hls_sparse_fifo_w10_d2_S                                                                    |     74|
|1378  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_742                                                       |     66|
|1379  |  sparse_arr_hash_pool1_out_10_c_U                                      |hls_sparse_fifo_w10_d3_S                                                                    |     26|
|1380  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_741                                                       |     13|
|1381  |  sparse_arr_hash_pool1_out_11_c73_channel_U                            |hls_sparse_fifo_w10_d2_S_363                                                                |     73|
|1382  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_740                                                       |     65|
|1383  |  sparse_arr_hash_pool1_out_11_c_U                                      |hls_sparse_fifo_w10_d3_S_364                                                                |     27|
|1384  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_739                                                       |     13|
|1385  |  sparse_arr_hash_pool1_out_12_c74_channel_U                            |hls_sparse_fifo_w10_d2_S_365                                                                |     72|
|1386  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_738                                                       |     63|
|1387  |  sparse_arr_hash_pool1_out_12_c_U                                      |hls_sparse_fifo_w10_d3_S_366                                                                |     28|
|1388  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_737                                                       |     13|
|1389  |  sparse_arr_hash_pool1_out_13_c75_channel_U                            |hls_sparse_fifo_w10_d2_S_367                                                                |     71|
|1390  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_736                                                       |     63|
|1391  |  sparse_arr_hash_pool1_out_13_c_U                                      |hls_sparse_fifo_w10_d3_S_368                                                                |     27|
|1392  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_735                                                       |     13|
|1393  |  sparse_arr_hash_pool1_out_14_c76_channel_U                            |hls_sparse_fifo_w10_d2_S_369                                                                |     74|
|1394  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_734                                                       |     65|
|1395  |  sparse_arr_hash_pool1_out_14_c_U                                      |hls_sparse_fifo_w10_d3_S_370                                                                |     26|
|1396  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_733                                                       |     13|
|1397  |  sparse_arr_hash_pool1_out_15_c77_channel_U                            |hls_sparse_fifo_w10_d2_S_371                                                                |     71|
|1398  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_732                                                       |     61|
|1399  |  sparse_arr_hash_pool1_out_15_c_U                                      |hls_sparse_fifo_w10_d3_S_372                                                                |     26|
|1400  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_731                                                       |     13|
|1401  |  sparse_arr_hash_pool1_out_16_c78_channel_U                            |hls_sparse_fifo_w10_d2_S_373                                                                |     82|
|1402  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_730                                                       |     74|
|1403  |  sparse_arr_hash_pool1_out_16_c_U                                      |hls_sparse_fifo_w10_d3_S_374                                                                |     27|
|1404  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_729                                                       |     13|
|1405  |  sparse_arr_hash_pool1_out_17_c79_channel_U                            |hls_sparse_fifo_w10_d2_S_375                                                                |     70|
|1406  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_728                                                       |     59|
|1407  |  sparse_arr_hash_pool1_out_17_c_U                                      |hls_sparse_fifo_w10_d3_S_376                                                                |     26|
|1408  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_727                                                       |     13|
|1409  |  sparse_arr_hash_pool1_out_18_c80_channel_U                            |hls_sparse_fifo_w10_d2_S_377                                                                |     87|
|1410  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_726                                                       |     79|
|1411  |  sparse_arr_hash_pool1_out_18_c_U                                      |hls_sparse_fifo_w10_d3_S_378                                                                |     27|
|1412  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_725                                                       |     13|
|1413  |  sparse_arr_hash_pool1_out_19_c81_channel_U                            |hls_sparse_fifo_w10_d2_S_379                                                                |     65|
|1414  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_724                                                       |     57|
|1415  |  sparse_arr_hash_pool1_out_19_c_U                                      |hls_sparse_fifo_w10_d3_S_380                                                                |     26|
|1416  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_723                                                       |     13|
|1417  |  sparse_arr_hash_pool1_out_1_c63_channel_U                             |hls_sparse_fifo_w10_d2_S_381                                                                |    131|
|1418  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_722                                                       |    121|
|1419  |  sparse_arr_hash_pool1_out_1_c_U                                       |hls_sparse_fifo_w10_d3_S_382                                                                |     38|
|1420  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_721                                                       |     25|
|1421  |  sparse_arr_hash_pool1_out_20_c82_channel_U                            |hls_sparse_fifo_w10_d2_S_383                                                                |     78|
|1422  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_720                                                       |     70|
|1423  |  sparse_arr_hash_pool1_out_20_c_U                                      |hls_sparse_fifo_w10_d3_S_384                                                                |     26|
|1424  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_719                                                       |     13|
|1425  |  sparse_arr_hash_pool1_out_21_c83_channel_U                            |hls_sparse_fifo_w10_d2_S_385                                                                |     65|
|1426  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_718                                                       |     57|
|1427  |  sparse_arr_hash_pool1_out_21_c_U                                      |hls_sparse_fifo_w10_d3_S_386                                                                |     26|
|1428  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_717                                                       |     13|
|1429  |  sparse_arr_hash_pool1_out_22_c84_channel_U                            |hls_sparse_fifo_w10_d2_S_387                                                                |     74|
|1430  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_716                                                       |     65|
|1431  |  sparse_arr_hash_pool1_out_22_c_U                                      |hls_sparse_fifo_w10_d3_S_388                                                                |     26|
|1432  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_715                                                       |     13|
|1433  |  sparse_arr_hash_pool1_out_23_c85_channel_U                            |hls_sparse_fifo_w10_d2_S_389                                                                |     61|
|1434  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_714                                                       |     53|
|1435  |  sparse_arr_hash_pool1_out_23_c_U                                      |hls_sparse_fifo_w10_d3_S_390                                                                |     27|
|1436  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_713                                                       |     13|
|1437  |  sparse_arr_hash_pool1_out_2_c64_channel_U                             |hls_sparse_fifo_w10_d2_S_391                                                                |     80|
|1438  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_712                                                       |     72|
|1439  |  sparse_arr_hash_pool1_out_2_c_U                                       |hls_sparse_fifo_w10_d3_S_392                                                                |     39|
|1440  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_711                                                       |     25|
|1441  |  sparse_arr_hash_pool1_out_3_c65_channel_U                             |hls_sparse_fifo_w10_d2_S_393                                                                |     99|
|1442  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_710                                                       |     91|
|1443  |  sparse_arr_hash_pool1_out_3_c_U                                       |hls_sparse_fifo_w10_d3_S_394                                                                |     38|
|1444  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_709                                                       |     25|
|1445  |  sparse_arr_hash_pool1_out_4_c66_channel_U                             |hls_sparse_fifo_w10_d2_S_395                                                                |     90|
|1446  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_708                                                       |     82|
|1447  |  sparse_arr_hash_pool1_out_4_c_U                                       |hls_sparse_fifo_w10_d3_S_396                                                                |     38|
|1448  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_707                                                       |     25|
|1449  |  sparse_arr_hash_pool1_out_5_c67_channel_U                             |hls_sparse_fifo_w10_d2_S_397                                                                |     90|
|1450  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_706                                                       |     82|
|1451  |  sparse_arr_hash_pool1_out_5_c_U                                       |hls_sparse_fifo_w10_d3_S_398                                                                |     38|
|1452  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_705                                                       |     25|
|1453  |  sparse_arr_hash_pool1_out_6_c68_channel_U                             |hls_sparse_fifo_w10_d2_S_399                                                                |     98|
|1454  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_704                                                       |     88|
|1455  |  sparse_arr_hash_pool1_out_6_c_U                                       |hls_sparse_fifo_w10_d3_S_400                                                                |     26|
|1456  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_703                                                       |     13|
|1457  |  sparse_arr_hash_pool1_out_7_c69_channel_U                             |hls_sparse_fifo_w10_d2_S_401                                                                |     96|
|1458  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_702                                                       |     88|
|1459  |  sparse_arr_hash_pool1_out_7_c_U                                       |hls_sparse_fifo_w10_d3_S_402                                                                |     26|
|1460  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_701                                                       |     13|
|1461  |  sparse_arr_hash_pool1_out_8_c70_channel_U                             |hls_sparse_fifo_w10_d2_S_403                                                                |     70|
|1462  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_700                                                       |     61|
|1463  |  sparse_arr_hash_pool1_out_8_c_U                                       |hls_sparse_fifo_w10_d3_S_404                                                                |     27|
|1464  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_699                                                       |     13|
|1465  |  sparse_arr_hash_pool1_out_9_c71_channel_U                             |hls_sparse_fifo_w10_d2_S_405                                                                |     75|
|1466  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg_698                                                       |     67|
|1467  |  sparse_arr_hash_pool1_out_9_c_U                                       |hls_sparse_fifo_w10_d3_S_406                                                                |     28|
|1468  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg_697                                                       |     13|
|1469  |  sparse_arr_hash_pool1_out_c62_channel_U                               |hls_sparse_fifo_w10_d2_S_407                                                                |     96|
|1470  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                 |hls_sparse_fifo_w10_d2_S_ShiftReg                                                           |     87|
|1471  |  sparse_arr_hash_pool1_out_c_U                                         |hls_sparse_fifo_w10_d3_S_408                                                                |     38|
|1472  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                 |hls_sparse_fifo_w10_d3_S_ShiftReg                                                           |     25|
|1473  |  sparse_arr_hash_pool2_out_10_U                                        |hls_sparse_fifo_w7_d2_S                                                                     |     29|
|1474  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_696                                                        |     21|
|1475  |  sparse_arr_hash_pool2_out_11_U                                        |hls_sparse_fifo_w7_d2_S_409                                                                 |     29|
|1476  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_695                                                        |     21|
|1477  |  sparse_arr_hash_pool2_out_12_U                                        |hls_sparse_fifo_w7_d2_S_410                                                                 |     31|
|1478  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_694                                                        |     21|
|1479  |  sparse_arr_hash_pool2_out_13_U                                        |hls_sparse_fifo_w7_d2_S_411                                                                 |     30|
|1480  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_693                                                        |     21|
|1481  |  sparse_arr_hash_pool2_out_14_U                                        |hls_sparse_fifo_w7_d2_S_412                                                                 |     29|
|1482  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_692                                                        |     21|
|1483  |  sparse_arr_hash_pool2_out_15_U                                        |hls_sparse_fifo_w7_d2_S_413                                                                 |     30|
|1484  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_691                                                        |     21|
|1485  |  sparse_arr_hash_pool2_out_16_U                                        |hls_sparse_fifo_w7_d2_S_414                                                                 |     29|
|1486  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_690                                                        |     21|
|1487  |  sparse_arr_hash_pool2_out_17_U                                        |hls_sparse_fifo_w7_d2_S_415                                                                 |     29|
|1488  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_689                                                        |     21|
|1489  |  sparse_arr_hash_pool2_out_18_U                                        |hls_sparse_fifo_w7_d2_S_416                                                                 |     31|
|1490  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_688                                                        |     21|
|1491  |  sparse_arr_hash_pool2_out_19_U                                        |hls_sparse_fifo_w7_d2_S_417                                                                 |     29|
|1492  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_687                                                        |     21|
|1493  |  sparse_arr_hash_pool2_out_1_U                                         |hls_sparse_fifo_w7_d2_S_418                                                                 |     31|
|1494  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_686                                                        |     22|
|1495  |  sparse_arr_hash_pool2_out_20_U                                        |hls_sparse_fifo_w7_d2_S_419                                                                 |     30|
|1496  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_685                                                        |     21|
|1497  |  sparse_arr_hash_pool2_out_21_U                                        |hls_sparse_fifo_w7_d2_S_420                                                                 |     29|
|1498  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_684                                                        |     21|
|1499  |  sparse_arr_hash_pool2_out_22_U                                        |hls_sparse_fifo_w7_d2_S_421                                                                 |     29|
|1500  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_683                                                        |     21|
|1501  |  sparse_arr_hash_pool2_out_23_U                                        |hls_sparse_fifo_w7_d2_S_422                                                                 |     29|
|1502  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_682                                                        |     21|
|1503  |  sparse_arr_hash_pool2_out_2_U                                         |hls_sparse_fifo_w7_d2_S_423                                                                 |     29|
|1504  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_681                                                        |     21|
|1505  |  sparse_arr_hash_pool2_out_3_U                                         |hls_sparse_fifo_w7_d2_S_424                                                                 |     29|
|1506  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_680                                                        |     21|
|1507  |  sparse_arr_hash_pool2_out_4_U                                         |hls_sparse_fifo_w7_d2_S_425                                                                 |     29|
|1508  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_679                                                        |     21|
|1509  |  sparse_arr_hash_pool2_out_5_U                                         |hls_sparse_fifo_w7_d2_S_426                                                                 |     29|
|1510  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_678                                                        |     21|
|1511  |  sparse_arr_hash_pool2_out_6_U                                         |hls_sparse_fifo_w7_d2_S_427                                                                 |     29|
|1512  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_677                                                        |     21|
|1513  |  sparse_arr_hash_pool2_out_7_U                                         |hls_sparse_fifo_w7_d2_S_428                                                                 |     29|
|1514  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_676                                                        |     21|
|1515  |  sparse_arr_hash_pool2_out_8_U                                         |hls_sparse_fifo_w7_d2_S_429                                                                 |     29|
|1516  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_675                                                        |     21|
|1517  |  sparse_arr_hash_pool2_out_9_U                                         |hls_sparse_fifo_w7_d2_S_430                                                                 |     29|
|1518  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg_674                                                        |     21|
|1519  |  sparse_arr_hash_pool2_out_U                                           |hls_sparse_fifo_w7_d2_S_431                                                                 |     31|
|1520  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                  |hls_sparse_fifo_w7_d2_S_ShiftReg                                                            |     22|
|1521  |  sparse_arr_hash_reduce_out_10_c48_channel_U                           |hls_sparse_fifo_w6_d2_S_432                                                                 |     49|
|1522  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_673                                                        |     39|
|1523  |  sparse_arr_hash_reduce_out_10_c_U                                     |hls_sparse_fifo_w6_d3_S                                                                     |     22|
|1524  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_672                                                        |      9|
|1525  |  sparse_arr_hash_reduce_out_11_c49_channel_U                           |hls_sparse_fifo_w6_d2_S_433                                                                 |     51|
|1526  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_671                                                        |     42|
|1527  |  sparse_arr_hash_reduce_out_11_c_U                                     |hls_sparse_fifo_w6_d3_S_434                                                                 |     22|
|1528  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_670                                                        |      9|
|1529  |  sparse_arr_hash_reduce_out_12_c50_channel_U                           |hls_sparse_fifo_w6_d2_S_435                                                                 |     45|
|1530  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_669                                                        |     36|
|1531  |  sparse_arr_hash_reduce_out_12_c_U                                     |hls_sparse_fifo_w6_d3_S_436                                                                 |     23|
|1532  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_668                                                        |      9|
|1533  |  sparse_arr_hash_reduce_out_13_c51_channel_U                           |hls_sparse_fifo_w6_d2_S_437                                                                 |     49|
|1534  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_667                                                        |     40|
|1535  |  sparse_arr_hash_reduce_out_13_c_U                                     |hls_sparse_fifo_w6_d3_S_438                                                                 |     24|
|1536  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_666                                                        |      9|
|1537  |  sparse_arr_hash_reduce_out_14_c52_channel_U                           |hls_sparse_fifo_w6_d2_S_439                                                                 |     46|
|1538  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_665                                                        |     34|
|1539  |  sparse_arr_hash_reduce_out_14_c_U                                     |hls_sparse_fifo_w6_d3_S_440                                                                 |     23|
|1540  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_664                                                        |     10|
|1541  |  sparse_arr_hash_reduce_out_15_c53_channel_U                           |hls_sparse_fifo_w6_d2_S_441                                                                 |     47|
|1542  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_663                                                        |     37|
|1543  |  sparse_arr_hash_reduce_out_15_c_U                                     |hls_sparse_fifo_w6_d3_S_442                                                                 |     22|
|1544  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_662                                                        |      9|
|1545  |  sparse_arr_hash_reduce_out_16_c54_channel_U                           |hls_sparse_fifo_w6_d2_S_443                                                                 |     42|
|1546  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_661                                                        |     31|
|1547  |  sparse_arr_hash_reduce_out_16_c_U                                     |hls_sparse_fifo_w6_d3_S_444                                                                 |     24|
|1548  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_660                                                        |      9|
|1549  |  sparse_arr_hash_reduce_out_17_c55_channel_U                           |hls_sparse_fifo_w6_d2_S_445                                                                 |     43|
|1550  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_659                                                        |     34|
|1551  |  sparse_arr_hash_reduce_out_17_c_U                                     |hls_sparse_fifo_w6_d3_S_446                                                                 |     23|
|1552  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_658                                                        |      9|
|1553  |  sparse_arr_hash_reduce_out_18_c56_channel_U                           |hls_sparse_fifo_w6_d2_S_447                                                                 |     38|
|1554  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_657                                                        |     28|
|1555  |  sparse_arr_hash_reduce_out_18_c_U                                     |hls_sparse_fifo_w6_d3_S_448                                                                 |     22|
|1556  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_656                                                        |      9|
|1557  |  sparse_arr_hash_reduce_out_19_c57_channel_U                           |hls_sparse_fifo_w6_d2_S_449                                                                 |     40|
|1558  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_655                                                        |     31|
|1559  |  sparse_arr_hash_reduce_out_19_c_U                                     |hls_sparse_fifo_w6_d3_S_450                                                                 |     23|
|1560  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_654                                                        |     10|
|1561  |  sparse_arr_hash_reduce_out_1_c39_channel_U                            |hls_sparse_fifo_w6_d2_S_451                                                                 |    210|
|1562  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_653                                                        |    201|
|1563  |  sparse_arr_hash_reduce_out_1_c_U                                      |hls_sparse_fifo_w6_d3_S_452                                                                 |     22|
|1564  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_652                                                        |      9|
|1565  |  sparse_arr_hash_reduce_out_20_c58_channel_U                           |hls_sparse_fifo_w6_d2_S_453                                                                 |     35|
|1566  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_651                                                        |     25|
|1567  |  sparse_arr_hash_reduce_out_20_c_U                                     |hls_sparse_fifo_w6_d3_S_454                                                                 |     24|
|1568  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_650                                                        |     10|
|1569  |  sparse_arr_hash_reduce_out_21_c59_channel_U                           |hls_sparse_fifo_w6_d2_S_455                                                                 |     37|
|1570  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_649                                                        |     28|
|1571  |  sparse_arr_hash_reduce_out_21_c_U                                     |hls_sparse_fifo_w6_d3_S_456                                                                 |     22|
|1572  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_648                                                        |      9|
|1573  |  sparse_arr_hash_reduce_out_22_c60_channel_U                           |hls_sparse_fifo_w6_d2_S_457                                                                 |     32|
|1574  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_647                                                        |     22|
|1575  |  sparse_arr_hash_reduce_out_22_c_U                                     |hls_sparse_fifo_w6_d3_S_458                                                                 |     25|
|1576  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_646                                                        |     11|
|1577  |  sparse_arr_hash_reduce_out_23_c61_channel_U                           |hls_sparse_fifo_w6_d2_S_459                                                                 |     34|
|1578  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_645                                                        |     25|
|1579  |  sparse_arr_hash_reduce_out_23_c_U                                     |hls_sparse_fifo_w6_d3_S_460                                                                 |     22|
|1580  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_644                                                        |      9|
|1581  |  sparse_arr_hash_reduce_out_2_c40_channel_U                            |hls_sparse_fifo_w6_d2_S_461                                                                 |    144|
|1582  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_643                                                        |    135|
|1583  |  sparse_arr_hash_reduce_out_2_c_U                                      |hls_sparse_fifo_w6_d3_S_462                                                                 |     22|
|1584  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_642                                                        |      9|
|1585  |  sparse_arr_hash_reduce_out_3_c41_channel_U                            |hls_sparse_fifo_w6_d2_S_463                                                                 |    163|
|1586  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_641                                                        |    153|
|1587  |  sparse_arr_hash_reduce_out_3_c_U                                      |hls_sparse_fifo_w6_d3_S_464                                                                 |     22|
|1588  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_640                                                        |      9|
|1589  |  sparse_arr_hash_reduce_out_4_c42_channel_U                            |hls_sparse_fifo_w6_d2_S_465                                                                 |    139|
|1590  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_639                                                        |    129|
|1591  |  sparse_arr_hash_reduce_out_4_c_U                                      |hls_sparse_fifo_w6_d3_S_466                                                                 |     23|
|1592  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_638                                                        |     10|
|1593  |  sparse_arr_hash_reduce_out_5_c43_channel_U                            |hls_sparse_fifo_w6_d2_S_467                                                                 |    162|
|1594  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_637                                                        |    153|
|1595  |  sparse_arr_hash_reduce_out_5_c_U                                      |hls_sparse_fifo_w6_d3_S_468                                                                 |     22|
|1596  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_636                                                        |      9|
|1597  |  sparse_arr_hash_reduce_out_6_c44_channel_U                            |hls_sparse_fifo_w6_d2_S_469                                                                 |     79|
|1598  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_635                                                        |     69|
|1599  |  sparse_arr_hash_reduce_out_6_c_U                                      |hls_sparse_fifo_w6_d3_S_470                                                                 |     22|
|1600  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_634                                                        |      9|
|1601  |  sparse_arr_hash_reduce_out_7_c45_channel_U                            |hls_sparse_fifo_w6_d2_S_471                                                                 |     97|
|1602  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_633                                                        |     87|
|1603  |  sparse_arr_hash_reduce_out_7_c_U                                      |hls_sparse_fifo_w6_d3_S_472                                                                 |     23|
|1604  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_632                                                        |     10|
|1605  |  sparse_arr_hash_reduce_out_8_c46_channel_U                            |hls_sparse_fifo_w6_d2_S_473                                                                 |     52|
|1606  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_631                                                        |     42|
|1607  |  sparse_arr_hash_reduce_out_8_c_U                                      |hls_sparse_fifo_w6_d3_S_474                                                                 |     22|
|1608  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_630                                                        |      9|
|1609  |  sparse_arr_hash_reduce_out_9_c47_channel_U                            |hls_sparse_fifo_w6_d2_S_475                                                                 |     55|
|1610  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg_629                                                        |     45|
|1611  |  sparse_arr_hash_reduce_out_9_c_U                                      |hls_sparse_fifo_w6_d3_S_476                                                                 |     22|
|1612  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg_628                                                        |      9|
|1613  |  sparse_arr_hash_reduce_out_c38_channel_U                              |hls_sparse_fifo_w6_d2_S_477                                                                 |    174|
|1614  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                  |hls_sparse_fifo_w6_d2_S_ShiftReg                                                            |    165|
|1615  |  sparse_arr_hash_reduce_out_c_U                                        |hls_sparse_fifo_w6_d3_S_478                                                                 |     22|
|1616  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                  |hls_sparse_fifo_w6_d3_S_ShiftReg                                                            |      9|
|1617  |  sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_U0    |hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_1_s                |  22417|
|1618  |    mul_9s_6s_15_1_1_U10                                                |hls_sparse_mul_9s_6s_15_1_1                                                                 |     62|
|1619  |    mul_9s_6s_15_1_1_U100                                               |hls_sparse_mul_9s_6s_15_1_1_497                                                             |     92|
|1620  |    mul_9s_6s_15_1_1_U101                                               |hls_sparse_mul_9s_6s_15_1_1_498                                                             |     82|
|1621  |    mul_9s_6s_15_1_1_U102                                               |hls_sparse_mul_9s_6s_15_1_1_499                                                             |     78|
|1622  |    mul_9s_6s_15_1_1_U103                                               |hls_sparse_mul_9s_6s_15_1_1_500                                                             |     92|
|1623  |    mul_9s_6s_15_1_1_U104                                               |hls_sparse_mul_9s_6s_15_1_1_501                                                             |     80|
|1624  |    mul_9s_6s_15_1_1_U105                                               |hls_sparse_mul_9s_6s_15_1_1_502                                                             |     82|
|1625  |    mul_9s_6s_15_1_1_U106                                               |hls_sparse_mul_9s_6s_15_1_1_503                                                             |     78|
|1626  |    mul_9s_6s_15_1_1_U107                                               |hls_sparse_mul_9s_6s_15_1_1_504                                                             |     78|
|1627  |    mul_9s_6s_15_1_1_U108                                               |hls_sparse_mul_9s_6s_15_1_1_505                                                             |     82|
|1628  |    mul_9s_6s_15_1_1_U109                                               |hls_sparse_mul_9s_6s_15_1_1_506                                                             |     78|
|1629  |    mul_9s_6s_15_1_1_U11                                                |hls_sparse_mul_9s_6s_15_1_1_507                                                             |     62|
|1630  |    mul_9s_6s_15_1_1_U110                                               |hls_sparse_mul_9s_6s_15_1_1_508                                                             |     78|
|1631  |    mul_9s_6s_15_1_1_U111                                               |hls_sparse_mul_9s_6s_15_1_1_509                                                             |     82|
|1632  |    mul_9s_6s_15_1_1_U112                                               |hls_sparse_mul_9s_6s_15_1_1_510                                                             |     78|
|1633  |    mul_9s_6s_15_1_1_U113                                               |hls_sparse_mul_9s_6s_15_1_1_511                                                             |     78|
|1634  |    mul_9s_6s_15_1_1_U114                                               |hls_sparse_mul_9s_6s_15_1_1_512                                                             |     80|
|1635  |    mul_9s_6s_15_1_1_U115                                               |hls_sparse_mul_9s_6s_15_1_1_513                                                             |     82|
|1636  |    mul_9s_6s_15_1_1_U116                                               |hls_sparse_mul_9s_6s_15_1_1_514                                                             |     92|
|1637  |    mul_9s_6s_15_1_1_U117                                               |hls_sparse_mul_9s_6s_15_1_1_515                                                             |     78|
|1638  |    mul_9s_6s_15_1_1_U118                                               |hls_sparse_mul_9s_6s_15_1_1_516                                                             |     82|
|1639  |    mul_9s_6s_15_1_1_U119                                               |hls_sparse_mul_9s_6s_15_1_1_517                                                             |     78|
|1640  |    mul_9s_6s_15_1_1_U12                                                |hls_sparse_mul_9s_6s_15_1_1_518                                                             |     62|
|1641  |    mul_9s_6s_15_1_1_U120                                               |hls_sparse_mul_9s_6s_15_1_1_519                                                             |     92|
|1642  |    mul_9s_6s_15_1_1_U121                                               |hls_sparse_mul_9s_6s_15_1_1_520                                                             |     80|
|1643  |    mul_9s_6s_15_1_1_U122                                               |hls_sparse_mul_9s_6s_15_1_1_521                                                             |     94|
|1644  |    mul_9s_6s_15_1_1_U123                                               |hls_sparse_mul_9s_6s_15_1_1_522                                                             |     81|
|1645  |    mul_9s_6s_15_1_1_U124                                               |hls_sparse_mul_9s_6s_15_1_1_523                                                             |     92|
|1646  |    mul_9s_6s_15_1_1_U125                                               |hls_sparse_mul_9s_6s_15_1_1_524                                                             |     80|
|1647  |    mul_9s_6s_15_1_1_U126                                               |hls_sparse_mul_9s_6s_15_1_1_525                                                             |     92|
|1648  |    mul_9s_6s_15_1_1_U127                                               |hls_sparse_mul_9s_6s_15_1_1_526                                                             |     80|
|1649  |    mul_9s_6s_15_1_1_U128                                               |hls_sparse_mul_9s_6s_15_1_1_527                                                             |     94|
|1650  |    mul_9s_6s_15_1_1_U129                                               |hls_sparse_mul_9s_6s_15_1_1_528                                                             |     81|
|1651  |    mul_9s_6s_15_1_1_U13                                                |hls_sparse_mul_9s_6s_15_1_1_529                                                             |     62|
|1652  |    mul_9s_6s_15_1_1_U130                                               |hls_sparse_mul_9s_6s_15_1_1_530                                                             |     92|
|1653  |    mul_9s_6s_15_1_1_U131                                               |hls_sparse_mul_9s_6s_15_1_1_531                                                             |     81|
|1654  |    mul_9s_6s_15_1_1_U132                                               |hls_sparse_mul_9s_6s_15_1_1_532                                                             |     94|
|1655  |    mul_9s_6s_15_1_1_U133                                               |hls_sparse_mul_9s_6s_15_1_1_533                                                             |     81|
|1656  |    mul_9s_6s_15_1_1_U134                                               |hls_sparse_mul_9s_6s_15_1_1_534                                                             |     92|
|1657  |    mul_9s_6s_15_1_1_U135                                               |hls_sparse_mul_9s_6s_15_1_1_535                                                             |     80|
|1658  |    mul_9s_6s_15_1_1_U136                                               |hls_sparse_mul_9s_6s_15_1_1_536                                                             |     92|
|1659  |    mul_9s_6s_15_1_1_U137                                               |hls_sparse_mul_9s_6s_15_1_1_537                                                             |     80|
|1660  |    mul_9s_6s_15_1_1_U138                                               |hls_sparse_mul_9s_6s_15_1_1_538                                                             |     92|
|1661  |    mul_9s_6s_15_1_1_U139                                               |hls_sparse_mul_9s_6s_15_1_1_539                                                             |     81|
|1662  |    mul_9s_6s_15_1_1_U14                                                |hls_sparse_mul_9s_6s_15_1_1_540                                                             |     62|
|1663  |    mul_9s_6s_15_1_1_U140                                               |hls_sparse_mul_9s_6s_15_1_1_541                                                             |     80|
|1664  |    mul_9s_6s_15_1_1_U141                                               |hls_sparse_mul_9s_6s_15_1_1_542                                                             |     78|
|1665  |    mul_9s_6s_15_1_1_U15                                                |hls_sparse_mul_9s_6s_15_1_1_543                                                             |     62|
|1666  |    mul_9s_6s_15_1_1_U16                                                |hls_sparse_mul_9s_6s_15_1_1_544                                                             |     62|
|1667  |    mul_9s_6s_15_1_1_U17                                                |hls_sparse_mul_9s_6s_15_1_1_545                                                             |     62|
|1668  |    mul_9s_6s_15_1_1_U18                                                |hls_sparse_mul_9s_6s_15_1_1_546                                                             |     62|
|1669  |    mul_9s_6s_15_1_1_U19                                                |hls_sparse_mul_9s_6s_15_1_1_547                                                             |     62|
|1670  |    mul_9s_6s_15_1_1_U20                                                |hls_sparse_mul_9s_6s_15_1_1_548                                                             |     62|
|1671  |    mul_9s_6s_15_1_1_U21                                                |hls_sparse_mul_9s_6s_15_1_1_549                                                             |     62|
|1672  |    mul_9s_6s_15_1_1_U22                                                |hls_sparse_mul_9s_6s_15_1_1_550                                                             |     62|
|1673  |    mul_9s_6s_15_1_1_U23                                                |hls_sparse_mul_9s_6s_15_1_1_551                                                             |     61|
|1674  |    mul_9s_6s_15_1_1_U24                                                |hls_sparse_mul_9s_6s_15_1_1_552                                                             |     61|
|1675  |    mul_9s_6s_15_1_1_U25                                                |hls_sparse_mul_9s_6s_15_1_1_553                                                             |     74|
|1676  |    mul_9s_6s_15_1_1_U26                                                |hls_sparse_mul_9s_6s_15_1_1_554                                                             |     61|
|1677  |    mul_9s_6s_15_1_1_U27                                                |hls_sparse_mul_9s_6s_15_1_1_555                                                             |     57|
|1678  |    mul_9s_6s_15_1_1_U28                                                |hls_sparse_mul_9s_6s_15_1_1_556                                                             |     62|
|1679  |    mul_9s_6s_15_1_1_U29                                                |hls_sparse_mul_9s_6s_15_1_1_557                                                             |     61|
|1680  |    mul_9s_6s_15_1_1_U30                                                |hls_sparse_mul_9s_6s_15_1_1_558                                                             |     61|
|1681  |    mul_9s_6s_15_1_1_U31                                                |hls_sparse_mul_9s_6s_15_1_1_559                                                             |     57|
|1682  |    mul_9s_6s_15_1_1_U32                                                |hls_sparse_mul_9s_6s_15_1_1_560                                                             |     61|
|1683  |    mul_9s_6s_15_1_1_U33                                                |hls_sparse_mul_9s_6s_15_1_1_561                                                             |     61|
|1684  |    mul_9s_6s_15_1_1_U34                                                |hls_sparse_mul_9s_6s_15_1_1_562                                                             |     62|
|1685  |    mul_9s_6s_15_1_1_U35                                                |hls_sparse_mul_9s_6s_15_1_1_563                                                             |     61|
|1686  |    mul_9s_6s_15_1_1_U36                                                |hls_sparse_mul_9s_6s_15_1_1_564                                                             |     61|
|1687  |    mul_9s_6s_15_1_1_U37                                                |hls_sparse_mul_9s_6s_15_1_1_565                                                             |     64|
|1688  |    mul_9s_6s_15_1_1_U38                                                |hls_sparse_mul_9s_6s_15_1_1_566                                                             |     61|
|1689  |    mul_9s_6s_15_1_1_U39                                                |hls_sparse_mul_9s_6s_15_1_1_567                                                             |     60|
|1690  |    mul_9s_6s_15_1_1_U40                                                |hls_sparse_mul_9s_6s_15_1_1_568                                                             |     62|
|1691  |    mul_9s_6s_15_1_1_U41                                                |hls_sparse_mul_9s_6s_15_1_1_569                                                             |     61|
|1692  |    mul_9s_6s_15_1_1_U42                                                |hls_sparse_mul_9s_6s_15_1_1_570                                                             |     61|
|1693  |    mul_9s_6s_15_1_1_U43                                                |hls_sparse_mul_9s_6s_15_1_1_571                                                             |     74|
|1694  |    mul_9s_6s_15_1_1_U44                                                |hls_sparse_mul_9s_6s_15_1_1_572                                                             |     61|
|1695  |    mul_9s_6s_15_1_1_U45                                                |hls_sparse_mul_9s_6s_15_1_1_573                                                             |     61|
|1696  |    mul_9s_6s_15_1_1_U46                                                |hls_sparse_mul_9s_6s_15_1_1_574                                                             |     92|
|1697  |    mul_9s_6s_15_1_1_U47                                                |hls_sparse_mul_9s_6s_15_1_1_575                                                             |     80|
|1698  |    mul_9s_6s_15_1_1_U48                                                |hls_sparse_mul_9s_6s_15_1_1_576                                                             |     78|
|1699  |    mul_9s_6s_15_1_1_U49                                                |hls_sparse_mul_9s_6s_15_1_1_577                                                             |     92|
|1700  |    mul_9s_6s_15_1_1_U50                                                |hls_sparse_mul_9s_6s_15_1_1_578                                                             |     80|
|1701  |    mul_9s_6s_15_1_1_U51                                                |hls_sparse_mul_9s_6s_15_1_1_579                                                             |     78|
|1702  |    mul_9s_6s_15_1_1_U52                                                |hls_sparse_mul_9s_6s_15_1_1_580                                                             |     80|
|1703  |    mul_9s_6s_15_1_1_U53                                                |hls_sparse_mul_9s_6s_15_1_1_581                                                             |     80|
|1704  |    mul_9s_6s_15_1_1_U54                                                |hls_sparse_mul_9s_6s_15_1_1_582                                                             |     78|
|1705  |    mul_9s_6s_15_1_1_U55                                                |hls_sparse_mul_9s_6s_15_1_1_583                                                             |     92|
|1706  |    mul_9s_6s_15_1_1_U56                                                |hls_sparse_mul_9s_6s_15_1_1_584                                                             |     80|
|1707  |    mul_9s_6s_15_1_1_U57                                                |hls_sparse_mul_9s_6s_15_1_1_585                                                             |     78|
|1708  |    mul_9s_6s_15_1_1_U58                                                |hls_sparse_mul_9s_6s_15_1_1_586                                                             |     92|
|1709  |    mul_9s_6s_15_1_1_U59                                                |hls_sparse_mul_9s_6s_15_1_1_587                                                             |     80|
|1710  |    mul_9s_6s_15_1_1_U60                                                |hls_sparse_mul_9s_6s_15_1_1_588                                                             |     78|
|1711  |    mul_9s_6s_15_1_1_U61                                                |hls_sparse_mul_9s_6s_15_1_1_589                                                             |     92|
|1712  |    mul_9s_6s_15_1_1_U62                                                |hls_sparse_mul_9s_6s_15_1_1_590                                                             |     80|
|1713  |    mul_9s_6s_15_1_1_U63                                                |hls_sparse_mul_9s_6s_15_1_1_591                                                             |     78|
|1714  |    mul_9s_6s_15_1_1_U64                                                |hls_sparse_mul_9s_6s_15_1_1_592                                                             |     92|
|1715  |    mul_9s_6s_15_1_1_U65                                                |hls_sparse_mul_9s_6s_15_1_1_593                                                             |     80|
|1716  |    mul_9s_6s_15_1_1_U66                                                |hls_sparse_mul_9s_6s_15_1_1_594                                                             |     80|
|1717  |    mul_9s_6s_15_1_1_U67                                                |hls_sparse_mul_9s_6s_15_1_1_595                                                             |     80|
|1718  |    mul_9s_6s_15_1_1_U68                                                |hls_sparse_mul_9s_6s_15_1_1_596                                                             |     83|
|1719  |    mul_9s_6s_15_1_1_U69                                                |hls_sparse_mul_9s_6s_15_1_1_597                                                             |     79|
|1720  |    mul_9s_6s_15_1_1_U70                                                |hls_sparse_mul_9s_6s_15_1_1_598                                                             |     80|
|1721  |    mul_9s_6s_15_1_1_U71                                                |hls_sparse_mul_9s_6s_15_1_1_599                                                             |     79|
|1722  |    mul_9s_6s_15_1_1_U72                                                |hls_sparse_mul_9s_6s_15_1_1_600                                                             |     79|
|1723  |    mul_9s_6s_15_1_1_U73                                                |hls_sparse_mul_9s_6s_15_1_1_601                                                             |     92|
|1724  |    mul_9s_6s_15_1_1_U74                                                |hls_sparse_mul_9s_6s_15_1_1_602                                                             |     79|
|1725  |    mul_9s_6s_15_1_1_U75                                                |hls_sparse_mul_9s_6s_15_1_1_603                                                             |     79|
|1726  |    mul_9s_6s_15_1_1_U76                                                |hls_sparse_mul_9s_6s_15_1_1_604                                                             |     92|
|1727  |    mul_9s_6s_15_1_1_U77                                                |hls_sparse_mul_9s_6s_15_1_1_605                                                             |     79|
|1728  |    mul_9s_6s_15_1_1_U78                                                |hls_sparse_mul_9s_6s_15_1_1_606                                                             |     79|
|1729  |    mul_9s_6s_15_1_1_U79                                                |hls_sparse_mul_9s_6s_15_1_1_607                                                             |     92|
|1730  |    mul_9s_6s_15_1_1_U80                                                |hls_sparse_mul_9s_6s_15_1_1_608                                                             |     79|
|1731  |    mul_9s_6s_15_1_1_U81                                                |hls_sparse_mul_9s_6s_15_1_1_609                                                             |     79|
|1732  |    mul_9s_6s_15_1_1_U82                                                |hls_sparse_mul_9s_6s_15_1_1_610                                                             |     92|
|1733  |    mul_9s_6s_15_1_1_U83                                                |hls_sparse_mul_9s_6s_15_1_1_611                                                             |     82|
|1734  |    mul_9s_6s_15_1_1_U84                                                |hls_sparse_mul_9s_6s_15_1_1_612                                                             |     78|
|1735  |    mul_9s_6s_15_1_1_U85                                                |hls_sparse_mul_9s_6s_15_1_1_613                                                             |     95|
|1736  |    mul_9s_6s_15_1_1_U86                                                |hls_sparse_mul_9s_6s_15_1_1_614                                                             |     82|
|1737  |    mul_9s_6s_15_1_1_U87                                                |hls_sparse_mul_9s_6s_15_1_1_615                                                             |     78|
|1738  |    mul_9s_6s_15_1_1_U88                                                |hls_sparse_mul_9s_6s_15_1_1_616                                                             |     92|
|1739  |    mul_9s_6s_15_1_1_U89                                                |hls_sparse_mul_9s_6s_15_1_1_617                                                             |     80|
|1740  |    mul_9s_6s_15_1_1_U90                                                |hls_sparse_mul_9s_6s_15_1_1_618                                                             |     82|
|1741  |    mul_9s_6s_15_1_1_U91                                                |hls_sparse_mul_9s_6s_15_1_1_619                                                             |     92|
|1742  |    mul_9s_6s_15_1_1_U92                                                |hls_sparse_mul_9s_6s_15_1_1_620                                                             |     82|
|1743  |    mul_9s_6s_15_1_1_U93                                                |hls_sparse_mul_9s_6s_15_1_1_621                                                             |     78|
|1744  |    mul_9s_6s_15_1_1_U94                                                |hls_sparse_mul_9s_6s_15_1_1_622                                                             |     95|
|1745  |    mul_9s_6s_15_1_1_U95                                                |hls_sparse_mul_9s_6s_15_1_1_623                                                             |     82|
|1746  |    mul_9s_6s_15_1_1_U96                                                |hls_sparse_mul_9s_6s_15_1_1_624                                                             |     78|
|1747  |    mul_9s_6s_15_1_1_U97                                                |hls_sparse_mul_9s_6s_15_1_1_625                                                             |     95|
|1748  |    mul_9s_6s_15_1_1_U98                                                |hls_sparse_mul_9s_6s_15_1_1_626                                                             |     82|
|1749  |    mul_9s_6s_15_1_1_U99                                                |hls_sparse_mul_9s_6s_15_1_1_627                                                             |     78|
|1750  |  sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_U0   |hls_sparse_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_12_1_3_s               |  25848|
|1751  |  sparse_flatten_ap_ufixed_6_2_4_0_0_ap_uint_10_5_5_3_12_U0             |hls_sparse_sparse_flatten_ap_ufixed_6_2_4_0_0_ap_uint_10_5_5_3_12_s                         |   3425|
|1752  |    flow_control_loop_pipe_U                                            |hls_sparse_flow_control_loop_pipe                                                           |      3|
|1753  |    mux_9_4_5_1_1_U806                                                  |hls_sparse_mux_9_4_5_1_1                                                                    |      5|
|1754  |    mux_9_4_5_1_1_U807                                                  |hls_sparse_mux_9_4_5_1_1_479                                                                |      5|
|1755  |    mux_9_4_5_1_1_U808                                                  |hls_sparse_mux_9_4_5_1_1_480                                                                |      5|
|1756  |    mux_9_4_5_1_1_U811                                                  |hls_sparse_mux_9_4_5_1_1_481                                                                |      5|
|1757  |    mux_9_4_5_1_1_U812                                                  |hls_sparse_mux_9_4_5_1_1_482                                                                |      5|
|1758  |    mux_9_4_5_1_1_U813                                                  |hls_sparse_mux_9_4_5_1_1_483                                                                |      5|
|1759  |    mux_9_4_5_1_1_U816                                                  |hls_sparse_mux_9_4_5_1_1_484                                                                |      5|
|1760  |    mux_9_4_5_1_1_U817                                                  |hls_sparse_mux_9_4_5_1_1_485                                                                |     10|
|1761  |    mux_9_4_5_1_1_U818                                                  |hls_sparse_mux_9_4_5_1_1_486                                                                |      5|
|1762  |    mux_9_4_5_1_1_U821                                                  |hls_sparse_mux_9_4_5_1_1_487                                                                |      5|
|1763  |    mux_9_4_5_1_1_U822                                                  |hls_sparse_mux_9_4_5_1_1_488                                                                |      5|
|1764  |    mux_9_4_5_1_1_U823                                                  |hls_sparse_mux_9_4_5_1_1_489                                                                |      5|
|1765  |    mux_9_4_7_1_1_U804                                                  |hls_sparse_mux_9_4_7_1_1                                                                    |      8|
|1766  |    mux_9_4_7_1_1_U805                                                  |hls_sparse_mux_9_4_7_1_1_490                                                                |      9|
|1767  |    mux_9_4_7_1_1_U809                                                  |hls_sparse_mux_9_4_7_1_1_491                                                                |      7|
|1768  |    mux_9_4_7_1_1_U810                                                  |hls_sparse_mux_9_4_7_1_1_492                                                                |      5|
|1769  |    mux_9_4_7_1_1_U814                                                  |hls_sparse_mux_9_4_7_1_1_493                                                                |      7|
|1770  |    mux_9_4_7_1_1_U815                                                  |hls_sparse_mux_9_4_7_1_1_494                                                                |      5|
|1771  |    mux_9_4_7_1_1_U819                                                  |hls_sparse_mux_9_4_7_1_1_495                                                                |      7|
|1772  |    mux_9_4_7_1_1_U820                                                  |hls_sparse_mux_9_4_7_1_1_496                                                                |      5|
|1773  |  sparse_input_reduce_ap_fixed_9_2_5_3_0_ap_uint_10_40_40_1_12_10_U0    |hls_sparse_sparse_input_reduce_ap_fixed_9_2_5_3_0_ap_uint_10_40_40_1_12_10                  |  55855|
|1774  |  sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_1_4_U0 |hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_1_4_s             |   2639|
|1775  |  sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_U0 |hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_6_2_4_0_0_ap_uint_10_12_3_2_s             |   5691|
|1776  |  sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_1_U0           |hls_sparse_sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_1_s                       |    107|
|1777  |  sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_3_U0           |hls_sparse_sparse_relu_ap_ufixed_9_2_4_0_0_ap_ufixed_6_2_4_0_0_12_3_s                       |    307|
+------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:05 ; elapsed = 00:09:35 . Memory (MB): peak = 5217.949 ; gain = 2785.566 ; free physical = 420350 ; free virtual = 776682
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1141 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:08 ; elapsed = 00:09:38 . Memory (MB): peak = 5221.859 ; gain = 2789.477 ; free physical = 432670 ; free virtual = 789001
Synthesis Optimization Complete : Time (s): cpu = 00:08:08 ; elapsed = 00:09:38 . Memory (MB): peak = 5221.859 ; gain = 2789.477 ; free physical = 432672 ; free virtual = 788959
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5221.859 ; gain = 0.000 ; free physical = 431728 ; free virtual = 788070
INFO: [Netlist 29-17] Analyzing 27056 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q3_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q5_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q7_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q9_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/tmp_17_reg_1675_pp0_iter2_reg_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5265.973 ; gain = 0.000 ; free physical = 427477 ; free virtual = 784018
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14415 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 10 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 14404 instances

Synth Design complete | Checksum: 9ab12d52
INFO: [Common 17-83] Releasing license: Synthesis
346 Infos, 440 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:16 ; elapsed = 00:10:45 . Memory (MB): peak = 5265.973 ; gain = 2857.668 ; free physical = 427359 ; free virtual = 783900
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18989.069; main = 4547.110; forked = 14667.107
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 24026.172; main = 5265.977; forked = 18808.219
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5330.004 ; gain = 64.031 ; free physical = 427226 ; free virtual = 783891

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a97989aa

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 5508.395 ; gain = 178.391 ; free physical = 433716 ; free virtual = 791047

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 181 inverters resulting in an inversion of 2530 pins
INFO: [Opt 31-138] Pushed 48 inverter(s) to 82 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 129be9d47

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 5511.363 ; gain = 0.000 ; free physical = 433721 ; free virtual = 791061
INFO: [Opt 31-389] Phase Retarget created 7263 cells and removed 7774 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 37 inverter(s) to 258 load pin(s).
Phase 2 Constant propagation | Checksum: 1179e14cc

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 5511.363 ; gain = 0.000 ; free physical = 433709 ; free virtual = 791049
INFO: [Opt 31-389] Phase Constant propagation created 1970 cells and removed 4742 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bf1c97c6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 5511.363 ; gain = 0.000 ; free physical = 433716 ; free virtual = 791056
INFO: [Opt 31-389] Phase Sweep created 12 cells and removed 250 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 16ccaed13

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 5511.363 ; gain = 0.000 ; free physical = 433762 ; free virtual = 791102
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 9 inverters resulting in an inversion of 42 pins
Phase 5 Post Processing Netlist | Checksum: 170927eb2

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 5511.363 ; gain = 0.000 ; free physical = 433757 ; free virtual = 791098
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 9 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            7263  |            7774  |                                              0  |
|  Constant propagation         |            1970  |            4742  |                                              0  |
|  Sweep                        |              12  |             250  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               9  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ba7ffe4b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 5511.363 ; gain = 0.000 ; free physical = 433761 ; free virtual = 791103

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 1ba7ffe4b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6240.582 ; gain = 0.000 ; free physical = 432049 ; free virtual = 789647
Ending Power Optimization Task | Checksum: 1ba7ffe4b

Time (s): cpu = 00:02:01 ; elapsed = 00:01:00 . Memory (MB): peak = 6240.582 ; gain = 729.219 ; free physical = 436292 ; free virtual = 793733

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ba7ffe4b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6240.582 ; gain = 0.000 ; free physical = 436960 ; free virtual = 794401

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 6240.582 ; gain = 0.000 ; free physical = 438898 ; free virtual = 796339
Ending Netlist Obfuscation Task | Checksum: 1ba7ffe4b

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 6240.582 ; gain = 0.000 ; free physical = 439569 ; free virtual = 797010
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:40 ; elapsed = 00:02:15 . Memory (MB): peak = 6240.582 ; gain = 974.609 ; free physical = 439700 ; free virtual = 797141
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul 14 05:14:06 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h14m1s *****
INFO: [HLS 200-112] Total CPU user time: 3540.21 seconds. Total CPU system time: 100.95 seconds. Total elapsed time: 3358.21 seconds; peak allocated memory: 6.567 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jul 14 05:14:20 2025...
