Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Aug 28 17:34:43 2018
| Host         : WIN-MJ2I8SI0RJV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -pb base_wrapper_timing_summary_routed.pb -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 193 register/latch pins with no clock driven by root clock pin: AC_BCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 171 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.179        0.000                      0                 6039        0.080        0.000                      0                 6023        0.264        0.000                       0                  3498  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
base_gmii_to_rgmii_0_0_rgmii_rx_clk                                                         {0.000 4.000}        8.000           125.000         
base_gmii_to_rgmii_1_0_rgmii_rx_clk                                                         {0.000 4.000}        8.000           125.000         
clk_fpga_0                                                                                  {0.000 10.000}       20.000          50.000          
clk_fpga_1                                                                                  {0.000 5.000}        10.000          100.000         
  clk_out1_base_clk_wiz_0_0                                                                 {0.000 41.663}       83.326          12.001          
  clkfbout_base_clk_wiz_0_0                                                                 {0.000 30.000}       60.000          16.667          
clk_fpga_2                                                                                  {0.000 3.250}        6.500           153.846         
clk_fpga_3                                                                                  {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
eth0_clk125                                                                                 {0.000 4.000}        8.000           125.000         
  base_gmii_to_rgmii_0_0_rgmii_tx_clk                                                       {0.000 4.000}        8.000           125.000         
eth0_rgmii_rxclk                                                                            {0.000 4.000}        8.000           125.000         
eth1_clk125                                                                                 {0.000 4.000}        8.000           125.000         
  base_gmii_to_rgmii_1_0_rgmii_tx_clk                                                       {0.000 4.000}        8.000           125.000         
eth1_rgmii_rxclk                                                                            {0.000 4.000}        8.000           125.000         
hdmi_rxclk                                                                                  {0.000 3.030}        6.060           165.016         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1                                                                                        7.750        0.000                      0                   46        0.106        0.000                      0                   46        3.000        0.000                       0                    36  
  clk_out1_base_clk_wiz_0_0                                                                                                                                                                                                                  81.733        0.000                       0                     2  
  clkfbout_base_clk_wiz_0_0                                                                                                                                                                                                                  40.000        0.000                       0                     3  
clk_fpga_3                                                                                        2.738        0.000                      0                  394        0.118        0.000                      0                  394        0.264        0.000                       0                   233  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.513        0.000                      0                  933        0.091        0.000                      0                  933       15.450        0.000                       0                   487  
eth0_clk125                                                                                       4.644        0.000                      0                   53        0.187        0.000                      0                   53        3.500        0.000                       0                    47  
eth0_rgmii_rxclk                                                                                  4.893        0.000                      0                   22        0.236        0.000                      0                   22        3.500        0.000                       0                    19  
eth1_clk125                                                                                       4.806        0.000                      0                   53        0.187        0.000                      0                   53        3.500        0.000                       0                    47  
eth1_rgmii_rxclk                                                                                  4.798        0.000                      0                   22        0.095        0.000                      0                   22        3.500        0.000                       0                    19  
hdmi_rxclk                                                                                        1.998        0.000                      0                 4283        0.080        0.000                      0                 4283        1.980        0.000                       0                  2605  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
hdmi_rxclk                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        5.105        0.000                      0                    8                                                                        
eth0_clk125                                                                                 base_gmii_to_rgmii_0_0_rgmii_tx_clk                                                               0.730        0.000                      0                    5        1.053        0.000                      0                    5  
base_gmii_to_rgmii_0_0_rgmii_rx_clk                                                         eth0_rgmii_rxclk                                                                                  0.179        0.000                      0                    5        0.819        0.000                      0                    5  
eth1_clk125                                                                                 base_gmii_to_rgmii_1_0_rgmii_tx_clk                                                               0.751        0.000                      0                    5        1.003        0.000                      0                    5  
base_gmii_to_rgmii_1_0_rgmii_rx_clk                                                         eth1_rgmii_rxclk                                                                                  0.250        0.000                      0                    5        0.745        0.000                      0                    5  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  hdmi_rxclk                                                                                       31.821        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.187        0.000                      0                  100        0.333        0.000                      0                  100  
**async_default**                                                                           hdmi_rxclk                                                                                  hdmi_rxclk                                                                                        3.786        0.000                      0                   97        0.329        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 1.303ns (69.138%)  route 0.582ns (30.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 11.228 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.639     1.639    base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y72         SRL16E                                       r  base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.206     2.845 r  base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.582     3.426    base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/Q
    SLICE_X41Y72         LUT3 (Prop_lut3_I2_O)        0.097     3.523 r  base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     3.523    base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int0__0
    SLICE_X41Y72         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.228    11.228    base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.168    11.396    
                         clock uncertainty           -0.154    11.241    
    SLICE_X41Y72         FDRE (Setup_fdre_C_D)        0.032    11.273    base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             8.252ns  (required time - arrival time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.528ns (39.675%)  route 0.803ns (60.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 11.330 - 10.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.830     1.830    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X41Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.313     2.143 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/Q
                         net (fo=4, routed)           0.803     2.945    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_cnt[4]
    SLICE_X42Y71         LUT4 (Prop_lut4_I1_O)        0.215     3.160 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     3.160    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X42Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.330    11.330    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X42Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.168    11.498    
                         clock uncertainty           -0.154    11.344    
    SLICE_X42Y71         FDRE (Setup_fdre_C_D)        0.069    11.413    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                  8.252    

Slack (MET) :             8.278ns  (required time - arrival time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.531ns (39.810%)  route 0.803ns (60.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 11.330 - 10.000 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.830     1.830    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X41Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.313     2.143 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/Q
                         net (fo=4, routed)           0.803     2.945    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_cnt[4]
    SLICE_X42Y71         LUT4 (Prop_lut4_I3_O)        0.218     3.163 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     3.163    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/p_3_out[0]
    SLICE_X42Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.330    11.330    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X42Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.168    11.498    
                         clock uncertainty           -0.154    11.344    
    SLICE_X42Y71         FDRE (Setup_fdre_C_D)        0.098    11.442    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         11.442    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  8.278    

Slack (MET) :             8.336ns  (required time - arrival time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.504ns (38.852%)  route 0.793ns (61.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 11.330 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.557     1.557    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X42Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.393     1.950 f  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.559     2.508    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X44Y71         LUT2 (Prop_lut2_I0_O)        0.111     2.619 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.235     2.854    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_i_1_n_0
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.330    11.330    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_reg/C
                         clock pessimism              0.205    11.535    
                         clock uncertainty           -0.154    11.381    
    SLICE_X43Y71         FDSE (Setup_fdse_C_D)       -0.191    11.190    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         11.190    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                  8.336    

Slack (MET) :             8.375ns  (required time - arrival time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.560ns (39.353%)  route 0.863ns (60.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 11.330 - 10.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.635     1.635    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y70         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.361     1.996 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.863     2.859    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_cnt[2]
    SLICE_X42Y71         LUT4 (Prop_lut4_I2_O)        0.199     3.058 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     3.058    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_dec0__0
    SLICE_X42Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.330    11.330    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X42Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.185    11.515    
                         clock uncertainty           -0.154    11.361    
    SLICE_X42Y71         FDRE (Setup_fdre_C_D)        0.072    11.433    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         11.433    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  8.375    

Slack (MET) :             8.400ns  (required time - arrival time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.438ns (40.047%)  route 0.656ns (59.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 11.393 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.557     1.557    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X43Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.341     1.898 f  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.417     2.315    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.097     2.412 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.238     2.650    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X42Y70         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.393    11.393    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y70         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.185    11.578    
                         clock uncertainty           -0.154    11.424    
    SLICE_X42Y70         FDRE (Setup_fdre_C_R)       -0.373    11.051    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         11.051    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                  8.400    

Slack (MET) :             8.400ns  (required time - arrival time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.438ns (40.047%)  route 0.656ns (59.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 11.393 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.557     1.557    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X43Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.341     1.898 f  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.417     2.315    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.097     2.412 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.238     2.650    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X42Y70         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.393    11.393    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y70         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.185    11.578    
                         clock uncertainty           -0.154    11.424    
    SLICE_X42Y70         FDRE (Setup_fdre_C_R)       -0.373    11.051    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         11.051    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                  8.400    

Slack (MET) :             8.400ns  (required time - arrival time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.438ns (40.047%)  route 0.656ns (59.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 11.393 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.557     1.557    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X43Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.341     1.898 f  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.417     2.315    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.097     2.412 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.238     2.650    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X42Y70         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.393    11.393    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y70         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.185    11.578    
                         clock uncertainty           -0.154    11.424    
    SLICE_X42Y70         FDRE (Setup_fdre_C_R)       -0.373    11.051    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         11.051    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                  8.400    

Slack (MET) :             8.439ns  (required time - arrival time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.313ns (26.282%)  route 0.878ns (73.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 11.393 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.557     1.557    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDSE (Prop_fdse_C_Q)         0.313     1.870 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.878     2.748    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X42Y70         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.393    11.393    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y70         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.185    11.578    
                         clock uncertainty           -0.154    11.424    
    SLICE_X42Y70         FDRE (Setup_fdre_C_CE)      -0.237    11.187    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                          -2.748    
  -------------------------------------------------------------------
                         slack                                  8.439    

Slack (MET) :             8.439ns  (required time - arrival time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.313ns (26.282%)  route 0.878ns (73.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 11.393 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.557     1.557    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDSE (Prop_fdse_C_Q)         0.313     1.870 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.878     2.748    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X42Y70         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.393    11.393    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y70         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.185    11.578    
                         clock uncertainty           -0.154    11.424    
    SLICE_X42Y70         FDRE (Setup_fdre_C_CE)      -0.237    11.187    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                          -2.748    
  -------------------------------------------------------------------
                         slack                                  8.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.870%)  route 0.147ns (44.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          0.893     0.893    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDSE (Prop_fdse_C_Q)         0.141     1.034 f  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.147     1.181    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/Pr_out
    SLICE_X44Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.226 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     1.226    base_i/audio/proc_sys_reset_100MHz/U0/SEQ_n_4
    SLICE_X44Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.127     1.127    base_i/audio/proc_sys_reset_100MHz/U0/slowest_sync_clk
    SLICE_X44Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.099     1.028    
    SLICE_X44Y71         FDRE (Hold_fdre_C_D)         0.091     1.119    base_i/audio/proc_sys_reset_100MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.943%)  route 0.109ns (46.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          0.893     0.893    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDSE (Prop_fdse_C_Q)         0.128     1.021 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.109     1.130    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X41Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.199     1.199    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X41Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism             -0.099     1.100    
    SLICE_X41Y71         FDRE (Hold_fdre_C_CE)       -0.093     1.007    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.943%)  route 0.109ns (46.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          0.893     0.893    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDSE (Prop_fdse_C_Q)         0.128     1.021 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.109     1.130    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X41Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.199     1.199    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X41Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism             -0.099     1.100    
    SLICE_X41Y71         FDRE (Hold_fdre_C_CE)       -0.093     1.007    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.943%)  route 0.109ns (46.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          0.893     0.893    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDSE (Prop_fdse_C_Q)         0.128     1.021 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.109     1.130    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X41Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.199     1.199    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X41Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.099     1.100    
    SLICE_X41Y71         FDRE (Hold_fdre_C_CE)       -0.093     1.007    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.246ns (59.304%)  route 0.169ns (40.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          0.927     0.927    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y70         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.148     1.075 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.169     1.243    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/Q[2]
    SLICE_X41Y71         LUT6 (Prop_lut6_I3_O)        0.098     1.341 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     1.341    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X41Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.199     1.199    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X41Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.099     1.100    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.092     1.192    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.624%)  route 0.155ns (52.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.023ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          0.835     0.835    base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.155     1.131    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/lpf_int
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.023     1.023    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/Core_reg/C
                         clock pessimism             -0.099     0.924    
    SLICE_X43Y71         FDSE (Hold_fdse_C_S)        -0.018     0.906    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.624%)  route 0.155ns (52.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.023ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          0.835     0.835    base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.155     1.131    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/lpf_int
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.023     1.023    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.099     0.924    
    SLICE_X43Y71         FDSE (Hold_fdse_C_S)        -0.018     0.906    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.624%)  route 0.155ns (52.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.023ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          0.835     0.835    base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.155     1.131    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/lpf_int
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.023     1.023    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_reg/C
                         clock pessimism             -0.099     0.924    
    SLICE_X43Y71         FDSE (Hold_fdse_C_S)        -0.018     0.906    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.624%)  route 0.155ns (52.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.023ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          0.835     0.835    base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y72         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.155     1.131    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/lpf_int
    SLICE_X43Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.023     1.023    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X43Y71         FDRE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.099     0.924    
    SLICE_X43Y71         FDRE (Hold_fdre_C_R)        -0.018     0.906    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 base_i/audio/proc_sys_reset_100MHz/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.183ns (54.141%)  route 0.155ns (45.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.023ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          0.893     0.893    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDSE (Prop_fdse_C_Q)         0.141     1.034 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.155     1.189    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/MB_out
    SLICE_X43Y71         LUT2 (Prop_lut2_I0_O)        0.042     1.231 r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000     1.231    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_i_1_n_0
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=35, routed)          1.023     1.023    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/slowest_sync_clk
    SLICE_X43Y71         FDSE                                         r  base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.130     0.893    
    SLICE_X43Y71         FDSE (Hold_fdse_C_D)         0.107     1.000    base_i/audio/proc_sys_reset_100MHz/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y22   base_i/audio/clk_wiz_0/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X44Y71     base_i/audio/proc_sys_reset_100MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y72     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y72     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y72     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y72     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y78     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y78     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y78     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         5.000       4.230      SLICE_X42Y72     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         5.000       4.230      SLICE_X42Y72     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y71     base_i/audio/proc_sys_reset_100MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y78     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y78     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y78     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y78     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y74     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         5.000       4.230      SLICE_X42Y72     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         5.000       4.230      SLICE_X42Y72     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y71     base_i/audio/proc_sys_reset_100MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y71     base_i/audio/proc_sys_reset_100MHz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y72     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y72     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y72     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y72     base_i/audio/proc_sys_reset_100MHz/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_base_clk_wiz_0_0
  To Clock:  clk_out1_base_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       81.733ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_base_clk_wiz_0_0
Waveform(ns):       { 0.000 41.663 }
Period(ns):         83.326
Sources:            { base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         83.326      81.733     BUFGCTRL_X0Y0    base_i/audio/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.326      82.077     MMCME2_ADV_X1Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.326      130.034    MMCME2_ADV_X1Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_0_0
  To Clock:  clkfbout_base_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_0_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         60.000      58.408     BUFGCTRL_X0Y3    base_i/audio/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y0  base_i/audio/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        2.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.587ns (33.610%)  route 1.159ns (66.390%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.359     2.301    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y95        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDRE (Prop_fdre_C_Q)         0.393     2.694 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.560     3.254    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y94        LUT2 (Prop_lut2_I0_O)        0.097     3.351 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.225     3.576    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y94        LUT6 (Prop_lut6_I5_O)        0.097     3.673 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.374     4.047    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X104Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.214     7.073    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X104Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/C
                         clock pessimism              0.168     7.241    
                         clock uncertainty           -0.083     7.158    
    SLICE_X104Y93        FDRE (Setup_fdre_C_R)       -0.373     6.785    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]
  -------------------------------------------------------------------
                         required time                          6.785    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.587ns (33.610%)  route 1.159ns (66.390%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.359     2.301    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y95        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDRE (Prop_fdre_C_Q)         0.393     2.694 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.560     3.254    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y94        LUT2 (Prop_lut2_I0_O)        0.097     3.351 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.225     3.576    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y94        LUT6 (Prop_lut6_I5_O)        0.097     3.673 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.374     4.047    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X104Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.214     7.073    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X104Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/C
                         clock pessimism              0.168     7.241    
                         clock uncertainty           -0.083     7.158    
    SLICE_X104Y93        FDRE (Setup_fdre_C_R)       -0.373     6.785    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]
  -------------------------------------------------------------------
                         required time                          6.785    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.587ns (33.610%)  route 1.159ns (66.390%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.359     2.301    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y95        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDRE (Prop_fdre_C_Q)         0.393     2.694 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.560     3.254    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y94        LUT2 (Prop_lut2_I0_O)        0.097     3.351 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.225     3.576    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y94        LUT6 (Prop_lut6_I5_O)        0.097     3.673 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.374     4.047    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X104Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.214     7.073    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X104Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]/C
                         clock pessimism              0.168     7.241    
                         clock uncertainty           -0.083     7.158    
    SLICE_X104Y93        FDRE (Setup_fdre_C_R)       -0.373     6.785    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                          6.785    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.587ns (33.610%)  route 1.159ns (66.390%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.359     2.301    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y95        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDRE (Prop_fdre_C_Q)         0.393     2.694 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.560     3.254    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y94        LUT2 (Prop_lut2_I0_O)        0.097     3.351 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.225     3.576    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y94        LUT6 (Prop_lut6_I5_O)        0.097     3.673 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.374     4.047    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X104Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.214     7.073    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X104Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]/C
                         clock pessimism              0.168     7.241    
                         clock uncertainty           -0.083     7.158    
    SLICE_X104Y93        FDRE (Setup_fdre_C_R)       -0.373     6.785    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]
  -------------------------------------------------------------------
                         required time                          6.785    
                         arrival time                          -4.047    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.587ns (32.032%)  route 1.246ns (67.968%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.359     2.301    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y95        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDRE (Prop_fdre_C_Q)         0.393     2.694 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.560     3.254    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y94        LUT2 (Prop_lut2_I0_O)        0.097     3.351 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.225     3.576    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y94        LUT6 (Prop_lut6_I5_O)        0.097     3.673 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.460     4.134    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X103Y92        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.214     7.073    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y92        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
                         clock pessimism              0.202     7.275    
                         clock uncertainty           -0.083     7.192    
    SLICE_X103Y92        FDRE (Setup_fdre_C_R)       -0.314     6.878    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.587ns (32.032%)  route 1.246ns (67.968%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.359     2.301    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y95        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDRE (Prop_fdre_C_Q)         0.393     2.694 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.560     3.254    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y94        LUT2 (Prop_lut2_I0_O)        0.097     3.351 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.225     3.576    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y94        LUT6 (Prop_lut6_I5_O)        0.097     3.673 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.460     4.134    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X103Y92        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.214     7.073    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y92        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/C
                         clock pessimism              0.202     7.275    
                         clock uncertainty           -0.083     7.192    
    SLICE_X103Y92        FDRE (Setup_fdre_C_R)       -0.314     6.878    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.587ns (32.032%)  route 1.246ns (67.968%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.359     2.301    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y95        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDRE (Prop_fdre_C_Q)         0.393     2.694 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.560     3.254    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y94        LUT2 (Prop_lut2_I0_O)        0.097     3.351 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.225     3.576    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y94        LUT6 (Prop_lut6_I5_O)        0.097     3.673 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.460     4.134    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X103Y92        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.214     7.073    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y92        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/C
                         clock pessimism              0.202     7.275    
                         clock uncertainty           -0.083     7.192    
    SLICE_X103Y92        FDRE (Setup_fdre_C_R)       -0.314     6.878    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.587ns (32.032%)  route 1.246ns (67.968%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.359     2.301    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y95        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDRE (Prop_fdre_C_Q)         0.393     2.694 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.560     3.254    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y94        LUT2 (Prop_lut2_I0_O)        0.097     3.351 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.225     3.576    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y94        LUT6 (Prop_lut6_I5_O)        0.097     3.673 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.460     4.134    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X103Y92        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.214     7.073    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y92        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
                         clock pessimism              0.202     7.275    
                         clock uncertainty           -0.083     7.192    
    SLICE_X103Y92        FDRE (Setup_fdre_C_R)       -0.314     6.878    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.587ns (32.032%)  route 1.246ns (67.968%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.359     2.301    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y95        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDRE (Prop_fdre_C_Q)         0.393     2.694 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.560     3.254    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y94        LUT2 (Prop_lut2_I0_O)        0.097     3.351 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.225     3.576    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y94        LUT6 (Prop_lut6_I5_O)        0.097     3.673 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.460     4.134    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X103Y92        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.214     7.073    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y92        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]/C
                         clock pessimism              0.202     7.275    
                         clock uncertainty           -0.083     7.192    
    SLICE_X103Y92        FDRE (Setup_fdre_C_R)       -0.314     6.878    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.587ns (32.032%)  route 1.246ns (67.968%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 7.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.863     0.863    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     0.942 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.359     2.301    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y95        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDRE (Prop_fdre_C_Q)         0.393     2.694 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.560     3.254    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y94        LUT2 (Prop_lut2_I0_O)        0.097     3.351 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.225     3.576    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y94        LUT6 (Prop_lut6_I5_O)        0.097     3.673 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.460     4.134    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X103Y92        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.786     5.786    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.858 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         1.214     7.073    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y92        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r/C
                         clock pessimism              0.202     7.275    
                         clock uncertainty           -0.083     7.192    
    SLICE_X103Y92        FDRE (Setup_fdre_C_R)       -0.314     6.878    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_r
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                  2.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.144%)  route 0.065ns (25.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.608     0.944    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDRE (Prop_fdre_C_Q)         0.141     1.085 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/Q
                         net (fo=2, routed)           0.065     1.149    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_n_0_[8]
    SLICE_X102Y93        LUT6 (Prop_lut6_I0_O)        0.045     1.194 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DUPLEX_MODE_REG_i_1/O
                         net (fo=1, routed)           0.000     1.194    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_n_8
    SLICE_X102Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.878     1.244    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                         clock pessimism             -0.287     0.957    
    SLICE_X102Y93        FDRE (Hold_fdre_C_D)         0.120     1.077    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.636     0.972    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X107Y99        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/Q
                         net (fo=1, routed)           0.055     1.167    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[3]
    SLICE_X107Y99        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.906     1.272    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X107Y99        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/C
                         clock pessimism             -0.300     0.972    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.075     1.047    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.540%)  route 0.122ns (46.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.608     0.944    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDRE (Prop_fdre_C_Q)         0.141     1.085 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/Q
                         net (fo=2, routed)           0.122     1.207    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_n_0_[8]
    SLICE_X102Y94        SRL16E                                       r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.878     1.244    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X102Y94        SRL16E                                       r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
                         clock pessimism             -0.284     0.960    
    SLICE_X102Y94        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.077    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.192%)  route 0.099ns (34.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.608     0.944    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDRE (Prop_fdre_C_Q)         0.141     1.085 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/Q
                         net (fo=2, routed)           0.099     1.184    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_n_1
    SLICE_X102Y93        LUT6 (Prop_lut6_I0_O)        0.045     1.229 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     1.229    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG[0]_i_1_n_0
    SLICE_X102Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.878     1.244    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                         clock pessimism             -0.287     0.957    
    SLICE_X102Y93        FDRE (Hold_fdre_C_D)         0.121     1.078    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.760%)  route 0.101ns (35.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.608     0.944    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDRE (Prop_fdre_C_Q)         0.141     1.085 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[15]/Q
                         net (fo=2, routed)           0.101     1.186    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DATA_OUT[15]
    SLICE_X102Y93        LUT6 (Prop_lut6_I4_O)        0.045     1.231 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_i_1/O
                         net (fo=1, routed)           0.000     1.231    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_i_1_n_0
    SLICE_X102Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.878     1.244    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y93        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_reg/C
                         clock pessimism             -0.287     0.957    
    SLICE_X102Y93        FDRE (Hold_fdre_C_D)         0.121     1.078    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_reg
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.608     0.944    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y95        FDSE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDSE (Prop_fdse_C_Q)         0.164     1.108 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3_reg/Q
                         net (fo=1, routed)           0.055     1.162    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG3
    SLICE_X102Y95        FDSE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.878     1.244    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y95        FDSE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/C
                         clock pessimism             -0.300     0.944    
    SLICE_X102Y95        FDSE (Hold_fdse_C_D)         0.064     1.008    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.599%)  route 0.127ns (47.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.608     0.944    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X101Y95        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y95        FDRE (Prop_fdre_C_Q)         0.141     1.085 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/Q
                         net (fo=1, routed)           0.127     1.212    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[3]
    SLICE_X103Y95        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.878     1.244    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y95        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/C
                         clock pessimism             -0.264     0.980    
    SLICE_X103Y95        FDRE (Hold_fdre_C_D)         0.075     1.055    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.636     0.972    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y98        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[9]/Q
                         net (fo=1, routed)           0.055     1.190    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[9]
    SLICE_X108Y98        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.906     1.272    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X108Y98        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[5]/C
                         clock pessimism             -0.300     0.972    
    SLICE_X108Y98        FDRE (Hold_fdre_C_D)         0.053     1.025    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.784%)  route 0.160ns (53.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.637     0.973    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X110Y98        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/Q
                         net (fo=2, routed)           0.160     1.274    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_n_0_[8]
    SLICE_X112Y99        SRL16E                                       r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.909     1.275    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X112Y99        SRL16E                                       r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/CLK
                         clock pessimism             -0.286     0.989    
    SLICE_X112Y99        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.106    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.246ns (81.577%)  route 0.056ns (18.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.310     0.310    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.608     0.944    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y95        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDRE (Prop_fdre_C_Q)         0.148     1.092 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/Q
                         net (fo=1, routed)           0.056     1.147    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_REG3
    SLICE_X102Y95        LUT2 (Prop_lut2_I1_O)        0.098     1.245 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_RISING_REG1_i_1/O
                         net (fo=1, routed)           0.000     1.245    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG10
    SLICE_X102Y95        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=37, routed)          0.337     0.337    base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/clkin
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=198, routed)         0.878     1.244    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X102Y95        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                         clock pessimism             -0.300     0.944    
    SLICE_X102Y95        FDRE (Hold_fdre_C_D)         0.120     1.064    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17   base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X105Y92    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X105Y92    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X105Y92    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X105Y92    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X105Y92    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync5/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X105Y93    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X107Y93    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X107Y93    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  base_i/ethernet/gmii_to_rgmii_0/U0/i_base_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X108Y94    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X108Y94    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X112Y99    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X102Y94    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X112Y99    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X102Y94    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y97    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y97    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y97    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y97    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg4/C
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X112Y99    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X112Y99    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X108Y94    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X102Y94    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X102Y94    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.770         2.500       1.730      SLICE_X108Y94    base_i/ethernet/proc_sys_reset_200MHz/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X103Y92    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X103Y92    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X103Y92    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X103Y92    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.216ns (27.266%)  route 3.244ns (72.734%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 35.755 - 33.000 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.309     3.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDRE (Prop_fdre_C_Q)         0.313     3.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.662     5.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.215     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.492     5.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X86Y91         LUT6 (Prop_lut6_I3_O)        0.097     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.089     7.504    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X80Y92         LUT5 (Prop_lut5_I2_O)        0.097     7.601 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.601    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X80Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.166    35.755    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.365    36.120    
                         clock uncertainty           -0.035    36.084    
    SLICE_X80Y92         FDRE (Setup_fdre_C_D)        0.030    36.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.114    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                 28.513    

Slack (MET) :             28.551ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.216ns (27.528%)  route 3.201ns (72.472%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 35.754 - 33.000 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.309     3.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDRE (Prop_fdre_C_Q)         0.313     3.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.662     5.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.215     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.492     5.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X86Y91         LUT6 (Prop_lut6_I3_O)        0.097     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.047     7.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X81Y91         LUT5 (Prop_lut5_I2_O)        0.097     7.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X81Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.165    35.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.362    36.116    
                         clock uncertainty           -0.035    36.080    
    SLICE_X81Y91         FDRE (Setup_fdre_C_D)        0.030    36.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.110    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                 28.551    

Slack (MET) :             28.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.216ns (28.188%)  route 3.098ns (71.812%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 35.755 - 33.000 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.309     3.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDRE (Prop_fdre_C_Q)         0.313     3.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.662     5.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.215     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.492     5.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X86Y91         LUT6 (Prop_lut6_I3_O)        0.097     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.944     7.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X81Y93         LUT5 (Prop_lut5_I3_O)        0.097     7.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X81Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.166    35.755    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.362    36.117    
                         clock uncertainty           -0.035    36.081    
    SLICE_X81Y93         FDRE (Setup_fdre_C_D)        0.032    36.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.113    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                 28.658    

Slack (MET) :             28.661ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.216ns (28.220%)  route 3.093ns (71.780%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 35.755 - 33.000 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.309     3.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDRE (Prop_fdre_C_Q)         0.313     3.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.662     5.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.215     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.492     5.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X86Y91         LUT6 (Prop_lut6_I3_O)        0.097     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.415 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.939     7.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X81Y93         LUT6 (Prop_lut6_I4_O)        0.097     7.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.450    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X81Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.166    35.755    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.362    36.117    
                         clock uncertainty           -0.035    36.081    
    SLICE_X81Y93         FDRE (Setup_fdre_C_D)        0.030    36.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.111    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                 28.661    

Slack (MET) :             28.687ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.216ns (28.363%)  route 3.071ns (71.637%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 35.755 - 33.000 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.309     3.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDRE (Prop_fdre_C_Q)         0.313     3.455 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.662     5.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.215     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.492     5.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X86Y91         LUT6 (Prop_lut6_I3_O)        0.097     5.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.917     7.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X80Y92         LUT5 (Prop_lut5_I2_O)        0.097     7.429 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X80Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.166    35.755    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.365    36.120    
                         clock uncertainty           -0.035    36.084    
    SLICE_X80Y92         FDRE (Setup_fdre_C_D)        0.032    36.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.116    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                 28.687    

Slack (MET) :             28.806ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.729ns (19.239%)  route 3.060ns (80.761%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 35.755 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.308     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.341     3.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.692     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y91         LUT6 (Prop_lut6_I2_O)        0.097     4.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.496     4.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y91         LUT5 (Prop_lut5_I3_O)        0.097     4.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.829     5.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X82Y88         LUT4 (Prop_lut4_I1_O)        0.097     5.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.586     6.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I4_O)        0.097     6.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.457     6.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.166    35.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.330    36.085    
                         clock uncertainty           -0.035    36.049    
    SLICE_X85Y90         FDRE (Setup_fdre_C_R)       -0.314    35.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.735    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                 28.806    

Slack (MET) :             28.806ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.729ns (19.239%)  route 3.060ns (80.761%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 35.755 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.308     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.341     3.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.692     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y91         LUT6 (Prop_lut6_I2_O)        0.097     4.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.496     4.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y91         LUT5 (Prop_lut5_I3_O)        0.097     4.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.829     5.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X82Y88         LUT4 (Prop_lut4_I1_O)        0.097     5.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.586     6.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I4_O)        0.097     6.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.457     6.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.166    35.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.330    36.085    
                         clock uncertainty           -0.035    36.049    
    SLICE_X85Y90         FDRE (Setup_fdre_C_R)       -0.314    35.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.735    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                 28.806    

Slack (MET) :             28.806ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.729ns (19.239%)  route 3.060ns (80.761%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 35.755 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.308     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.341     3.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.692     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y91         LUT6 (Prop_lut6_I2_O)        0.097     4.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.496     4.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y91         LUT5 (Prop_lut5_I3_O)        0.097     4.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.829     5.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X82Y88         LUT4 (Prop_lut4_I1_O)        0.097     5.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.586     6.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I4_O)        0.097     6.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.457     6.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.166    35.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.330    36.085    
                         clock uncertainty           -0.035    36.049    
    SLICE_X85Y90         FDRE (Setup_fdre_C_R)       -0.314    35.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.735    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                 28.806    

Slack (MET) :             28.806ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.729ns (19.239%)  route 3.060ns (80.761%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 35.755 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.308     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.341     3.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.692     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y91         LUT6 (Prop_lut6_I2_O)        0.097     4.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.496     4.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y91         LUT5 (Prop_lut5_I3_O)        0.097     4.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.829     5.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X82Y88         LUT4 (Prop_lut4_I1_O)        0.097     5.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.586     6.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I4_O)        0.097     6.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.457     6.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.166    35.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.330    36.085    
                         clock uncertainty           -0.035    36.049    
    SLICE_X85Y90         FDRE (Setup_fdre_C_R)       -0.314    35.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.735    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                 28.806    

Slack (MET) :             28.806ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.729ns (19.239%)  route 3.060ns (80.761%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 35.755 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.308     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.341     3.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.692     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y91         LUT6 (Prop_lut6_I2_O)        0.097     4.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.496     4.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y91         LUT5 (Prop_lut5_I3_O)        0.097     4.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.829     5.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X82Y88         LUT4 (Prop_lut4_I1_O)        0.097     5.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.586     6.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X83Y88         LUT5 (Prop_lut5_I4_O)        0.097     6.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.457     6.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.166    35.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.330    36.085    
                         clock uncertainty           -0.035    36.049    
    SLICE_X85Y90         FDRE (Setup_fdre_C_R)       -0.314    35.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.735    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                 28.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.032%)  route 0.111ns (43.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.577     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X88Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.111     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X86Y80         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.845     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y80         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.391     1.598    
    SLICE_X86Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.161%)  route 0.110ns (43.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.577     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X88Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.110     1.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X86Y80         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.845     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y80         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.391     1.598    
    SLICE_X86Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.888%)  route 0.121ns (46.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.576     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDCE (Prop_fdce_C_Q)         0.141     1.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.121     1.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X86Y79         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.844     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y79         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.392     1.596    
    SLICE_X86Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.888%)  route 0.121ns (46.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.578     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDCE (Prop_fdce_C_Q)         0.141     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X86Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.392     1.598    
    SLICE_X86Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.754%)  route 0.317ns (69.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.576     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDCE (Prop_fdce_C_Q)         0.141     1.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.317     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X86Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.371     1.619    
    SLICE_X86Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.754%)  route 0.317ns (69.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.576     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDCE (Prop_fdce_C_Q)         0.141     1.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.317     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X86Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.371     1.619    
    SLICE_X86Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.754%)  route 0.317ns (69.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.576     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDCE (Prop_fdce_C_Q)         0.141     1.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.317     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X86Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.371     1.619    
    SLICE_X86Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.754%)  route 0.317ns (69.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.576     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDCE (Prop_fdce_C_Q)         0.141     1.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.317     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X86Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.371     1.619    
    SLICE_X86Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.754%)  route 0.317ns (69.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.576     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDCE (Prop_fdce_C_Q)         0.141     1.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.317     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X86Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.371     1.619    
    SLICE_X86Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.754%)  route 0.317ns (69.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.576     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y79         FDCE (Prop_fdce_C_Q)         0.141     1.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.317     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X86Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.371     1.619    
    SLICE_X86Y81         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDSE/C      n/a            1.000         33.000      32.000     SLICE_X82Y99   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X82Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X82Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[25]/C
Min Period        n/a     FDSE/C      n/a            1.000         33.000      32.000     SLICE_X82Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X82Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X83Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X83Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X83Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X82Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         16.500      15.450     SLICE_X86Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth0_clk125
  To Clock:  eth0_clk125

Setup :            0  Failing Endpoints,  Worst Slack        4.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 1.541ns (49.574%)  route 1.567ns (50.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[6])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[6]
                         net (fo=1, routed)           1.567     8.027    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[6]
    SLICE_X60Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.300    12.467    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X60Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/C
                         clock pessimism              0.279    12.746    
                         clock uncertainty           -0.035    12.711    
    SLICE_X60Y107        FDRE (Setup_fdre_C_D)       -0.039    12.672    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                  4.644    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 1.541ns (49.788%)  route 1.554ns (50.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[5])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[5]
                         net (fo=1, routed)           1.554     8.014    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[5]
    SLICE_X61Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.300    12.467    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X61Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/C
                         clock pessimism              0.279    12.746    
                         clock uncertainty           -0.035    12.711    
    SLICE_X61Y107        FDRE (Setup_fdre_C_D)       -0.034    12.677    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 1.541ns (51.573%)  route 1.447ns (48.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[1])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[1]
                         net (fo=1, routed)           1.447     7.907    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[1]
    SLICE_X60Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.300    12.467    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X60Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/C
                         clock pessimism              0.279    12.746    
                         clock uncertainty           -0.035    12.711    
    SLICE_X60Y105        FDRE (Setup_fdre_C_D)       -0.049    12.662    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 1.477ns (49.125%)  route 1.530ns (50.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXER)
                                                      1.477     6.396 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXER
                         net (fo=1, routed)           1.530     7.926    base_i/processing_system7_0/inst/ENET0_GMII_TX_ER_i
    SLICE_X60Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.300    12.467    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X60Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/C
                         clock pessimism              0.279    12.746    
                         clock uncertainty           -0.035    12.711    
    SLICE_X60Y107        FDRE (Setup_fdre_C_D)       -0.030    12.681    base_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.762ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 1.541ns (51.436%)  route 1.455ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[2])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[2]
                         net (fo=1, routed)           1.455     7.915    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[2]
    SLICE_X60Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.300    12.467    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X60Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/C
                         clock pessimism              0.279    12.746    
                         clock uncertainty           -0.035    12.711    
    SLICE_X60Y105        FDRE (Setup_fdre_C_D)       -0.034    12.677    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  4.762    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 1.541ns (51.830%)  route 1.432ns (48.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[0])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[0]
                         net (fo=1, routed)           1.432     7.892    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[0]
    SLICE_X60Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.300    12.467    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X60Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/C
                         clock pessimism              0.279    12.746    
                         clock uncertainty           -0.035    12.711    
    SLICE_X60Y105        FDRE (Setup_fdre_C_D)       -0.039    12.672    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 1.541ns (52.108%)  route 1.416ns (47.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[4])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[4]
                         net (fo=1, routed)           1.416     7.876    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[4]
    SLICE_X61Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.300    12.467    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X61Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/C
                         clock pessimism              0.279    12.746    
                         clock uncertainty           -0.035    12.711    
    SLICE_X61Y107        FDRE (Setup_fdre_C_D)       -0.049    12.662    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 1.541ns (52.326%)  route 1.404ns (47.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[7])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[7]
                         net (fo=1, routed)           1.404     7.864    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[7]
    SLICE_X60Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.300    12.467    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X60Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/C
                         clock pessimism              0.279    12.746    
                         clock uncertainty           -0.035    12.711    
    SLICE_X60Y107        FDRE (Setup_fdre_C_D)       -0.049    12.662    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 1.541ns (54.016%)  route 1.312ns (45.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[3])
                                                      1.541     6.460 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[3]
                         net (fo=1, routed)           1.312     7.772    base_i/processing_system7_0/inst/ENET0_GMII_TXD_i[3]
    SLICE_X61Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.300    12.467    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X61Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/C
                         clock pessimism              0.279    12.746    
                         clock uncertainty           -0.035    12.711    
    SLICE_X61Y107        FDRE (Setup_fdre_C_D)       -0.039    12.672    base_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_clk125 rise@8.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 1.314ns (46.265%)  route 1.526ns (53.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     1.412 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     3.421 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.498     4.919    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXEN)
                                                      1.314     6.233 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXEN
                         net (fo=1, routed)           1.526     7.759    base_i/processing_system7_0/inst/ENET0_GMII_TX_EN_i
    SLICE_X60Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.300    12.467    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X60Y107        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/C
                         clock pessimism              0.279    12.746    
                         clock uncertainty           -0.035    12.711    
    SLICE_X60Y107        FDRE (Setup_fdre_C_D)       -0.034    12.677    base_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  4.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.128ns (71.510%)  route 0.051ns (28.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.608     1.806    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X105Y94        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDPE (Prop_fdpe_C_Q)         0.128     1.934 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.051     1.985    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1_0
    SLICE_X105Y94        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.879     2.334    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X105Y94        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.528     1.806    
    SLICE_X105Y94        FDPE (Hold_fdpe_C_D)        -0.008     1.798    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.728%)  route 0.110ns (46.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.608     1.806    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X105Y94        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDPE (Prop_fdpe_C_Q)         0.128     1.934 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.110     2.044    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5_4
    SLICE_X105Y95        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.879     2.334    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X105Y95        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                         clock pessimism             -0.512     1.822    
    SLICE_X105Y95        FDPE (Hold_fdpe_C_D)         0.022     1.844    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.103%)  route 0.165ns (53.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.608     1.806    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X105Y94        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDPE (Prop_fdpe_C_Q)         0.141     1.947 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                         net (fo=1, routed)           0.165     2.112    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2_1
    SLICE_X105Y94        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.879     2.334    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X105Y94        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                         clock pessimism             -0.528     1.806    
    SLICE_X105Y94        FDPE (Hold_fdpe_C_D)         0.071     1.877    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.128ns (17.749%)  route 0.593ns (82.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.608     1.806    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X105Y95        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y95        FDPE (Prop_fdpe_C_Q)         0.128     1.934 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.593     2.527    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X1Y96         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.901     2.356    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y96         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                         clock pessimism             -0.491     1.865    
    OLOGIC_X1Y96         ODDR (Hold_oddr_C_R)         0.422     2.287    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.657%)  route 0.219ns (54.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.609     1.807    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_tx_clk
    SLICE_X103Y97        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.141     1.948 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/Q
                         net (fo=2, routed)           0.219     2.167    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_rx_er_reg_sync
    SLICE_X103Y97        LUT5 (Prop_lut5_I1_O)        0.043     2.210 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     2.210    base_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X103Y97        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.879     2.334    base_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X103Y97        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C
                         clock pessimism             -0.527     1.807    
    SLICE_X103Y97        FDRE (Hold_fdre_C_D)         0.107     1.914    base_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.885%)  route 0.231ns (62.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.608     1.806    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X105Y94        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDPE (Prop_fdpe_C_Q)         0.141     1.947 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/Q
                         net (fo=1, routed)           0.231     2.178    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg4_3
    SLICE_X105Y94        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.879     2.334    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X105Y94        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                         clock pessimism             -0.528     1.806    
    SLICE_X105Y94        FDPE (Hold_fdpe_C_D)         0.076     1.882    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.165%)  route 0.122ns (48.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.608     1.806    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X105Y95        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y95        FDPE (Prop_fdpe_C_Q)         0.128     1.934 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.122     2.056    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X105Y96        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.879     2.334    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X105Y96        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
                         clock pessimism             -0.512     1.822    
    SLICE_X105Y96        FDRE (Hold_fdre_C_R)        -0.072     1.750    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.165%)  route 0.122ns (48.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.608     1.806    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X105Y95        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y95        FDPE (Prop_fdpe_C_Q)         0.128     1.934 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.122     2.056    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X105Y96        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.879     2.334    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X105Y96        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
                         clock pessimism             -0.512     1.822    
    SLICE_X105Y96        FDRE (Hold_fdre_C_R)        -0.072     1.750    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.165%)  route 0.122ns (48.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.608     1.806    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X105Y95        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y95        FDPE (Prop_fdpe_C_Q)         0.128     1.934 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.122     2.056    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X105Y96        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.879     2.334    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X105Y96        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]/C
                         clock pessimism             -0.512     1.822    
    SLICE_X105Y96        FDRE (Hold_fdre_C_R)        -0.072     1.750    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_clk125 rise@0.000ns - eth0_clk125 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.165%)  route 0.122ns (48.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.608     1.806    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X105Y95        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y95        FDPE (Prop_fdpe_C_Q)         0.128     1.934 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.122     2.056    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X105Y96        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth0_clk125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.879     2.334    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X105Y96        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[7]/C
                         clock pessimism             -0.512     1.822    
    SLICE_X105Y96        FDRE (Hold_fdre_C_R)        -0.072     1.750    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.306    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth0_clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH0_CLK125 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y18  ETH0_CLK125_IBUF_BUFG_inst/I
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y95    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y94    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y89    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y92    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y91    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y96    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y96   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y96   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y96   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X105Y96   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y98   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y98   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y98   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y98   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C



---------------------------------------------------------------------------------------------------
From Clock:  eth0_rgmii_rxclk
  To Clock:  eth0_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        4.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.393ns (18.585%)  route 1.722ns (81.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.302     4.390    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y96         FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.393     4.783 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           1.722     6.505    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.239    12.442    
                         clock uncertainty           -0.035    12.407    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[0])
                                                     -1.009    11.398    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.341ns (17.428%)  route 1.616ns (82.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.548    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y100        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.341     4.889 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           1.616     6.505    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[4])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.341ns (17.492%)  route 1.608ns (82.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.548    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y100        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.341     4.889 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           1.608     6.498    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[7])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.341ns (17.586%)  route 1.598ns (82.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.548    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X65Y100        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.341     4.889 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           1.598     6.488    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[3])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.341ns (17.664%)  route 1.590ns (82.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.548    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y100        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.341     4.889 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           1.590     6.479    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[5])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.341ns (17.673%)  route 1.589ns (82.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.548    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X65Y100        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.341     4.889 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           1.589     6.478    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[2])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.966ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.341ns (17.967%)  route 1.557ns (82.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.548    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.341     4.889 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           1.557     6.446    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[6])
                                                     -1.009    11.413    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  4.966    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.393ns (19.468%)  route 1.626ns (80.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.302     4.390    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y96         FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.393     4.783 r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           1.626     6.409    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.239    12.442    
                         clock uncertainty           -0.035    12.407    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[1])
                                                     -1.009    11.398    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.341ns (17.492%)  route 1.608ns (82.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.548    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y100        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.341     4.889 r  base_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/Q
                         net (fo=1, routed)           1.608     6.498    base_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXDV)
                                                     -0.901    11.521    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.521    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
                            (rising edge-triggered cell PS7 clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth0_rgmii_rxclk rise@8.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.341ns (18.001%)  route 1.553ns (81.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 12.204 - 8.000 ) 
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.548    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.341     4.889 r  base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           1.553     6.443    base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     9.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.788    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    10.860 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.344    12.204    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.254    12.457    
                         clock uncertainty           -0.035    12.422    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXER)
                                                     -0.931    11.491    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  5.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.358ns (18.327%)  route 1.595ns (81.673%))
  Logic Levels:           0  
  Clock Path Skew:        1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.548ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     1.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.603    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.679 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.184     2.864    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y80         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         IDDR (Prop_iddr_C_Q2)        0.358     3.222 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.595     4.817    base_i/processing_system7_0/inst/ENET0_GMII_RXD[4]
    SLICE_X64Y100        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.548    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y100        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                         clock pessimism             -0.067     4.481    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.100     4.581    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.581    
                         arrival time                           4.817    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.363ns (18.333%)  route 1.617ns (81.667%))
  Logic Levels:           0  
  Clock Path Skew:        1.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     1.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.603    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.679 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.179     2.858    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y75         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         IDDR (Prop_iddr_C_Q1)        0.363     3.221 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           1.617     4.838    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg_0
    SLICE_X102Y98        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.359     4.447    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/reset_sync6
    SLICE_X102Y98        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                         clock pessimism             -0.067     4.380    
    SLICE_X102Y98        FDRE (Hold_fdre_C_D)         0.140     4.520    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -4.520    
                         arrival time                           4.838    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.179ns (13.102%)  route 1.187ns (86.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     1.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y86         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         IDDR (Prop_iddr_C_Q2)        0.179     1.201 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.187     2.388    base_i/processing_system7_0/inst/ENET0_GMII_RXD[6]
    SLICE_X64Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.934     2.148    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y105        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                         clock pessimism             -0.188     1.960    
    SLICE_X64Y105        FDRE (Hold_fdre_C_D)         0.045     2.005    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.363ns (18.297%)  route 1.621ns (81.703%))
  Logic Levels:           0  
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.279     1.279 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.603    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.076     2.679 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.184     2.864    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y80         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         IDDR (Prop_iddr_C_Q1)        0.363     3.227 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.621     4.848    base_i/processing_system7_0/inst/ENET0_GMII_RXD[0]
    SLICE_X66Y96         FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346     1.346 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.009    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.079     3.088 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.302     4.390    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y96         FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                         clock pessimism             -0.067     4.323    
    SLICE_X66Y96         FDRE (Hold_fdre_C_D)         0.140     4.463    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.463    
                         arrival time                           4.848    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.249ns (18.537%)  route 1.094ns (81.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.084     1.012    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y75         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         IDDR (Prop_iddr_C_Q2)        0.179     1.191 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=1, routed)           0.632     1.823    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in__0
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.070     1.893 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.462     2.355    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er
    SLICE_X104Y97        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.880     2.094    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/reset_sync6
    SLICE_X104Y97        FDRE                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                         clock pessimism             -0.188     1.906    
    SLICE_X104Y97        FDRE (Hold_fdre_C_D)         0.059     1.965    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.179ns (11.687%)  route 1.353ns (88.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     1.017    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y79         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         IDDR (Prop_iddr_C_Q2)        0.179     1.196 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.353     2.549    base_i/processing_system7_0/inst/ENET0_GMII_RXD[5]
    SLICE_X64Y100        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.935     2.149    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y100        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                         clock pessimism             -0.188     1.961    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.041     2.002    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.180ns (11.692%)  route 1.359ns (88.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     1.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y85         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q1)        0.180     1.202 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.359     2.562    base_i/processing_system7_0/inst/ENET0_GMII_RXD[3]
    SLICE_X65Y100        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.935     2.149    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X65Y100        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                         clock pessimism             -0.188     1.961    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.041     2.002    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.179ns (11.552%)  route 1.371ns (88.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     1.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y85         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         IDDR (Prop_iddr_C_Q2)        0.179     1.201 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.371     2.572    base_i/processing_system7_0/inst/ENET0_GMII_RXD[7]
    SLICE_X64Y100        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.935     2.149    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X64Y100        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                         clock pessimism             -0.188     1.961    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.045     2.006    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.180ns (11.517%)  route 1.383ns (88.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     1.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y86         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         IDDR (Prop_iddr_C_Q1)        0.180     1.202 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.383     2.585    base_i/processing_system7_0/inst/ENET0_GMII_RXD[2]
    SLICE_X65Y100        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.935     2.149    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X65Y100        FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                         clock pessimism             -0.188     1.961    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.045     2.006    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk rise@0.000ns - eth0_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.180ns (11.971%)  route 1.324ns (88.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     0.928 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     1.017    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y79         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         IDDR (Prop_iddr_C_Q1)        0.180     1.197 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.324     2.521    base_i/processing_system7_0/inst/ENET0_GMII_RXD[1]
    SLICE_X66Y96         FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.185    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.214 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.848     2.062    base_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y96         FDRE                                         r  base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                         clock pessimism             -0.188     1.874    
    SLICE_X66Y96         FDRE (Hold_fdre_C_D)         0.027     1.901    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.620    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth0_rgmii_rxclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH0_RGMII_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y20  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/I
Min Period        n/a     BUFIO/I  n/a            1.470         8.000       6.530      BUFIO_X1Y6      base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y75    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y80    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y79    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y86    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y85    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X102Y98   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y96    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X102Y98   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y97   base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y100   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y100   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y100   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y100   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y105   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y100   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y100   base_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y96    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y96    base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y100   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X65Y100   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y100   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y100   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y105   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y100   base_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y100   base_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X64Y105   base_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  eth1_clk125
  To Clock:  eth1_clk125

Setup :            0  Failing Endpoints,  Worst Slack        4.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 1.381ns (46.838%)  route 1.567ns (53.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 12.376 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.332 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.825    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      1.381     6.206 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           1.567     7.774    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[6]
    SLICE_X60Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    11.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.297    12.376    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X60Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/C
                         clock pessimism              0.278    12.654    
                         clock uncertainty           -0.035    12.619    
    SLICE_X60Y111        FDRE (Setup_fdre_C_D)       -0.039    12.580    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 1.381ns (47.051%)  route 1.554ns (52.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 12.376 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.332 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.825    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      1.381     6.206 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           1.554     7.760    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[5]
    SLICE_X61Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    11.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.297    12.376    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X61Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/C
                         clock pessimism              0.278    12.654    
                         clock uncertainty           -0.035    12.619    
    SLICE_X61Y111        FDRE (Setup_fdre_C_D)       -0.030    12.589    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 1.381ns (47.315%)  route 1.538ns (52.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 12.376 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.332 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.825    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.381     6.206 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[1]
                         net (fo=1, routed)           1.538     7.744    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[1]
    SLICE_X61Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    11.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.297    12.376    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X61Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/C
                         clock pessimism              0.278    12.654    
                         clock uncertainty           -0.035    12.619    
    SLICE_X61Y111        FDRE (Setup_fdre_C_D)       -0.039    12.580    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.839ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 1.381ns (47.523%)  route 1.525ns (52.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 12.376 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.332 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.825    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      1.381     6.206 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[2]
                         net (fo=1, routed)           1.525     7.731    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[2]
    SLICE_X61Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    11.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.297    12.376    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X61Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/C
                         clock pessimism              0.278    12.654    
                         clock uncertainty           -0.035    12.619    
    SLICE_X61Y111        FDRE (Setup_fdre_C_D)       -0.049    12.570    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  4.839    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 1.381ns (47.838%)  route 1.506ns (52.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 12.378 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.332 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.825    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.381     6.206 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[3]
                         net (fo=1, routed)           1.506     7.712    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[3]
    SLICE_X60Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    11.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.299    12.378    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X60Y108        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/C
                         clock pessimism              0.278    12.656    
                         clock uncertainty           -0.035    12.621    
    SLICE_X60Y108        FDRE (Setup_fdre_C_D)       -0.039    12.582    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 1.334ns (46.640%)  route 1.526ns (53.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 12.376 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.332 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.825    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      1.334     6.159 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXEN
                         net (fo=1, routed)           1.526     7.685    base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_i
    SLICE_X60Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    11.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.297    12.376    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X60Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/C
                         clock pessimism              0.278    12.654    
                         clock uncertainty           -0.035    12.619    
    SLICE_X60Y111        FDRE (Setup_fdre_C_D)       -0.034    12.585    base_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.440ns (22.646%)  route 1.503ns (77.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 12.342 - 8.000 ) 
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.332 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.576     4.908    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X109Y102       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDRE (Prop_fdre_C_Q)         0.341     5.249 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/Q
                         net (fo=2, routed)           0.836     6.085    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int[0]
    SLICE_X110Y99        LUT3 (Prop_lut3_I2_O)        0.099     6.184 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.667     6.851    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y87         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    11.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.263    12.342    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y87         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                         clock pessimism              0.263    12.605    
                         clock uncertainty           -0.035    12.569    
    OLOGIC_X1Y87         ODDR (Setup_oddr_C_D2)      -0.810    11.759    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         11.759    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.954ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 1.280ns (45.553%)  route 1.530ns (54.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 12.376 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.332 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.825    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      1.280     6.105 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXER
                         net (fo=1, routed)           1.530     7.635    base_i/processing_system7_0/inst/ENET1_GMII_TX_ER_i
    SLICE_X60Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    11.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.297    12.376    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X60Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/C
                         clock pessimism              0.278    12.654    
                         clock uncertainty           -0.035    12.619    
    SLICE_X60Y111        FDRE (Setup_fdre_C_D)       -0.030    12.589    base_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  4.954    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 1.381ns (49.587%)  route 1.404ns (50.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 12.376 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.332 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.825    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      1.381     6.206 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           1.404     7.610    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[7]
    SLICE_X60Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    11.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.297    12.376    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X60Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/C
                         clock pessimism              0.278    12.654    
                         clock uncertainty           -0.035    12.619    
    SLICE_X60Y111        FDRE (Setup_fdre_C_D)       -0.049    12.570    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_clk125 rise@8.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 1.381ns (49.369%)  route 1.416ns (50.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 12.376 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     3.332 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.493     4.825    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      1.381     6.206 r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           1.416     7.622    base_i/processing_system7_0/inst/ENET1_GMII_TXD_i[4]
    SLICE_X61Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    11.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.297    12.376    base_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X61Y111        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/C
                         clock pessimism              0.278    12.654    
                         clock uncertainty           -0.035    12.619    
    SLICE_X61Y111        FDRE (Setup_fdre_C_D)       -0.034    12.585    base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  4.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.128ns (71.510%)  route 0.051ns (28.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.110 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.747    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X111Y97        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDPE (Prop_fdpe_C_Q)         0.128     1.875 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.051     1.926    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1_0
    SLICE_X111Y97        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.367 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.909     2.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X111Y97        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.528     1.747    
    SLICE_X111Y97        FDPE (Hold_fdpe_C_D)        -0.008     1.739    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.128ns (26.778%)  route 0.350ns (73.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.110 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.747    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X111Y98        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128     1.875 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.350     2.225    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X109Y102       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.367 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.992     2.359    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X109Y102       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
                         clock pessimism             -0.261     2.097    
    SLICE_X109Y102       FDRE (Hold_fdre_C_R)        -0.072     2.025    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.128ns (26.778%)  route 0.350ns (73.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.110 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.747    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X111Y98        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128     1.875 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.350     2.225    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X109Y102       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.367 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.992     2.359    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X109Y102       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
                         clock pessimism             -0.261     2.097    
    SLICE_X109Y102       FDRE (Hold_fdre_C_R)        -0.072     2.025    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.128ns (26.778%)  route 0.350ns (73.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.110 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.747    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X111Y98        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128     1.875 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.350     2.225    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X109Y102       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.367 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.992     2.359    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X109Y102       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
                         clock pessimism             -0.261     2.097    
    SLICE_X109Y102       FDRE (Hold_fdre_C_R)        -0.072     2.025    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.128ns (26.778%)  route 0.350ns (73.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.110 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.747    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X111Y98        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128     1.875 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.350     2.225    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X109Y102       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.367 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.992     2.359    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X109Y102       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]/C
                         clock pessimism             -0.261     2.097    
    SLICE_X109Y102       FDRE (Hold_fdre_C_R)        -0.072     2.025    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.728%)  route 0.110ns (46.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.110 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.747    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X111Y97        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDPE (Prop_fdpe_C_Q)         0.128     1.875 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.110     1.985    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5_4
    SLICE_X111Y98        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.367 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.909     2.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X111Y98        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                         clock pessimism             -0.512     1.763    
    SLICE_X111Y98        FDPE (Hold_fdpe_C_D)         0.022     1.785    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/R
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.128ns (26.563%)  route 0.354ns (73.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.110 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.747    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X111Y98        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128     1.875 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.354     2.229    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X107Y101       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.367 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.992     2.359    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X107Y101       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                         clock pessimism             -0.261     2.097    
    SLICE_X107Y101       FDRE (Hold_fdre_C_R)        -0.072     2.025    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.128ns (19.024%)  route 0.545ns (80.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.110 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.747    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X111Y98        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128     1.875 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.545     2.420    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X1Y97         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.367 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.902     2.269    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y97         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                         clock pessimism             -0.490     1.778    
    OLOGIC_X1Y97         ODDR (Hold_oddr_C_R)         0.422     2.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.128ns (18.881%)  route 0.550ns (81.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.110 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.747    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X111Y98        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128     1.875 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.550     2.425    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X1Y98         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.367 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.902     2.269    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y98         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                         clock pessimism             -0.490     1.778    
    OLOGIC_X1Y98         ODDR (Hold_oddr_C_R)         0.422     2.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/R
                            (rising edge-triggered cell FDRE clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_clk125 rise@0.000ns - eth1_clk125 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.128ns (23.978%)  route 0.406ns (76.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.110 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.747    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X111Y98        FDPE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDPE (Prop_fdpe_C_Q)         0.128     1.875 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.406     2.281    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X108Y102       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock eth1_clk125 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     0.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.367 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.992     2.359    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X108Y102       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                         clock pessimism             -0.261     2.097    
    SLICE_X108Y102       FDRE (Hold_fdre_C_R)        -0.045     2.052    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth1_clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH1_CLK125 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y19  ETH1_CLK125_IBUF_BUFG_inst/I
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y93    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y90    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y87    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y88    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y97    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C   n/a            1.263         8.000       6.737      OLOGIC_X1Y98    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X61Y111   base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X61Y111   base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X60Y108   base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y101  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y101  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y101  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y97   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y97   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y97   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y97   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y97   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y98   base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y114   base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y111   base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y111   base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y111   base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y111   base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y108   base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y111   base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y111   base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y111   base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y111   base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y111   base_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth1_rgmii_rxclk
  To Clock:  eth1_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        4.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.393ns (19.216%)  route 1.652ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.640    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.393     5.033 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           1.652     6.685    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.393ns (19.223%)  route 1.651ns (80.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.640    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.393     5.033 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           1.651     6.684    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.341ns (16.748%)  route 1.695ns (83.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.640    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X67Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.341     4.981 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           1.695     6.676    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.393ns (19.487%)  route 1.624ns (80.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.640    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.393     5.033 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           1.624     6.656    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.393ns (19.553%)  route 1.617ns (80.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.640    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.393     5.033 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           1.617     6.650    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.393ns (19.846%)  route 1.587ns (80.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y106        FDRE (Prop_fdre_C_Q)         0.393     5.032 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           1.587     6.619    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.341ns (17.338%)  route 1.626ns (82.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.640    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X67Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.341     4.981 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           1.626     6.606    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.393ns (19.490%)  route 1.623ns (80.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y106        FDRE (Prop_fdre_C_Q)         0.393     5.032 r  base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           1.623     6.655    base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -0.948    11.561    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.561    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.393ns (21.171%)  route 1.463ns (78.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 12.290 - 8.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y106        FDRE (Prop_fdre_C_Q)         0.393     5.032 r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           1.463     6.495    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.340    12.290    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.254    12.544    
                         clock uncertainty           -0.035    12.509    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -1.026    11.483    base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth1_rgmii_rxclk rise@8.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.561ns (13.673%)  route 3.542ns (86.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 12.255 - 8.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362     1.800    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160     2.960 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.216     3.175    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         IDDR (Prop_iddr_C_Q1)        0.418     3.593 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           1.354     4.948    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg_0
    SLICE_X108Y90        LUT2 (Prop_lut2_I1_O)        0.143     5.091 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           2.188     7.279    base_i/processing_system7_0/inst/ENET1_GMII_RX_ER
    SLICE_X66Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.509    10.878    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072    10.950 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.304    12.255    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C
                         clock pessimism              0.068    12.323    
                         clock uncertainty           -0.035    12.287    
    SLICE_X66Y106        FDRE (Setup_fdre_C_D)       -0.007    12.280    base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  5.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.363ns (18.794%)  route 1.569ns (81.206%))
  Logic Levels:           0  
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.756ns
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.693    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.769 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.182     2.951    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         IDDR (Prop_iddr_C_Q1)        0.363     3.314 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           1.569     4.882    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg_0
    SLICE_X107Y103       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.576     4.756    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/reset_sync6
    SLICE_X107Y103       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                         clock pessimism             -0.068     4.687    
    SLICE_X107Y103       FDRE (Hold_fdre_C_D)         0.100     4.787    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -4.787    
                         arrival time                           4.882    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.358ns (18.575%)  route 1.569ns (81.425%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.693    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.769 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.187     2.956    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y81         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y81         IDDR (Prop_iddr_C_Q2)        0.358     3.314 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.569     4.883    base_i/processing_system7_0/inst/ENET1_GMII_RXD[6]
    SLICE_X66Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.640    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
                         clock pessimism             -0.068     4.571    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.143     4.714    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.714    
                         arrival time                           4.883    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.358ns (18.639%)  route 1.563ns (81.361%))
  Logic Levels:           0  
  Clock Path Skew:        1.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.693    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.769 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.190     2.959    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y83         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         IDDR (Prop_iddr_C_Q2)        0.358     3.317 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.563     4.880    base_i/processing_system7_0/inst/ENET1_GMII_RXD[4]
    SLICE_X66Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.640    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
                         clock pessimism             -0.068     4.571    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.132     4.703    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.703    
                         arrival time                           4.880    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.358ns (18.376%)  route 1.590ns (81.624%))
  Logic Levels:           0  
  Clock Path Skew:        1.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.639ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.693    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.769 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.190     2.959    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y84         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         IDDR (Prop_iddr_C_Q2)        0.358     3.317 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.590     4.907    base_i/processing_system7_0/inst/ENET1_GMII_RXD[5]
    SLICE_X66Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.459     4.639    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
                         clock pessimism             -0.068     4.570    
    SLICE_X66Y106        FDRE (Hold_fdre_C_D)         0.132     4.702    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.702    
                         arrival time                           4.907    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.363ns (18.027%)  route 1.651ns (81.973%))
  Logic Levels:           0  
  Clock Path Skew:        1.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.693    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.769 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.190     2.959    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y84         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         IDDR (Prop_iddr_C_Q1)        0.363     3.322 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.651     4.973    base_i/processing_system7_0/inst/ENET1_GMII_RXD[1]
    SLICE_X67Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.640    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X67Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
                         clock pessimism             -0.068     4.571    
    SLICE_X67Y101        FDRE (Hold_fdre_C_D)         0.100     4.671    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.671    
                         arrival time                           4.973    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.363ns (18.070%)  route 1.646ns (81.930%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.693    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.769 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.187     2.956    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y81         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y81         IDDR (Prop_iddr_C_Q1)        0.363     3.319 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.646     4.965    base_i/processing_system7_0/inst/ENET1_GMII_RXD[2]
    SLICE_X67Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.640    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X67Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
                         clock pessimism             -0.068     4.571    
    SLICE_X67Y101        FDRE (Hold_fdre_C_D)         0.091     4.662    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.662    
                         arrival time                           4.965    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.363ns (17.526%)  route 1.708ns (82.474%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.693    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.769 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.187     2.956    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y82         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y82         IDDR (Prop_iddr_C_Q1)        0.363     3.319 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.708     5.027    base_i/processing_system7_0/inst/ENET1_GMII_RXD[3]
    SLICE_X66Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.640    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
                         clock pessimism             -0.068     4.571    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.140     4.711    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.711    
                         arrival time                           5.027    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.358ns (17.199%)  route 1.724ns (82.801%))
  Logic Levels:           0  
  Clock Path Skew:        1.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.640ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.324     1.693    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.076     2.769 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.187     2.956    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y82         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y82         IDDR (Prop_iddr_C_Q2)        0.358     3.314 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.724     5.038    base_i/processing_system7_0/inst/ENET1_GMII_RXD[7]
    SLICE_X66Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.663     3.101    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.079     3.180 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.460     4.640    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y101        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
                         clock pessimism             -0.068     4.571    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.143     4.714    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.714    
                         arrival time                           5.038    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.249ns (16.062%)  route 1.301ns (83.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     1.018 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.086     1.104    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         IDDR (Prop_iddr_C_Q2)        0.179     1.283 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=1, routed)           0.690     1.974    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in__0
    SLICE_X108Y90        LUT2 (Prop_lut2_I0_O)        0.070     2.044 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.611     2.655    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er
    SLICE_X108Y100       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.305 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.992     2.297    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/reset_sync6
    SLICE_X108Y100       FDRE                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                         clock pessimism             -0.189     2.108    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.059     2.167    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk rise@0.000ns - eth1_rgmii_rxclk rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.180ns (11.293%)  route 1.414ns (88.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     1.018 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y83         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         IDDR (Prop_iddr_C_Q1)        0.180     1.289 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.414     2.703    base_i/processing_system7_0/inst/ENET1_GMII_RXD[0]
    SLICE_X66Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.545     0.545 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.731     1.276    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.305 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.934     2.239    base_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X66Y106        FDRE                                         r  base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
                         clock pessimism             -0.189     2.050    
    SLICE_X66Y106        FDRE (Hold_fdre_C_D)         0.034     2.084    base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.619    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth1_rgmii_rxclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH1_RGMII_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y21  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/I
Min Period        n/a     BUFIO/I  n/a            1.470         8.000       6.530      BUFIO_X1Y7      base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y77    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y83    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y84    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y81    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.263         8.000       6.737      ILOGIC_X1Y82    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y103  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y100  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y103  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y100  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y101   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y101   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y101   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y101   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y101   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y101   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y101   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X67Y101   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y101   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y101   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y106   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y101   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y101   base_i/processing_system7_0/inst/ENET1_GMII_RXD_i_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y106   base_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y106   base_i/processing_system7_0/inst/ENET1_GMII_RX_ER_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_rxclk
  To Clock:  hdmi_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        1.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.980ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.781ns (20.438%)  route 3.040ns (79.562%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 10.324 - 6.060 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.349     4.657    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X92Y84         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         FDRE (Prop_fdre_C_Q)         0.393     5.050 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/Q
                         net (fo=46, routed)          1.304     6.353    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/s_daddr[11]
    SLICE_X90Y66         LUT6 (Prop_lut6_I1_O)        0.097     6.450 f  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.315     6.765    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X90Y66         LUT6 (Prop_lut6_I5_O)        0.097     6.862 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.562     7.424    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[8]
    SLICE_X90Y60         LUT6 (Prop_lut6_I3_O)        0.097     7.521 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.398     7.920    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X91Y61         LUT2 (Prop_lut2_I0_O)        0.097     8.017 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.461     8.478    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X95Y63         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.209    10.324    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X95Y63         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism              0.338    10.662    
                         clock uncertainty           -0.035    10.626    
    SLICE_X95Y63         FDRE (Setup_fdre_C_CE)      -0.150    10.476    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.781ns (20.438%)  route 3.040ns (79.562%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 10.324 - 6.060 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.349     4.657    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X92Y84         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         FDRE (Prop_fdre_C_Q)         0.393     5.050 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/Q
                         net (fo=46, routed)          1.304     6.353    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/s_daddr[11]
    SLICE_X90Y66         LUT6 (Prop_lut6_I1_O)        0.097     6.450 f  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.315     6.765    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X90Y66         LUT6 (Prop_lut6_I5_O)        0.097     6.862 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.562     7.424    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[8]
    SLICE_X90Y60         LUT6 (Prop_lut6_I3_O)        0.097     7.521 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.398     7.920    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X91Y61         LUT2 (Prop_lut2_I0_O)        0.097     8.017 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.461     8.478    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X95Y63         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.209    10.324    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X95Y63         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
                         clock pessimism              0.338    10.662    
                         clock uncertainty           -0.035    10.626    
    SLICE_X95Y63         FDRE (Setup_fdre_C_CE)      -0.150    10.476    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.781ns (20.438%)  route 3.040ns (79.562%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 10.324 - 6.060 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.349     4.657    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X92Y84         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         FDRE (Prop_fdre_C_Q)         0.393     5.050 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/Q
                         net (fo=46, routed)          1.304     6.353    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/s_daddr[11]
    SLICE_X90Y66         LUT6 (Prop_lut6_I1_O)        0.097     6.450 f  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.315     6.765    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X90Y66         LUT6 (Prop_lut6_I5_O)        0.097     6.862 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.562     7.424    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[8]
    SLICE_X90Y60         LUT6 (Prop_lut6_I3_O)        0.097     7.521 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.398     7.920    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X91Y61         LUT2 (Prop_lut2_I0_O)        0.097     8.017 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.461     8.478    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X95Y63         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.209    10.324    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X95Y63         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism              0.338    10.662    
                         clock uncertainty           -0.035    10.626    
    SLICE_X95Y63         FDRE (Setup_fdre_C_CE)      -0.150    10.476    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.781ns (20.438%)  route 3.040ns (79.562%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 10.324 - 6.060 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.349     4.657    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X92Y84         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         FDRE (Prop_fdre_C_Q)         0.393     5.050 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/Q
                         net (fo=46, routed)          1.304     6.353    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/s_daddr[11]
    SLICE_X90Y66         LUT6 (Prop_lut6_I1_O)        0.097     6.450 f  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.315     6.765    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X90Y66         LUT6 (Prop_lut6_I5_O)        0.097     6.862 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.562     7.424    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[8]
    SLICE_X90Y60         LUT6 (Prop_lut6_I3_O)        0.097     7.521 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.398     7.920    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X91Y61         LUT2 (Prop_lut2_I0_O)        0.097     8.017 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.461     8.478    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X95Y63         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.209    10.324    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X95Y63         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism              0.338    10.662    
                         clock uncertainty           -0.035    10.626    
    SLICE_X95Y63         FDRE (Setup_fdre_C_CE)      -0.150    10.476    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.781ns (20.446%)  route 3.039ns (79.554%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 10.325 - 6.060 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.349     4.657    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X92Y84         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         FDRE (Prop_fdre_C_Q)         0.393     5.050 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/Q
                         net (fo=46, routed)          1.304     6.353    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/s_daddr[11]
    SLICE_X90Y66         LUT6 (Prop_lut6_I1_O)        0.097     6.450 f  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.315     6.765    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X90Y66         LUT6 (Prop_lut6_I5_O)        0.097     6.862 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.562     7.424    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[8]
    SLICE_X90Y60         LUT6 (Prop_lut6_I3_O)        0.097     7.521 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.398     7.920    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X91Y61         LUT2 (Prop_lut2_I0_O)        0.097     8.017 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.460     8.477    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X95Y62         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.210    10.325    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X95Y62         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/C
                         clock pessimism              0.338    10.663    
                         clock uncertainty           -0.035    10.627    
    SLICE_X95Y62         FDRE (Setup_fdre_C_CE)      -0.150    10.477    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.477    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.781ns (20.446%)  route 3.039ns (79.554%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 10.325 - 6.060 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.349     4.657    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X92Y84         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         FDRE (Prop_fdre_C_Q)         0.393     5.050 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/Q
                         net (fo=46, routed)          1.304     6.353    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/s_daddr[11]
    SLICE_X90Y66         LUT6 (Prop_lut6_I1_O)        0.097     6.450 f  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.315     6.765    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X90Y66         LUT6 (Prop_lut6_I5_O)        0.097     6.862 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.562     7.424    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[8]
    SLICE_X90Y60         LUT6 (Prop_lut6_I3_O)        0.097     7.521 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.398     7.920    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X91Y61         LUT2 (Prop_lut2_I0_O)        0.097     8.017 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.460     8.477    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X95Y62         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.210    10.325    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X95Y62         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                         clock pessimism              0.338    10.663    
                         clock uncertainty           -0.035    10.627    
    SLICE_X95Y62         FDRE (Setup_fdre_C_CE)      -0.150    10.477    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.477    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.781ns (20.446%)  route 3.039ns (79.554%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 10.325 - 6.060 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.349     4.657    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X92Y84         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         FDRE (Prop_fdre_C_Q)         0.393     5.050 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/Q
                         net (fo=46, routed)          1.304     6.353    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/s_daddr[11]
    SLICE_X90Y66         LUT6 (Prop_lut6_I1_O)        0.097     6.450 f  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.315     6.765    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X90Y66         LUT6 (Prop_lut6_I5_O)        0.097     6.862 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.562     7.424    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[8]
    SLICE_X90Y60         LUT6 (Prop_lut6_I3_O)        0.097     7.521 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.398     7.920    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X91Y61         LUT2 (Prop_lut2_I0_O)        0.097     8.017 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.460     8.477    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X95Y62         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.210    10.325    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X95Y62         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                         clock pessimism              0.338    10.663    
                         clock uncertainty           -0.035    10.627    
    SLICE_X95Y62         FDRE (Setup_fdre_C_CE)      -0.150    10.477    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.477    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.781ns (20.446%)  route 3.039ns (79.554%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 10.325 - 6.060 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.349     4.657    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X92Y84         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         FDRE (Prop_fdre_C_Q)         0.393     5.050 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/Q
                         net (fo=46, routed)          1.304     6.353    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/s_daddr[11]
    SLICE_X90Y66         LUT6 (Prop_lut6_I1_O)        0.097     6.450 f  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.315     6.765    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X90Y66         LUT6 (Prop_lut6_I5_O)        0.097     6.862 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.562     7.424    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[8]
    SLICE_X90Y60         LUT6 (Prop_lut6_I3_O)        0.097     7.521 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.398     7.920    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X91Y61         LUT2 (Prop_lut2_I0_O)        0.097     8.017 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.460     8.477    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X95Y62         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.210    10.325    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X95Y62         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                         clock pessimism              0.338    10.663    
                         clock uncertainty           -0.035    10.627    
    SLICE_X95Y62         FDRE (Setup_fdre_C_CE)      -0.150    10.477    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.477    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.781ns (20.446%)  route 3.039ns (79.554%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 10.325 - 6.060 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.349     4.657    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X92Y84         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         FDRE (Prop_fdre_C_Q)         0.393     5.050 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/Q
                         net (fo=46, routed)          1.304     6.353    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/s_daddr[11]
    SLICE_X90Y66         LUT6 (Prop_lut6_I1_O)        0.097     6.450 f  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.315     6.765    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X90Y66         LUT6 (Prop_lut6_I5_O)        0.097     6.862 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.562     7.424    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[8]
    SLICE_X90Y60         LUT6 (Prop_lut6_I3_O)        0.097     7.521 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.398     7.920    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X91Y61         LUT2 (Prop_lut2_I0_O)        0.097     8.017 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.460     8.477    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X95Y62         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.210    10.325    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X95Y62         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                         clock pessimism              0.338    10.663    
                         clock uncertainty           -0.035    10.627    
    SLICE_X95Y62         FDRE (Setup_fdre_C_CE)      -0.150    10.477    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.477    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.781ns (20.446%)  route 3.039ns (79.554%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 10.325 - 6.060 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.349     4.657    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X92Y84         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         FDRE (Prop_fdre_C_Q)         0.393     5.050 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/Q
                         net (fo=46, routed)          1.304     6.353    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/s_daddr[11]
    SLICE_X90Y66         LUT6 (Prop_lut6_I1_O)        0.097     6.450 f  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=1, routed)           0.315     6.765    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X90Y66         LUT6 (Prop_lut6_I5_O)        0.097     6.862 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=5, routed)           0.562     7.424    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[8]
    SLICE_X90Y60         LUT6 (Prop_lut6_I3_O)        0.097     7.521 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1/O
                         net (fo=2, routed)           0.398     7.920    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/next_state[6]
    SLICE_X91Y61         LUT2 (Prop_lut2_I0_O)        0.097     8.017 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1/O
                         net (fo=12, routed)          0.460     8.477    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X95Y62         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.210    10.325    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X95Y62         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism              0.338    10.663    
                         clock uncertainty           -0.035    10.627    
    SLICE_X95Y62         FDRE (Setup_fdre_C_CE)      -0.150    10.477    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.477    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  2.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.571     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X89Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.141     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.098     1.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X86Y76         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.838     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y76         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.510     1.670    
    SLICE_X86Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.097%)  route 0.102ns (41.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.570     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X88Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDRE (Prop_fdre_C_Q)         0.141     1.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.102     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X86Y75         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.837     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y75         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.510     1.669    
    SLICE_X86Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.285%)  route 0.120ns (44.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.602     1.688    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/HDMI_RX_PCLK
    SLICE_X92Y65         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_fdre_C_Q)         0.148     1.836 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][6]/Q
                         net (fo=1, routed)           0.120     1.956    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][11][2]
    RAMB36_X4Y13         RAMB36E1                                     r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.903     2.245    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/HDMI_RX_PCLK
    RAMB36_X4Y13         RAMB36E1                                     r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.490     1.755    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.102     1.857    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][25]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.441%)  route 0.161ns (49.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.602     1.688    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/HDMI_RX_PCLK
    SLICE_X92Y64         FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDRE (Prop_fdre_C_Q)         0.164     1.852 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][25]/Q
                         net (fo=1, routed)           0.161     2.013    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[3]
    RAMB36_X4Y12         RAMB36E1                                     r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.907     2.249    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/HDMI_RX_PCLK
    RAMB36_X4Y12         RAMB36E1                                     r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.490     1.759    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.914    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.585%)  route 0.175ns (55.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.632     1.718    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/HDMI_RX_PCLK
    SLICE_X110Y65        FDRE                                         r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[0][15]/Q
                         net (fo=1, routed)           0.175     2.034    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg_n_0_[0][15]
    SLICE_X108Y65        SRL16E                                       r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.899     2.241    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/HDMI_RX_PCLK
    SLICE_X108Y65        SRL16E                                       r  base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl7/CLK
                         clock pessimism             -0.490     1.751    
    SLICE_X108Y65        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.934    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl7
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.822%)  route 0.053ns (22.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.624     1.710    base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_o
    SLICE_X113Y73        FDRE                                         r  base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDRE (Prop_fdre_C_Q)         0.141     1.851 r  base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.053     1.904    base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg_n_0_[9]
    SLICE_X112Y73        LUT6 (Prop_lut6_I5_O)        0.045     1.949 r  base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.949    base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[8]
    SLICE_X112Y73        FDRE                                         r  base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.893     2.235    base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_o
    SLICE_X112Y73        FDRE                                         r  base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]/C
                         clock pessimism             -0.512     1.723    
    SLICE_X112Y73        FDRE (Hold_fdre_C_D)         0.121     1.844    base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.006%)  route 0.248ns (65.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.571     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDCE (Prop_fdce_C_Q)         0.128     1.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.248     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X82Y76         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.837     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y76         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.509     1.670    
    SLICE_X82Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.006%)  route 0.248ns (65.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.571     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDCE (Prop_fdce_C_Q)         0.128     1.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.248     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X82Y76         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.837     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y76         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.509     1.670    
    SLICE_X82Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.006%)  route 0.248ns (65.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.571     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDCE (Prop_fdce_C_Q)         0.128     1.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.248     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X82Y76         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.837     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y76         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.509     1.670    
    SLICE_X82Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.006%)  route 0.248ns (65.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.571     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDCE (Prop_fdce_C_Q)         0.128     1.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.248     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X82Y76         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.837     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y76         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.509     1.670    
    SLICE_X82Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_rxclk
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { HDMI_RX_PCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.060       3.826      RAMB36_X4Y11    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.060       3.826      RAMB36_X4Y11    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.060       3.826      RAMB36_X4Y12    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.060       3.826      RAMB36_X4Y12    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.060       3.826      RAMB36_X4Y17    base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         6.060       3.826      RAMB18_X4Y20    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         6.060       3.826      RAMB18_X4Y20    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         6.060       3.826      RAMB36_X4Y13    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         6.060       3.826      RAMB36_X4Y13    base_i/hdmi/hdmi_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         6.060       4.468      BUFGCTRL_X0Y16  HDMI_RX_PCLK_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X86Y75    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X86Y75    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X86Y75    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X86Y75    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X86Y75    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X86Y75    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X86Y75    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X86Y75    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X86Y75    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X86Y75    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X82Y76    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X82Y76    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X82Y76    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X82Y76    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X82Y76    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X82Y76    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.050         3.030       1.980      SLICE_X82Y76    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.050         3.030       1.980      SLICE_X82Y76    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X86Y76    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         3.030       1.980      SLICE_X86Y76    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_rxclk
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.105ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        0.888ns  (logic 0.341ns (38.401%)  route 0.547ns (61.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X85Y75         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.547     0.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X87Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X87Y76         FDCE (Setup_fdce_C_D)       -0.067     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.993    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        0.731ns  (logic 0.313ns (42.822%)  route 0.418ns (57.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X85Y75         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.418     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X87Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X87Y75         FDCE (Setup_fdce_C_D)       -0.179     5.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.881    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        0.718ns  (logic 0.313ns (43.599%)  route 0.405ns (56.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X85Y75         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.405     0.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X87Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X87Y75         FDCE (Setup_fdce_C_D)       -0.182     5.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.878    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  5.160    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        0.716ns  (logic 0.313ns (43.691%)  route 0.403ns (56.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X84Y80         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.403     0.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X84Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X84Y78         FDCE (Setup_fdce_C_D)       -0.181     5.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.879    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        0.771ns  (logic 0.341ns (44.251%)  route 0.430ns (55.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X83Y80         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.430     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X80Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X80Y79         FDCE (Setup_fdce_C_D)       -0.066     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.994    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        0.752ns  (logic 0.341ns (45.335%)  route 0.411ns (54.665%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X85Y75         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.411     0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X87Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X87Y76         FDCE (Setup_fdce_C_D)       -0.065     5.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.995    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        0.633ns  (logic 0.313ns (49.475%)  route 0.320ns (50.525%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X85Y79         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.320     0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X84Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X84Y79         FDCE (Setup_fdce_C_D)       -0.180     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.880    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (MaxDelay Path 6.060ns)
  Data Path Delay:        0.675ns  (logic 0.341ns (50.511%)  route 0.334ns (49.489%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.060ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X85Y79         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.334     0.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X84Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.060     6.060    
    SLICE_X84Y78         FDCE (Setup_fdce_C_D)       -0.065     5.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.995    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  5.320    





---------------------------------------------------------------------------------------------------
From Clock:  eth0_clk125
  To Clock:  base_gmii_to_rgmii_0_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[3]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        3.113ns  (logic 3.112ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 19.311 - 12.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 8.853 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432     8.853    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y95         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         ODDR (Prop_oddr_C_Q)         0.395     9.248 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.249    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    U12                  OBUF (Prop_obuf_I_O)         2.717    11.965 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.965    ETH0_RGMII_td[3]
    U12                                                               r  ETH0_RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     5.344 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     7.167 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.775 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.535    11.311 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.311    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.385    11.695    
                         output delay                 1.000    12.695    
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[2]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        3.107ns  (logic 3.106ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 19.311 - 12.000 ) 
    Source Clock Delay      (SCD):    4.853ns = ( 8.853 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.432     8.853    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y96         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.395     9.248 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.249    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    T12                  OBUF (Prop_obuf_I_O)         2.711    11.959 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.959    ETH0_RGMII_td[2]
    T12                                                               r  ETH0_RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     5.344 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     7.167 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.775 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.535    11.311 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.311    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.385    11.695    
                         output delay                 1.000    12.695    
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[0]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        3.089ns  (logic 3.088ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 19.311 - 12.000 ) 
    Source Clock Delay      (SCD):    4.851ns = ( 8.851 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         ODDR (Prop_oddr_C_Q)         0.395     9.246 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    V12                  OBUF (Prop_obuf_I_O)         2.693    11.939 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.939    ETH0_RGMII_td[0]
    V12                                                               r  ETH0_RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     5.344 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     7.167 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.775 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.535    11.311 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.311    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.385    11.695    
                         output delay                 1.000    12.695    
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[1]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        3.074ns  (logic 3.073ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 19.311 - 12.000 ) 
    Source Clock Delay      (SCD):    4.851ns = ( 8.851 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         ODDR (Prop_oddr_C_Q)         0.395     9.246 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    W13                  OBUF (Prop_obuf_I_O)         2.678    11.924 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.924    ETH0_RGMII_td[1]
    W13                                                               r  ETH0_RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     5.344 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     7.167 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.775 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.535    11.311 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.311    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.385    11.695    
                         output delay                 1.000    12.695    
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.924    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_tx_ctl
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 fall@4.000ns)
  Data Path Delay:        3.066ns  (logic 3.065ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 19.311 - 12.000 ) 
    Source Clock Delay      (SCD):    4.850ns = ( 8.850 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.429     8.850    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.395     9.245 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     9.246    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    T15                  OBUF (Prop_obuf_I_O)         2.670    11.915 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    11.915    ETH0_RGMII_tx_ctl
    T15                                                               r  ETH0_RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     5.344 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     7.167 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.344     8.775 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.535    11.311 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.311    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism              0.385    11.695    
                         output delay                 1.000    12.695    
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.915    
  -------------------------------------------------------------------
                         slack                                  0.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_tx_ctl
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.835ns  (logic 2.834ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.962ns = ( 11.962 - 4.000 ) 
    Source Clock Delay      (SCD):    4.430ns = ( 12.430 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.263    12.430    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.344    12.774 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    12.775    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    T15                  OBUF (Prop_obuf_I_O)         2.490    15.265 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    15.265    ETH0_RGMII_tx_ctl
    T15                                                               r  ETH0_RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     9.246 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.715    11.962 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.962    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.385    11.577    
                         clock uncertainty            0.035    11.612    
                         output delay                 2.600    14.212    
  -------------------------------------------------------------------
                         required time                        -14.212    
                         arrival time                          15.265    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[1]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.843ns  (logic 2.842ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.962ns = ( 11.962 - 4.000 ) 
    Source Clock Delay      (SCD):    4.431ns = ( 12.431 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264    12.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         ODDR (Prop_oddr_C_Q)         0.344    12.775 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    W13                  OBUF (Prop_obuf_I_O)         2.498    15.274 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.274    ETH0_RGMII_td[1]
    W13                                                               r  ETH0_RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     9.246 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.715    11.962 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.962    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.385    11.577    
                         clock uncertainty            0.035    11.612    
                         output delay                 2.600    14.212    
  -------------------------------------------------------------------
                         required time                        -14.212    
                         arrival time                          15.274    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[0]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.858ns  (logic 2.857ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.962ns = ( 11.962 - 4.000 ) 
    Source Clock Delay      (SCD):    4.431ns = ( 12.431 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264    12.431    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         ODDR (Prop_oddr_C_Q)         0.344    12.775 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.776    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    V12                  OBUF (Prop_obuf_I_O)         2.513    15.289 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.289    ETH0_RGMII_td[0]
    V12                                                               r  ETH0_RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     9.246 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.715    11.962 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.962    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.385    11.577    
                         clock uncertainty            0.035    11.612    
                         output delay                 2.600    14.212    
  -------------------------------------------------------------------
                         required time                        -14.212    
                         arrival time                          15.289    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[2]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.876ns  (logic 2.875ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.962ns = ( 11.962 - 4.000 ) 
    Source Clock Delay      (SCD):    4.432ns = ( 12.432 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.265    12.432    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y96         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.344    12.776 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.777    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    T12                  OBUF (Prop_obuf_I_O)         2.531    15.307 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.307    ETH0_RGMII_td[2]
    T12                                                               r  ETH0_RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     9.246 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.715    11.962 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.962    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.385    11.577    
                         clock uncertainty            0.035    11.612    
                         output delay                 2.600    14.212    
  -------------------------------------------------------------------
                         required time                        -14.212    
                         arrival time                          15.307    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth0_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH0_RGMII_td[3]
                            (output port clocked by base_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - eth0_clk125 rise@8.000ns)
  Data Path Delay:        2.882ns  (logic 2.881ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.962ns = ( 11.962 - 4.000 ) 
    Source Clock Delay      (SCD):    4.432ns = ( 12.432 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth0_clk125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.344     9.344 r  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.095    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    11.167 r  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.265    12.432    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y95         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         ODDR (Prop_oddr_C_Q)         0.344    12.776 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.777    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    U12                  OBUF (Prop_obuf_I_O)         2.537    15.314 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.314    ETH0_RGMII_td[3]
    U12                                                               r  ETH0_RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  ETH0_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH0_CLK125
    L16                  IBUF (Prop_ibuf_I_O)         1.412     5.412 f  ETH0_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.342    ETH0_CLK125_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     7.421 f  ETH0_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.851    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y94         ODDR (Prop_oddr_C_Q)         0.395     9.246 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.247    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    U13                  OBUF (Prop_obuf_I_O)         2.715    11.962 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.962    ETH0_RGMII_txc
    U13                                                               f  ETH0_RGMII_txc (OUT)
                         clock pessimism             -0.385    11.577    
                         clock uncertainty            0.035    11.612    
                         output delay                 2.600    14.212    
  -------------------------------------------------------------------
                         required time                        -14.212    
                         arrival time                          15.314    
  -------------------------------------------------------------------
                         slack                                  1.101    





---------------------------------------------------------------------------------------------------
From Clock:  base_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  eth0_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.819ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[1]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.311ns  (logic 2.311ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 13.017 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    W15                                               0.000     2.500 r  ETH0_RGMII_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    W15                  IBUF (Prop_ibuf_I_O)         0.535     3.035 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.035    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.811 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.811    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y79         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.928 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     5.017    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y79         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.017    
                         clock uncertainty           -0.025     4.992    
    ILOGIC_X1Y79         IDDR (Setup_iddr_C_D)       -0.002     4.990    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[0]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.311ns  (logic 2.311ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.017ns = ( 13.017 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    V15                                               0.000     2.500 r  ETH0_RGMII_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.534     3.034 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.034    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.811 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.811    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y80         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.928 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     5.017    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y80         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.017    
                         clock uncertainty           -0.025     4.992    
    ILOGIC_X1Y80         IDDR (Setup_iddr_C_D)       -0.002     4.990    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[2]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.302ns  (logic 2.302ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.022ns = ( 13.022 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    Y16                                               0.000     2.500 r  ETH0_RGMII_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    Y16                  IBUF (Prop_ibuf_I_O)         0.525     3.025 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.025    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.802 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.802    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y86         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.928 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     5.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y86         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.022    
                         clock uncertainty           -0.025     4.997    
    ILOGIC_X1Y86         IDDR (Setup_iddr_C_D)       -0.002     4.995    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.995    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rd[3]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.299ns  (logic 2.299ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.022ns = ( 13.022 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    Y17                                               0.000     2.500 r  ETH0_RGMII_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    Y17                  IBUF (Prop_ibuf_I_O)         0.522     3.022 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.799 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.799    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y85         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.928 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     5.022    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y85         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.022    
                         clock uncertainty           -0.025     4.997    
    ILOGIC_X1Y85         IDDR (Setup_iddr_C_D)       -0.002     4.995    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.995    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 ETH0_RGMII_rx_ctl
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth0_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.236ns  (logic 2.236ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 13.012 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U19                                               0.000     2.500 r  ETH0_RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    U19                  IBUF (Prop_ibuf_I_O)         0.459     2.959 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.959    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.736 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.736    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y75         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         0.266     4.266 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.445    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.483     4.928 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.084     5.012    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y75         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.012    
                         clock uncertainty           -0.025     4.987    
    ILOGIC_X1Y75         IDDR (Setup_iddr_C_D)       -0.002     4.985    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.985    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  0.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rx_ctl
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 2.861ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 7.079 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    U19                                               0.000    -2.800 r  ETH0_RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.800    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    U19                  IBUF (Prop_ibuf_I_O)         1.284    -1.516 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.516    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     0.061 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.061    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y75         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346    -2.654 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.292    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.132 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.211    -0.921    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y75         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -0.921    
                         clock uncertainty            0.025    -0.896    
    ILOGIC_X1Y75         IDDR (Hold_iddr_C_D)         0.138    -0.758    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[3]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 2.924ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 7.097 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    Y17                                               0.000    -2.800 r  ETH0_RGMII_rd[3] (IN)
                         net (fo=0)                   0.000    -2.800    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    Y17                  IBUF (Prop_ibuf_I_O)         1.347    -1.453 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.453    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     0.124 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.124    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y85         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346    -2.654 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.292    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.132 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.229    -0.903    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y85         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.903    
                         clock uncertainty            0.025    -0.878    
    ILOGIC_X1Y85         IDDR (Hold_iddr_C_D)         0.138    -0.740    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[2]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 2.927ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 7.097 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    Y16                                               0.000    -2.800 r  ETH0_RGMII_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    Y16                  IBUF (Prop_ibuf_I_O)         1.349    -1.451 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.451    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     0.127 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.127    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y86         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346    -2.654 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.292    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.132 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.229    -0.903    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y86         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.903    
                         clock uncertainty            0.025    -0.878    
    ILOGIC_X1Y86         IDDR (Hold_iddr_C_D)         0.138    -0.740    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[0]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 2.935ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 7.087 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    V15                                               0.000    -2.800 r  ETH0_RGMII_rd[0] (IN)
                         net (fo=0)                   0.000    -2.800    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    V15                  IBUF (Prop_ibuf_I_O)         1.358    -1.442 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.442    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     0.135 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.135    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y80         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346    -2.654 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.292    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.132 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.219    -0.913    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y80         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.913    
                         clock uncertainty            0.025    -0.888    
    ILOGIC_X1Y80         IDDR (Hold_iddr_C_D)         0.138    -0.750    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 ETH0_RGMII_rd[1]
                            (input port clocked by base_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth0_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth0_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth0_rgmii_rxclk fall@-4.000ns - base_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 2.936ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 7.087 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    W15                                               0.000    -2.800 r  ETH0_RGMII_rd[1] (IN)
                         net (fo=0)                   0.000    -2.800    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    W15                  IBUF (Prop_ibuf_I_O)         1.359    -1.441 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.441    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     0.136 r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.136    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y79         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth0_rgmii_rxclk fall edge)
                                                     -4.000    -4.000 f  
    U18                                               0.000    -4.000 f  ETH0_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -4.000    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    U18                  IBUF (Prop_ibuf_I_O)         1.346    -2.654 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -2.292    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.160    -1.132 f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.219    -0.913    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y79         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.913    
                         clock uncertainty            0.025    -0.888    
    ILOGIC_X1Y79         IDDR (Hold_iddr_C_D)         0.138    -0.750    base_i/ethernet/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/base_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.886    





---------------------------------------------------------------------------------------------------
From Clock:  eth1_clk125
  To Clock:  base_gmii_to_rgmii_1_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[3]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        3.092ns  (logic 3.091ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.224ns = ( 19.224 - 12.000 ) 
    Source Clock Delay      (SCD):    4.765ns = ( 8.765 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     7.332 f  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.433     8.765    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y98         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y98         ODDR (Prop_oddr_C_Q)         0.395     9.160 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.161    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[3]
    T11                  OBUF (Prop_obuf_I_O)         2.696    11.857 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.857    ETH1_RGMII_td[3]
    T11                                                               r  ETH1_RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     7.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.343    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     8.687 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.688    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.536    11.224 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.224    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.384    11.608    
                         output delay                 1.000    12.608    
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                         -11.857    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[2]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        3.085ns  (logic 3.084ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.224ns = ( 19.224 - 12.000 ) 
    Source Clock Delay      (SCD):    4.765ns = ( 8.765 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     7.332 f  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.433     8.765    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y97         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         ODDR (Prop_oddr_C_Q)         0.395     9.160 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.161    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[2]
    T10                  OBUF (Prop_obuf_I_O)         2.689    11.850 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.850    ETH1_RGMII_td[2]
    T10                                                               r  ETH1_RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     7.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.343    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     8.687 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.688    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.536    11.224 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.224    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.384    11.608    
                         output delay                 1.000    12.608    
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_tx_ctl
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        3.071ns  (logic 3.070ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.224ns = ( 19.224 - 12.000 ) 
    Source Clock Delay      (SCD):    4.761ns = ( 8.761 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     7.332 f  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.429     8.761    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y90         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.395     9.156 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     9.157    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf
    T14                  OBUF (Prop_obuf_I_O)         2.675    11.831 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    11.831    ETH1_RGMII_tx_ctl
    T14                                                               r  ETH1_RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     7.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.343    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     8.687 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.688    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.536    11.224 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.224    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.384    11.608    
                         output delay                 1.000    12.608    
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[1]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        3.045ns  (logic 3.044ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.224ns = ( 19.224 - 12.000 ) 
    Source Clock Delay      (SCD):    4.761ns = ( 8.761 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     7.332 f  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.429     8.761    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y88         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         ODDR (Prop_oddr_C_Q)         0.395     9.156 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.157    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[1]
    P14                  OBUF (Prop_obuf_I_O)         2.649    11.805 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.805    ETH1_RGMII_td[1]
    P14                                                               r  ETH1_RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     7.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.343    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     8.687 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.688    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.536    11.224 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.224    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.384    11.608    
                         output delay                 1.000    12.608    
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[0]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 fall@4.000ns)
  Data Path Delay:        3.017ns  (logic 3.016ns (99.967%)  route 0.001ns (0.033%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.224ns = ( 19.224 - 12.000 ) 
    Source Clock Delay      (SCD):    4.761ns = ( 8.761 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 f  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     7.332 f  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.429     8.761    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y87         ODDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y87         ODDR (Prop_oddr_C_Q)         0.395     9.156 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     9.157    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[0]
    R14                  OBUF (Prop_obuf_I_O)         2.621    11.778 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.778    ETH1_RGMII_td[0]
    R14                                                               r  ETH1_RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751     7.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     7.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.264     8.343    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.344     8.687 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     8.688    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.536    11.224 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.224    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism              0.384    11.608    
                         output delay                 1.000    12.608    
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  0.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[0]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.787ns  (logic 2.786ns (99.964%)  route 0.001ns (0.036%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.874ns = ( 11.874 - 4.000 ) 
    Source Clock Delay      (SCD):    4.342ns = ( 12.342 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    11.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.263    12.342    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y87         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y87         ODDR (Prop_oddr_C_Q)         0.344    12.686 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.687    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[0]
    R14                  OBUF (Prop_obuf_I_O)         2.442    15.129 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.129    ETH1_RGMII_td[0]
    R14                                                               r  ETH1_RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     7.332 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.762    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     9.157 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.158    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.716    11.874 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.874    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.384    11.490    
                         clock uncertainty            0.035    11.526    
                         output delay                 2.600    14.126    
  -------------------------------------------------------------------
                         required time                        -14.126    
                         arrival time                          15.129    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[1]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.815ns  (logic 2.814ns (99.964%)  route 0.001ns (0.036%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.874ns = ( 11.874 - 4.000 ) 
    Source Clock Delay      (SCD):    4.342ns = ( 12.342 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    11.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.263    12.342    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y88         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         ODDR (Prop_oddr_C_Q)         0.344    12.686 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.687    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[1]
    P14                  OBUF (Prop_obuf_I_O)         2.470    15.156 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.156    ETH1_RGMII_td[1]
    P14                                                               r  ETH1_RGMII_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     7.332 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.762    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     9.157 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.158    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.716    11.874 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.874    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.384    11.490    
                         clock uncertainty            0.035    11.526    
                         output delay                 2.600    14.126    
  -------------------------------------------------------------------
                         required time                        -14.126    
                         arrival time                          15.156    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_tx_ctl
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.840ns  (logic 2.839ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.874ns = ( 11.874 - 4.000 ) 
    Source Clock Delay      (SCD):    4.342ns = ( 12.342 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    11.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.263    12.342    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y90         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.344    12.686 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    12.687    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf
    T14                  OBUF (Prop_obuf_I_O)         2.495    15.182 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    15.182    ETH1_RGMII_tx_ctl
    T14                                                               r  ETH1_RGMII_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     7.332 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.762    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     9.157 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.158    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.716    11.874 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.874    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.384    11.490    
                         clock uncertainty            0.035    11.526    
                         output delay                 2.600    14.126    
  -------------------------------------------------------------------
                         required time                        -14.126    
                         arrival time                          15.182    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[2]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.855ns  (logic 2.854ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.874ns = ( 11.874 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns = ( 12.345 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    11.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.266    12.345    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y97         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         ODDR (Prop_oddr_C_Q)         0.344    12.689 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.690    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[2]
    T10                  OBUF (Prop_obuf_I_O)         2.510    15.199 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.199    ETH1_RGMII_td[2]
    T10                                                               r  ETH1_RGMII_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     7.332 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.762    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     9.157 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.158    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.716    11.874 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.874    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.384    11.490    
                         clock uncertainty            0.035    11.526    
                         output delay                 2.600    14.126    
  -------------------------------------------------------------------
                         required time                        -14.126    
                         arrival time                          15.199    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by eth1_clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_RGMII_td[3]
                            (output port clocked by base_gmii_to_rgmii_1_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             base_gmii_to_rgmii_1_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (base_gmii_to_rgmii_1_0_rgmii_tx_clk fall@4.000ns - eth1_clk125 rise@8.000ns)
  Data Path Delay:        2.861ns  (logic 2.860ns (99.965%)  route 0.001ns (0.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.874ns = ( 11.874 - 4.000 ) 
    Source Clock Delay      (SCD):    4.345ns = ( 12.345 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth1_clk125 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     8.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.256     9.256 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.751    11.007    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    11.079 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.266    12.345    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y98         ODDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y98         ODDR (Prop_oddr_C_Q)         0.344    12.689 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.690    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txd_obuf[3]
    T11                  OBUF (Prop_obuf_I_O)         2.516    15.206 r  base_i/ethernet/gmii_to_rgmii_1/U0/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.206    ETH1_RGMII_td[3]
    T11                                                               r  ETH1_RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock base_gmii_to_rgmii_1_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  ETH1_CLK125 (IN)
                         net (fo=0)                   0.000     4.000    ETH1_CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  ETH1_CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.930     7.253    ETH1_CLK125_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     7.332 r  ETH1_CLK125_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.430     8.762    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.395     9.157 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     9.158    base_i/ethernet/gmii_to_rgmii_1/U0/I
    V13                  OBUF (Prop_obuf_I_O)         2.716    11.874 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.874    ETH1_RGMII_txc
    V13                                                               f  ETH1_RGMII_txc (OUT)
                         clock pessimism             -0.384    11.490    
                         clock uncertainty            0.035    11.526    
                         output delay                 2.600    14.126    
  -------------------------------------------------------------------
                         required time                        -14.126    
                         arrival time                          15.206    
  -------------------------------------------------------------------
                         slack                                  1.080    





---------------------------------------------------------------------------------------------------
From Clock:  base_gmii_to_rgmii_1_0_rgmii_rx_clk
  To Clock:  eth1_rgmii_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.745ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[1]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.333ns  (logic 2.333ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 13.109 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    W14                                               0.000     2.500 r  ETH1_RGMII_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.556     3.056 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.056    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.833 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.833    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y84         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     4.356 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     5.018 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y84         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.109    
                         clock uncertainty           -0.025     5.084    
    ILOGIC_X1Y84         IDDR (Setup_iddr_C_D)       -0.002     5.082    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.082    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rx_ctl
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.317ns  (logic 2.317ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 13.104 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U15                                               0.000     2.500 r  ETH1_RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rx_ctl
    U15                  IBUF (Prop_ibuf_I_O)         0.540     3.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.040    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.817 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.817    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     4.356 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     5.018 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.086     5.104    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.104    
                         clock uncertainty           -0.025     5.079    
    ILOGIC_X1Y77         IDDR (Setup_iddr_C_D)       -0.002     5.077    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.077    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[0]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.321ns  (logic 2.321ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 13.109 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    Y14                                               0.000     2.500 r  ETH1_RGMII_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[0]
    Y14                  IBUF (Prop_ibuf_I_O)         0.544     3.044 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.044    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.821 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.821    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y83         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     4.356 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     5.018 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y83         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.109    
                         clock uncertainty           -0.025     5.084    
    ILOGIC_X1Y83         IDDR (Setup_iddr_C_D)       -0.002     5.082    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.082    
                         arrival time                          -4.821    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[2]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.281ns  (logic 2.281ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 13.109 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U17                                               0.000     2.500 r  ETH1_RGMII_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[2]
    U17                  IBUF (Prop_ibuf_I_O)         0.504     3.004 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.004    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y81         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.781 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.781    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y81         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     4.356 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     5.018 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y81         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.109    
                         clock uncertainty           -0.025     5.084    
    ILOGIC_X1Y81         IDDR (Setup_iddr_C_D)       -0.002     5.082    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.082    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 ETH1_RGMII_rd[3]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (eth1_rgmii_rxclk fall@4.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.263ns  (logic 2.263ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 13.109 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    T16                                               0.000     2.500 r  ETH1_RGMII_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.486     2.986 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.986    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y82         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.763 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.763    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y82         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         0.356     4.356 f  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.535    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       0.483     5.018 f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.109    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y82         IDDR                                         f  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.109    
                         clock uncertainty           -0.025     5.084    
    ILOGIC_X1Y82         IDDR (Setup_iddr_C_D)       -0.002     5.082    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.082    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  0.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[3]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.888ns  (logic 2.888ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    T16                                               0.000    -6.800 r  ETH1_RGMII_rd[3] (IN)
                         net (fo=0)                   0.000    -6.800    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.311    -5.489 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.489    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y82         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -3.912 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.912    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y82         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438    -6.562 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.221    -4.820    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y82         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.820    
                         clock uncertainty            0.025    -4.795    
    ILOGIC_X1Y82         IDDR (Hold_iddr_C_D)         0.138    -4.657    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.657    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[2]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.906ns  (logic 2.906ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U17                                               0.000    -6.800 r  ETH1_RGMII_rd[2] (IN)
                         net (fo=0)                   0.000    -6.800    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[2]
    U17                  IBUF (Prop_ibuf_I_O)         1.328    -5.472 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.472    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y81         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -3.894 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.894    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y81         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438    -6.562 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.221    -4.820    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y81         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.820    
                         clock uncertainty            0.025    -4.795    
    ILOGIC_X1Y81         IDDR (Hold_iddr_C_D)         0.138    -4.657    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.657    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[0]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.946ns  (logic 2.946ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    Y14                                               0.000    -6.800 r  ETH1_RGMII_rd[0] (IN)
                         net (fo=0)                   0.000    -6.800    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[0]
    Y14                  IBUF (Prop_ibuf_I_O)         1.369    -5.431 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.431    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -3.854 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.854    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y83         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438    -6.562 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.225    -4.816    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y83         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.816    
                         clock uncertainty            0.025    -4.791    
    ILOGIC_X1Y83         IDDR (Hold_iddr_C_D)         0.138    -4.653    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.653    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rx_ctl
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.942ns  (logic 2.942ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U15                                               0.000    -6.800 r  ETH1_RGMII_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rx_ctl
    U15                  IBUF (Prop_ibuf_I_O)         1.365    -5.435 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.435    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -3.858 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -3.858    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438    -6.562 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.216    -4.825    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y77         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.825    
                         clock uncertainty            0.025    -4.800    
    ILOGIC_X1Y77         IDDR (Hold_iddr_C_D)         0.138    -4.662    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.662    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 ETH1_RGMII_rd[1]
                            (input port clocked by base_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by eth1_rgmii_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth1_rgmii_rxclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (eth1_rgmii_rxclk rise@-8.000ns - base_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.957ns  (logic 2.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    W14                                               0.000    -6.800 r  ETH1_RGMII_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxd[1]
    W14                  IBUF (Prop_ibuf_I_O)         1.380    -5.420 r  base_i/ethernet/gmii_to_rgmii_1/U0/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.420    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577    -3.843 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.843    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y84         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock eth1_rgmii_rxclk rise edge)
                                                     -8.000    -8.000 r  
    U14                                               0.000    -8.000 r  ETH1_RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc
    U14                  IBUF (Prop_ibuf_I_O)         1.438    -6.562 r  base_i/ethernet/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.362    -6.200    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y7           BUFIO (Prop_bufio_I_O)       1.160    -5.040 r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.225    -4.816    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y84         IDDR                                         r  base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.816    
                         clock uncertainty            0.025    -4.791    
    ILOGIC_X1Y84         IDDR (Hold_iddr_C_D)         0.138    -4.653    base_i/ethernet/gmii_to_rgmii_1/U0/base_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.653    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                  0.810    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  hdmi_rxclk

Setup :            0  Failing Endpoints,  Worst Slack       31.821ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.821ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.014ns  (logic 0.313ns (30.861%)  route 0.701ns (69.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X87Y76         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.701     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X85Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y77         FDCE (Setup_fdce_C_D)       -0.165    32.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.835    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 31.821    

Slack (MET) :             32.091ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.729ns  (logic 0.313ns (42.952%)  route 0.416ns (57.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X84Y79         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.416     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X85Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y79         FDCE (Setup_fdce_C_D)       -0.180    32.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.820    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 32.091    

Slack (MET) :             32.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.813ns  (logic 0.341ns (41.939%)  route 0.472ns (58.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X87Y75         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.472     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X85Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y75         FDCE (Setup_fdce_C_D)       -0.067    32.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.933    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                 32.120    

Slack (MET) :             32.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.628ns  (logic 0.313ns (49.863%)  route 0.315ns (50.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X84Y79         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.315     0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X85Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y79         FDCE (Setup_fdce_C_D)       -0.183    32.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.817    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                 32.189    

Slack (MET) :             32.191ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.742ns  (logic 0.341ns (45.973%)  route 0.401ns (54.027%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X84Y79         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.401     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X83Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y80         FDCE (Setup_fdce_C_D)       -0.067    32.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.933    
                         arrival time                          -0.742    
  -------------------------------------------------------------------
                         slack                                 32.191    

Slack (MET) :             32.194ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.626ns  (logic 0.313ns (50.029%)  route 0.313ns (49.971%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X87Y75         FDCE (Prop_fdce_C_Q)         0.313     0.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.313     0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X84Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y75         FDCE (Setup_fdce_C_D)       -0.180    32.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.820    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                 32.194    

Slack (MET) :             32.286ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.647ns  (logic 0.341ns (52.730%)  route 0.306ns (47.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X84Y79         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.306     0.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X84Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y80         FDCE (Setup_fdce_C_D)       -0.067    32.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.933    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                 32.286    

Slack (MET) :             32.301ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             hdmi_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.634ns  (logic 0.341ns (53.754%)  route 0.293ns (46.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X83Y75         FDCE (Prop_fdce_C_Q)         0.341     0.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.293     0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X84Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y75         FDCE (Setup_fdce_C_D)       -0.065    32.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.935    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                 32.301    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.632ns (25.345%)  route 1.862ns (74.655%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 35.754 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.308     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.341     3.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.692     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y91         LUT6 (Prop_lut6_I2_O)        0.097     4.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.365     4.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y91         LUT4 (Prop_lut4_I3_O)        0.097     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.332     5.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X82Y89         LUT1 (Prop_lut1_I0_O)        0.097     5.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.472     5.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.165    35.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.330    36.084    
                         clock uncertainty           -0.035    36.048    
    SLICE_X82Y89         FDCE (Recov_fdce_C_CLR)     -0.227    35.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.821    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 30.187    

Slack (MET) :             30.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.632ns (25.345%)  route 1.862ns (74.655%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 35.754 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.308     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.341     3.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.692     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y91         LUT6 (Prop_lut6_I2_O)        0.097     4.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.365     4.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y91         LUT4 (Prop_lut4_I3_O)        0.097     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.332     5.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X82Y89         LUT1 (Prop_lut1_I0_O)        0.097     5.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.472     5.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.165    35.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.330    36.084    
                         clock uncertainty           -0.035    36.048    
    SLICE_X82Y89         FDCE (Recov_fdce_C_CLR)     -0.227    35.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.821    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 30.187    

Slack (MET) :             30.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.632ns (25.345%)  route 1.862ns (74.655%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 35.754 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.308     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.341     3.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.692     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y91         LUT6 (Prop_lut6_I2_O)        0.097     4.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.365     4.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y91         LUT4 (Prop_lut4_I3_O)        0.097     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.332     5.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X82Y89         LUT1 (Prop_lut1_I0_O)        0.097     5.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.472     5.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.165    35.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.330    36.084    
                         clock uncertainty           -0.035    36.048    
    SLICE_X82Y89         FDCE (Recov_fdce_C_CLR)     -0.227    35.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.821    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 30.187    

Slack (MET) :             30.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.632ns (27.963%)  route 1.628ns (72.037%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 35.753 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.308     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.341     3.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.692     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y91         LUT6 (Prop_lut6_I2_O)        0.097     4.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.365     4.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y91         LUT4 (Prop_lut4_I3_O)        0.097     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.332     5.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X82Y89         LUT1 (Prop_lut1_I0_O)        0.097     5.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.239     5.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.164    35.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.330    36.083    
                         clock uncertainty           -0.035    36.047    
    SLICE_X82Y88         FDCE (Recov_fdce_C_CLR)     -0.257    35.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.790    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 30.390    

Slack (MET) :             30.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.632ns (27.963%)  route 1.628ns (72.037%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 35.753 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.308     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.341     3.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.692     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y91         LUT6 (Prop_lut6_I2_O)        0.097     4.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.365     4.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y91         LUT4 (Prop_lut4_I3_O)        0.097     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.332     5.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X82Y89         LUT1 (Prop_lut1_I0_O)        0.097     5.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.239     5.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.164    35.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.330    36.083    
                         clock uncertainty           -0.035    36.047    
    SLICE_X82Y88         FDCE (Recov_fdce_C_CLR)     -0.257    35.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.790    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 30.390    

Slack (MET) :             30.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.632ns (27.963%)  route 1.628ns (72.037%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 35.753 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.308     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.341     3.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.692     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y91         LUT6 (Prop_lut6_I2_O)        0.097     4.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.365     4.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y91         LUT4 (Prop_lut4_I3_O)        0.097     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.332     5.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X82Y89         LUT1 (Prop_lut1_I0_O)        0.097     5.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.239     5.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.164    35.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.330    36.083    
                         clock uncertainty           -0.035    36.047    
    SLICE_X82Y88         FDCE (Recov_fdce_C_CLR)     -0.257    35.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.790    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 30.390    

Slack (MET) :             30.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.632ns (27.963%)  route 1.628ns (72.037%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 35.753 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.308     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.341     3.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.692     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y91         LUT6 (Prop_lut6_I2_O)        0.097     4.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.365     4.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y91         LUT4 (Prop_lut4_I3_O)        0.097     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.332     5.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X82Y89         LUT1 (Prop_lut1_I0_O)        0.097     5.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.239     5.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.164    35.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.330    36.083    
                         clock uncertainty           -0.035    36.047    
    SLICE_X82Y88         FDCE (Recov_fdce_C_CLR)     -0.227    35.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.820    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 30.420    

Slack (MET) :             30.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.632ns (27.963%)  route 1.628ns (72.037%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 35.753 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.308     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.341     3.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.692     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y91         LUT6 (Prop_lut6_I2_O)        0.097     4.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.365     4.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y91         LUT4 (Prop_lut4_I3_O)        0.097     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.332     5.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X82Y89         LUT1 (Prop_lut1_I0_O)        0.097     5.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.239     5.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.164    35.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.330    36.083    
                         clock uncertainty           -0.035    36.047    
    SLICE_X82Y88         FDCE (Recov_fdce_C_CLR)     -0.227    35.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.820    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 30.420    

Slack (MET) :             30.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.632ns (27.963%)  route 1.628ns (72.037%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 35.753 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.308     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.341     3.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.692     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y91         LUT6 (Prop_lut6_I2_O)        0.097     4.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.365     4.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y91         LUT4 (Prop_lut4_I3_O)        0.097     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.332     5.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X82Y89         LUT1 (Prop_lut1_I0_O)        0.097     5.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.239     5.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.164    35.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.330    36.083    
                         clock uncertainty           -0.035    36.047    
    SLICE_X82Y88         FDCE (Recov_fdce_C_CLR)     -0.227    35.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.820    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 30.420    

Slack (MET) :             30.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.632ns (27.963%)  route 1.628ns (72.037%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 35.753 - 33.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.754     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.079     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.308     3.141    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.341     3.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.692     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y91         LUT6 (Prop_lut6_I2_O)        0.097     4.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.365     4.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X80Y91         LUT4 (Prop_lut4_I3_O)        0.097     4.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.332     5.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X82Y89         LUT1 (Prop_lut1_I0_O)        0.097     5.162 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.239     5.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.517    34.517    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    34.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.164    35.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.330    36.083    
                         clock uncertainty           -0.035    36.047    
    SLICE_X82Y88         FDCE (Recov_fdce_C_CLR)     -0.227    35.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.820    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 30.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.565%)  route 0.132ns (48.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.572     1.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.132     1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X83Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.838     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X83Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.371     1.611    
    SLICE_X83Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.810%)  route 0.120ns (42.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.577     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.164     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.120     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X82Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.843     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.390     1.597    
    SLICE_X82Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.810%)  route 0.120ns (42.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.577     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.164     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.120     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X82Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.843     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.390     1.597    
    SLICE_X82Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.810%)  route 0.120ns (42.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.577     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.164     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.120     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X82Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.843     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.390     1.597    
    SLICE_X82Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.810%)  route 0.120ns (42.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.577     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.164     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.120     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X82Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.843     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.390     1.597    
    SLICE_X82Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.810%)  route 0.120ns (42.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.577     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.164     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.120     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X82Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.843     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.390     1.597    
    SLICE_X82Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.810%)  route 0.120ns (42.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.577     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.164     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.120     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X82Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.843     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.390     1.597    
    SLICE_X82Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.810%)  route 0.120ns (42.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.577     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.164     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.120     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X82Y79         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.843     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y79         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.390     1.597    
    SLICE_X82Y79         FDPE (Remov_fdpe_C_PRE)     -0.071     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.810%)  route 0.120ns (42.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.577     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.164     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.120     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X82Y79         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.843     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y79         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.390     1.597    
    SLICE_X82Y79         FDPE (Remov_fdpe_C_PRE)     -0.071     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.810%)  route 0.120ns (42.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     0.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.008 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.577     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDPE (Prop_fdpe_C_Q)         0.164     1.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.120     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X83Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.116     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.843     1.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.390     1.597    
    SLICE_X83Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.363    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hdmi_rxclk
  To Clock:  hdmi_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        3.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.341ns (17.776%)  route 1.577ns (82.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 10.274 - 6.060 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.302     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X89Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.341     4.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.577     6.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X88Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.159    10.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X88Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.369    10.643    
                         clock uncertainty           -0.035    10.607    
    SLICE_X88Y83         FDCE (Recov_fdce_C_CLR)     -0.293    10.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.341ns (17.776%)  route 1.577ns (82.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 10.274 - 6.060 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.302     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X89Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.341     4.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.577     6.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X88Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.159    10.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X88Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.369    10.643    
                         clock uncertainty           -0.035    10.607    
    SLICE_X88Y83         FDCE (Recov_fdce_C_CLR)     -0.293    10.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.341ns (17.776%)  route 1.577ns (82.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 10.274 - 6.060 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.302     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X89Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.341     4.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.577     6.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X88Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.159    10.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X88Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.369    10.643    
                         clock uncertainty           -0.035    10.607    
    SLICE_X88Y83         FDCE (Recov_fdce_C_CLR)     -0.293    10.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.341ns (17.776%)  route 1.577ns (82.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 10.274 - 6.060 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.302     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X89Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.341     4.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.577     6.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X88Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.159    10.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X88Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.369    10.643    
                         clock uncertainty           -0.035    10.607    
    SLICE_X88Y83         FDCE (Recov_fdce_C_CLR)     -0.293    10.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.341ns (17.807%)  route 1.574ns (82.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 10.274 - 6.060 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.302     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X89Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.341     4.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.574     6.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X89Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.159    10.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X89Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.369    10.643    
                         clock uncertainty           -0.035    10.607    
    SLICE_X89Y83         FDCE (Recov_fdce_C_CLR)     -0.293    10.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.341ns (17.807%)  route 1.574ns (82.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 10.274 - 6.060 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.302     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X89Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.341     4.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.574     6.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X89Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.159    10.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X89Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.369    10.643    
                         clock uncertainty           -0.035    10.607    
    SLICE_X89Y83         FDCE (Recov_fdce_C_CLR)     -0.293    10.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (recovery check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.341ns (17.807%)  route 1.574ns (82.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 10.274 - 6.060 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.302     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X89Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.341     4.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.574     6.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X89Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.159    10.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X89Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              0.369    10.643    
                         clock uncertainty           -0.035    10.607    
    SLICE_X89Y83         FDCE (Recov_fdce_C_CLR)     -0.293    10.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.341ns (19.551%)  route 1.403ns (80.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 10.274 - 6.060 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.302     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X89Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.341     4.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.403     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X88Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.159    10.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X88Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.369    10.643    
                         clock uncertainty           -0.035    10.607    
    SLICE_X88Y84         FDCE (Recov_fdce_C_CLR)     -0.293    10.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
                            (recovery check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.341ns (19.551%)  route 1.403ns (80.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 10.274 - 6.060 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.302     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X89Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.341     4.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.403     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X88Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.159    10.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X88Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/C
                         clock pessimism              0.369    10.643    
                         clock uncertainty           -0.035    10.607    
    SLICE_X88Y84         FDCE (Recov_fdce_C_CLR)     -0.293    10.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (hdmi_rxclk rise@6.060ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.341ns (19.587%)  route 1.400ns (80.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 10.274 - 6.060 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.302     4.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X89Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.341     4.951 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.400     6.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X89Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     6.060    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.232     7.292 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.751     9.043    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     9.115 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        1.159    10.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X89Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.369    10.643    
                         clock uncertainty           -0.035    10.607    
    SLICE_X89Y84         FDCE (Recov_fdce_C_CLR)     -0.293    10.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                  3.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.212%)  route 0.129ns (47.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.575     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X83Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.842     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X83Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.490     1.694    
    SLICE_X83Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.212%)  route 0.129ns (47.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.575     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X83Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.842     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X83Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.490     1.694    
    SLICE_X83Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.212%)  route 0.129ns (47.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.575     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X83Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.842     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X83Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.490     1.694    
    SLICE_X83Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.592%)  route 0.168ns (54.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.575     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.168     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X85Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.842     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.490     1.694    
    SLICE_X85Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.592%)  route 0.168ns (54.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.575     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.168     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X85Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.842     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.490     1.694    
    SLICE_X85Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.592%)  route 0.168ns (54.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.575     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.168     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X85Y80         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.842     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.490     1.694    
    SLICE_X85Y80         FDPE (Remov_fdpe_C_PRE)     -0.095     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.332%)  route 0.168ns (50.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.570     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.837     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.509     1.670    
    SLICE_X84Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.332%)  route 0.168ns (50.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.570     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.837     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.509     1.670    
    SLICE_X84Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.332%)  route 0.168ns (50.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.570     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.837     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.509     1.670    
    SLICE_X84Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock hdmi_rxclk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_rxclk rise@0.000ns - hdmi_rxclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.332%)  route 0.168ns (50.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.570     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     1.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_rxclk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  HDMI_RX_PCLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_RX_PCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  HDMI_RX_PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    HDMI_RX_PCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  HDMI_RX_PCLK_IBUF_BUFG_inst/O
                         net (fo=2605, routed)        0.837     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.509     1.670    
    SLICE_X84Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.410    





