// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_PE_wrapper_2_2_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_A_PE_2_2_x040_dout,
        fifo_A_PE_2_2_x040_empty_n,
        fifo_A_PE_2_2_x040_read,
        fifo_A_PE_2_3_x041_din,
        fifo_A_PE_2_3_x041_full_n,
        fifo_A_PE_2_3_x041_write,
        fifo_B_PE_2_2_x0112_dout,
        fifo_B_PE_2_2_x0112_empty_n,
        fifo_B_PE_2_2_x0112_read,
        fifo_B_PE_3_2_x0113_din,
        fifo_B_PE_3_2_x0113_full_n,
        fifo_B_PE_3_2_x0113_write,
        fifo_C_drain_PE_2_2_x0182_din,
        fifo_C_drain_PE_2_2_x0182_full_n,
        fifo_C_drain_PE_2_2_x0182_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state11 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_A_PE_2_2_x040_dout;
input   fifo_A_PE_2_2_x040_empty_n;
output   fifo_A_PE_2_2_x040_read;
output  [511:0] fifo_A_PE_2_3_x041_din;
input   fifo_A_PE_2_3_x041_full_n;
output   fifo_A_PE_2_3_x041_write;
input  [511:0] fifo_B_PE_2_2_x0112_dout;
input   fifo_B_PE_2_2_x0112_empty_n;
output   fifo_B_PE_2_2_x0112_read;
output  [511:0] fifo_B_PE_3_2_x0113_din;
input   fifo_B_PE_3_2_x0113_full_n;
output   fifo_B_PE_3_2_x0113_write;
output  [15:0] fifo_C_drain_PE_2_2_x0182_din;
input   fifo_C_drain_PE_2_2_x0182_full_n;
output   fifo_C_drain_PE_2_2_x0182_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_A_PE_2_2_x040_read;
reg fifo_A_PE_2_3_x041_write;
reg fifo_B_PE_2_2_x0112_read;
reg fifo_B_PE_3_2_x0113_write;
reg fifo_C_drain_PE_2_2_x0182_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_A_PE_2_2_x040_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln890_reg_1572;
reg    fifo_A_PE_2_3_x041_blk_n;
reg    fifo_B_PE_2_2_x0112_blk_n;
reg    fifo_B_PE_3_2_x0113_blk_n;
reg    fifo_C_drain_PE_2_2_x0182_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0;
reg   [0:0] select_ln5336_2_reg_1947;
reg   [0:0] select_ln5336_2_reg_1947_pp0_iter3_reg;
reg   [19:0] indvar_flatten73_reg_283;
reg   [16:0] indvar_flatten39_reg_295;
reg   [12:0] indvar_flatten13_reg_306;
reg   [5:0] c2_V_reg_317;
reg   [7:0] indvar_flatten_reg_328;
reg   [3:0] c6_V_reg_339;
reg   [3:0] c7_V_reg_350;
wire   [0:0] icmp_ln890_fu_361_p2;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
reg    ap_block_state10_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln890_reg_1572_pp0_iter1_reg;
reg   [0:0] icmp_ln890_reg_1572_pp0_iter2_reg;
reg   [0:0] icmp_ln890_reg_1572_pp0_iter3_reg;
wire   [19:0] add_ln890_138_fu_367_p2;
reg   [19:0] add_ln890_138_reg_1576;
reg    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state7_pp0_stage1_iter2;
wire    ap_block_state9_pp0_stage1_iter3;
reg    ap_block_pp0_stage1_11001;
wire   [0:0] icmp_ln890_136_fu_373_p2;
reg   [0:0] icmp_ln890_136_reg_1581;
reg   [0:0] icmp_ln890_136_reg_1581_pp0_iter1_reg;
wire   [0:0] icmp_ln890_138_fu_379_p2;
reg   [0:0] icmp_ln890_138_reg_1591;
wire  signed [15:0] v2_V_5536_fu_385_p1;
reg  signed [15:0] v2_V_5536_reg_1597;
reg  signed [15:0] v2_V_5537_reg_1602;
reg  signed [15:0] v2_V_5539_reg_1612;
reg  signed [15:0] v2_V_5541_reg_1622;
reg  signed [15:0] v2_V_5543_reg_1632;
reg  signed [15:0] v2_V_5545_reg_1642;
reg  signed [15:0] v2_V_5547_reg_1652;
reg  signed [15:0] v2_V_5550_reg_1667;
reg  signed [15:0] v2_V_5551_reg_1672;
reg  signed [15:0] v2_V_5553_reg_1682;
reg  signed [15:0] v2_V_5555_reg_1692;
reg  signed [15:0] v2_V_5557_reg_1702;
reg  signed [15:0] v2_V_5559_reg_1712;
reg  signed [15:0] v2_V_5561_reg_1722;
reg  signed [15:0] v2_V_5563_reg_1732;
reg  signed [15:0] v2_V_5566_reg_1747;
reg  signed [15:0] v1_V_46_reg_1752;
wire  signed [15:0] v2_V_fu_699_p1;
reg  signed [15:0] v2_V_reg_1757;
reg  signed [15:0] v2_V_5506_reg_1762;
reg  signed [15:0] v2_V_5508_reg_1772;
reg  signed [15:0] v2_V_5510_reg_1782;
reg  signed [15:0] v2_V_5512_reg_1792;
reg  signed [15:0] v2_V_5514_reg_1802;
reg  signed [15:0] v2_V_5516_reg_1812;
reg  signed [15:0] v2_V_5519_reg_1827;
reg  signed [15:0] v2_V_5520_reg_1832;
reg  signed [15:0] v2_V_5522_reg_1842;
reg  signed [15:0] v2_V_5524_reg_1852;
reg  signed [15:0] v2_V_5526_reg_1862;
reg  signed [15:0] v2_V_5528_reg_1872;
reg  signed [15:0] v2_V_5530_reg_1882;
reg  signed [15:0] v2_V_5532_reg_1892;
reg  signed [15:0] v2_V_5535_reg_1907;
reg  signed [15:0] v1_V_reg_1912;
wire   [12:0] add_ln890_136_fu_1013_p2;
reg   [12:0] add_ln890_136_reg_1917;
wire   [16:0] add_ln890_137_fu_1019_p2;
reg   [16:0] add_ln890_137_reg_1922;
wire   [0:0] cmp_i_i135998_fu_1025_p2;
reg   [0:0] cmp_i_i135998_reg_1927;
wire   [0:0] and_ln5334_3_fu_1072_p2;
reg   [0:0] and_ln5334_3_reg_1932;
wire   [0:0] and_ln5335_2_fu_1112_p2;
reg   [0:0] and_ln5335_2_reg_1937;
wire   [0:0] cmp_i_i1359_mid1_fu_1143_p2;
reg   [0:0] cmp_i_i1359_mid1_reg_1942;
wire   [0:0] select_ln5336_2_fu_1155_p3;
reg   [0:0] select_ln5336_2_reg_1947_pp0_iter2_reg;
wire   [5:0] select_ln890_fu_1175_p3;
reg   [5:0] select_ln890_reg_1951;
reg    ap_enable_reg_pp0_iter1;
wire   [3:0] select_ln890_227_fu_1209_p3;
reg   [3:0] select_ln890_227_reg_1956;
wire   [2:0] empty_fu_1217_p1;
reg   [2:0] empty_reg_1962;
wire   [3:0] add_ln691_95_fu_1221_p2;
reg   [3:0] add_ln691_95_reg_1967;
wire   [7:0] select_ln890_228_fu_1233_p3;
reg   [7:0] select_ln890_228_reg_1972;
wire   [12:0] select_ln890_229_fu_1241_p3;
reg   [12:0] select_ln890_229_reg_1977;
wire   [16:0] select_ln890_230_fu_1248_p3;
reg   [16:0] select_ln890_230_reg_1982;
reg   [5:0] local_C_addr_reg_1987;
reg   [5:0] local_C_addr_reg_1987_pp0_iter2_reg;
reg   [5:0] local_C_addr_reg_1987_pp0_iter3_reg;
wire  signed [15:0] grp_fu_1367_p2;
wire  signed [15:0] grp_fu_1373_p2;
wire  signed [15:0] grp_fu_1379_p2;
wire  signed [15:0] grp_fu_1385_p2;
wire  signed [15:0] grp_fu_1391_p2;
wire  signed [15:0] grp_fu_1397_p2;
wire  signed [15:0] grp_fu_1403_p2;
wire  signed [15:0] grp_fu_1409_p2;
wire  signed [15:0] grp_fu_1415_p2;
wire  signed [15:0] grp_fu_1421_p2;
wire  signed [15:0] grp_fu_1427_p2;
wire  signed [15:0] grp_fu_1433_p2;
wire  signed [15:0] grp_fu_1439_p2;
wire  signed [15:0] grp_fu_1445_p2;
wire  signed [15:0] grp_fu_1451_p2;
wire   [15:0] add_ln5377_6_fu_1306_p2;
reg   [15:0] add_ln5377_6_reg_2073;
wire   [15:0] add_ln5377_13_fu_1320_p2;
reg   [15:0] add_ln5377_13_reg_2078;
(* use_dsp48 = "no" *) wire   [15:0] add_ln5377_17_fu_1326_p2;
reg   [15:0] add_ln5377_17_reg_2083;
(* use_dsp48 = "no" *) wire   [15:0] add_ln5377_20_fu_1330_p2;
reg   [15:0] add_ln5377_20_reg_2088;
wire  signed [15:0] grp_fu_1485_p3;
reg  signed [15:0] add_ln5377_22_reg_2093;
reg    ap_enable_reg_pp0_iter2;
wire  signed [15:0] grp_fu_1491_p3;
reg  signed [15:0] add_ln5377_23_reg_2098;
wire  signed [15:0] grp_fu_1497_p3;
reg  signed [15:0] add_ln5377_25_reg_2103;
wire  signed [15:0] grp_fu_1559_p3;
wire   [15:0] add_ln5377_29_fu_1342_p2;
reg   [15:0] add_ln5377_29_reg_2113;
wire   [15:0] add_ln5377_31_fu_1361_p2;
reg   [15:0] add_ln5377_31_reg_2118;
reg    ap_block_state1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter1_state4;
reg    ap_enable_reg_pp0_iter3;
wire   [5:0] local_C_address0;
reg    local_C_ce0;
wire   [15:0] local_C_q0;
reg    local_C_ce1;
reg    local_C_we1;
reg   [19:0] ap_phi_mux_indvar_flatten73_phi_fu_287_p4;
reg   [16:0] ap_phi_mux_indvar_flatten39_phi_fu_299_p4;
reg   [12:0] ap_phi_mux_indvar_flatten13_phi_fu_310_p4;
reg   [5:0] ap_phi_mux_c2_V_phi_fu_321_p4;
reg   [7:0] ap_phi_mux_indvar_flatten_phi_fu_332_p4;
reg   [3:0] ap_phi_mux_c6_V_phi_fu_343_p4;
reg   [3:0] ap_phi_mux_c7_V_phi_fu_354_p4;
wire   [63:0] p_cast_fu_1270_p1;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] cmp_i_i97_fu_1036_p2;
wire   [0:0] xor_ln5334_fu_1031_p2;
wire   [0:0] icmp_ln890101_fu_1048_p2;
wire   [0:0] icmp_ln890_137_fu_1060_p2;
wire   [0:0] or_ln5335_fu_1077_p2;
wire   [0:0] xor_ln5335_fu_1090_p2;
wire   [0:0] and_ln5334_fu_1042_p2;
wire   [0:0] or_ln5335_2_fu_1095_p2;
wire   [0:0] and_ln5334_1_fu_1054_p2;
wire   [0:0] and_ln5334_2_fu_1066_p2;
wire   [5:0] select_ln5335_fu_1082_p3;
wire   [0:0] or_ln5336_fu_1124_p2;
wire   [0:0] or_ln5336_1_fu_1130_p2;
wire   [5:0] add_ln691_fu_1118_p2;
wire   [0:0] cmp_i_i_mid1_fu_1149_p2;
wire   [0:0] and_ln5335_fu_1100_p2;
wire   [0:0] and_ln5335_1_fu_1106_p2;
wire   [0:0] xor_ln5336_fu_1163_p2;
wire   [3:0] select_ln5336_fu_1135_p3;
wire   [0:0] and_ln5336_fu_1169_p2;
wire   [0:0] or_ln890_fu_1189_p2;
wire   [0:0] or_ln890_46_fu_1195_p2;
wire   [3:0] add_ln691_94_fu_1183_p2;
wire   [3:0] select_ln890_226_fu_1201_p3;
wire   [7:0] add_ln890_fu_1227_p2;
wire   [5:0] tmp_64_cast_fu_1257_p3;
wire   [5:0] zext_ln890_fu_1254_p1;
wire   [5:0] empty_1244_fu_1264_p2;
wire   [0:0] or_ln5334_fu_1275_p2;
wire   [0:0] or_ln5335_1_fu_1279_p2;
wire   [0:0] select_ln5336_1_fu_1284_p3;
wire  signed [15:0] grp_fu_1545_p3;
wire  signed [15:0] grp_fu_1552_p3;
wire  signed [15:0] grp_fu_1538_p3;
wire  signed [15:0] grp_fu_1531_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln5377_5_fu_1302_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln5377_2_fu_1298_p2;
wire  signed [15:0] grp_fu_1510_p3;
wire  signed [15:0] grp_fu_1503_p3;
wire  signed [15:0] grp_fu_1524_p3;
wire  signed [15:0] grp_fu_1517_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln5377_12_fu_1316_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln5377_9_fu_1312_p2;
wire  signed [15:0] grp_fu_1464_p3;
wire  signed [15:0] grp_fu_1457_p3;
wire  signed [15:0] grp_fu_1478_p3;
wire  signed [15:0] grp_fu_1471_p3;
wire  signed [15:0] grp_fu_1565_p3;
(* use_dsp48 = "no" *) wire   [15:0] add_ln5377_28_fu_1338_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln5377_24_fu_1334_p2;
wire   [15:0] add_ln5377_21_fu_1352_p2;
wire   [15:0] add_ln5377_30_fu_1356_p2;
wire   [15:0] add_ln5377_14_fu_1348_p2;
wire  signed [15:0] grp_fu_1367_p0;
wire  signed [15:0] grp_fu_1367_p1;
wire  signed [15:0] grp_fu_1373_p0;
wire  signed [15:0] grp_fu_1373_p1;
wire  signed [15:0] grp_fu_1379_p0;
wire  signed [15:0] grp_fu_1379_p1;
wire  signed [15:0] grp_fu_1385_p0;
wire  signed [15:0] grp_fu_1385_p1;
wire  signed [15:0] grp_fu_1391_p0;
wire  signed [15:0] grp_fu_1391_p1;
wire  signed [15:0] grp_fu_1397_p0;
wire  signed [15:0] grp_fu_1397_p1;
wire  signed [15:0] grp_fu_1403_p0;
wire  signed [15:0] grp_fu_1403_p1;
wire  signed [15:0] grp_fu_1409_p0;
wire  signed [15:0] grp_fu_1409_p1;
wire  signed [15:0] grp_fu_1415_p0;
wire  signed [15:0] grp_fu_1415_p1;
wire  signed [15:0] grp_fu_1421_p0;
wire  signed [15:0] grp_fu_1421_p1;
wire  signed [15:0] grp_fu_1427_p0;
wire  signed [15:0] grp_fu_1427_p1;
wire  signed [15:0] grp_fu_1433_p0;
wire  signed [15:0] grp_fu_1433_p1;
wire  signed [15:0] grp_fu_1439_p0;
wire  signed [15:0] grp_fu_1439_p1;
wire  signed [15:0] grp_fu_1445_p0;
wire  signed [15:0] grp_fu_1445_p1;
wire  signed [15:0] grp_fu_1451_p0;
wire  signed [15:0] grp_fu_1451_p1;
wire   [15:0] grp_fu_1457_p2;
reg    grp_fu_1367_ce;
reg    grp_fu_1373_ce;
reg    grp_fu_1379_ce;
reg    grp_fu_1385_ce;
reg    grp_fu_1391_ce;
reg    grp_fu_1397_ce;
reg    grp_fu_1403_ce;
reg    grp_fu_1409_ce;
reg    grp_fu_1415_ce;
reg    grp_fu_1421_ce;
reg    grp_fu_1427_ce;
reg    grp_fu_1433_ce;
reg    grp_fu_1439_ce;
reg    grp_fu_1445_ce;
reg    grp_fu_1451_ce;
reg    grp_fu_1457_ce;
reg    grp_fu_1464_ce;
reg    grp_fu_1471_ce;
reg    grp_fu_1478_ce;
reg    grp_fu_1485_ce;
reg    grp_fu_1491_ce;
reg    grp_fu_1497_ce;
reg    grp_fu_1503_ce;
reg    grp_fu_1510_ce;
reg    grp_fu_1517_ce;
reg    grp_fu_1524_ce;
reg    grp_fu_1531_ce;
reg    grp_fu_1538_ce;
reg    grp_fu_1545_ce;
reg    grp_fu_1552_ce;
reg    grp_fu_1559_ce;
reg    grp_fu_1565_ce;
wire    ap_CS_fsm_state11;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

top_PE_wrapper_0_0_x0_local_C #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_C_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_address0),
    .ce0(local_C_ce0),
    .q0(local_C_q0),
    .address1(local_C_addr_reg_1987_pp0_iter3_reg),
    .ce1(local_C_ce1),
    .we1(local_C_we1),
    .d1(add_ln5377_31_reg_2118)
);

top_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U748(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1367_p0),
    .din1(grp_fu_1367_p1),
    .ce(grp_fu_1367_ce),
    .dout(grp_fu_1367_p2)
);

top_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U749(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1373_p0),
    .din1(grp_fu_1373_p1),
    .ce(grp_fu_1373_ce),
    .dout(grp_fu_1373_p2)
);

top_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U750(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1379_p0),
    .din1(grp_fu_1379_p1),
    .ce(grp_fu_1379_ce),
    .dout(grp_fu_1379_p2)
);

top_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U751(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1385_p0),
    .din1(grp_fu_1385_p1),
    .ce(grp_fu_1385_ce),
    .dout(grp_fu_1385_p2)
);

top_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U752(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1391_p0),
    .din1(grp_fu_1391_p1),
    .ce(grp_fu_1391_ce),
    .dout(grp_fu_1391_p2)
);

top_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U753(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1397_p0),
    .din1(grp_fu_1397_p1),
    .ce(grp_fu_1397_ce),
    .dout(grp_fu_1397_p2)
);

top_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U754(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1403_p0),
    .din1(grp_fu_1403_p1),
    .ce(grp_fu_1403_ce),
    .dout(grp_fu_1403_p2)
);

top_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U755(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1409_p0),
    .din1(grp_fu_1409_p1),
    .ce(grp_fu_1409_ce),
    .dout(grp_fu_1409_p2)
);

top_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U756(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1415_p0),
    .din1(grp_fu_1415_p1),
    .ce(grp_fu_1415_ce),
    .dout(grp_fu_1415_p2)
);

top_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U757(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1421_p0),
    .din1(grp_fu_1421_p1),
    .ce(grp_fu_1421_ce),
    .dout(grp_fu_1421_p2)
);

top_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U758(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1427_p0),
    .din1(grp_fu_1427_p1),
    .ce(grp_fu_1427_ce),
    .dout(grp_fu_1427_p2)
);

top_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U759(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1433_p0),
    .din1(grp_fu_1433_p1),
    .ce(grp_fu_1433_ce),
    .dout(grp_fu_1433_p2)
);

top_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U760(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1439_p0),
    .din1(grp_fu_1439_p1),
    .ce(grp_fu_1439_ce),
    .dout(grp_fu_1439_p2)
);

top_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U761(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1445_p0),
    .din1(grp_fu_1445_p1),
    .ce(grp_fu_1445_ce),
    .dout(grp_fu_1445_p2)
);

top_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U762(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1451_p0),
    .din1(grp_fu_1451_p1),
    .ce(grp_fu_1451_ce),
    .dout(grp_fu_1451_p2)
);

top_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U763(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v2_V_reg_1757),
    .din1(v2_V_5536_reg_1597),
    .din2(grp_fu_1457_p2),
    .ce(grp_fu_1457_ce),
    .dout(grp_fu_1457_p3)
);

top_mac_muladd_16s_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16s_16_4_1_U764(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v2_V_5506_reg_1762),
    .din1(v2_V_5537_reg_1602),
    .din2(grp_fu_1367_p2),
    .ce(grp_fu_1464_ce),
    .dout(grp_fu_1464_p3)
);

top_mac_muladd_16s_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16s_16_4_1_U765(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v2_V_5508_reg_1772),
    .din1(v2_V_5539_reg_1612),
    .din2(grp_fu_1373_p2),
    .ce(grp_fu_1471_ce),
    .dout(grp_fu_1471_p3)
);

top_mac_muladd_16s_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16s_16_4_1_U766(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v2_V_5510_reg_1782),
    .din1(v2_V_5541_reg_1622),
    .din2(grp_fu_1379_p2),
    .ce(grp_fu_1478_ce),
    .dout(grp_fu_1478_p3)
);

top_mac_muladd_16s_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16s_16_4_1_U767(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v2_V_5512_reg_1792),
    .din1(v2_V_5543_reg_1632),
    .din2(grp_fu_1385_p2),
    .ce(grp_fu_1485_ce),
    .dout(grp_fu_1485_p3)
);

top_mac_muladd_16s_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16s_16_4_1_U768(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v2_V_5514_reg_1802),
    .din1(v2_V_5545_reg_1642),
    .din2(grp_fu_1391_p2),
    .ce(grp_fu_1491_ce),
    .dout(grp_fu_1491_p3)
);

top_mac_muladd_16s_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16s_16_4_1_U769(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v2_V_5516_reg_1812),
    .din1(v2_V_5547_reg_1652),
    .din2(grp_fu_1397_p2),
    .ce(grp_fu_1497_ce),
    .dout(grp_fu_1497_p3)
);

top_mac_muladd_16s_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16s_16_4_1_U770(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v2_V_5520_reg_1832),
    .din1(v2_V_5551_reg_1672),
    .din2(grp_fu_1409_p2),
    .ce(grp_fu_1503_ce),
    .dout(grp_fu_1503_p3)
);

top_mac_muladd_16s_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16s_16_4_1_U771(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v2_V_5522_reg_1842),
    .din1(v2_V_5553_reg_1682),
    .din2(grp_fu_1415_p2),
    .ce(grp_fu_1510_ce),
    .dout(grp_fu_1510_p3)
);

top_mac_muladd_16s_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16s_16_4_1_U772(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v2_V_5524_reg_1852),
    .din1(v2_V_5555_reg_1692),
    .din2(grp_fu_1421_p2),
    .ce(grp_fu_1517_ce),
    .dout(grp_fu_1517_p3)
);

top_mac_muladd_16s_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16s_16_4_1_U773(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v2_V_5526_reg_1862),
    .din1(v2_V_5557_reg_1702),
    .din2(grp_fu_1427_p2),
    .ce(grp_fu_1524_ce),
    .dout(grp_fu_1524_p3)
);

top_mac_muladd_16s_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16s_16_4_1_U774(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v2_V_5528_reg_1872),
    .din1(v2_V_5559_reg_1712),
    .din2(grp_fu_1433_p2),
    .ce(grp_fu_1531_ce),
    .dout(grp_fu_1531_p3)
);

top_mac_muladd_16s_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16s_16_4_1_U775(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v2_V_5530_reg_1882),
    .din1(v2_V_5561_reg_1722),
    .din2(grp_fu_1439_p2),
    .ce(grp_fu_1538_ce),
    .dout(grp_fu_1538_p3)
);

top_mac_muladd_16s_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16s_16_4_1_U776(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v2_V_5532_reg_1892),
    .din1(v2_V_5563_reg_1732),
    .din2(grp_fu_1445_p2),
    .ce(grp_fu_1545_ce),
    .dout(grp_fu_1545_p3)
);

top_mac_muladd_16s_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16s_16_4_1_U777(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v2_V_5535_reg_1907),
    .din1(v2_V_5566_reg_1747),
    .din2(grp_fu_1451_p2),
    .ce(grp_fu_1552_ce),
    .dout(grp_fu_1552_p3)
);

top_mac_muladd_16s_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16s_16_4_1_U778(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v1_V_reg_1912),
    .din1(v1_V_46_reg_1752),
    .din2(grp_fu_1403_p2),
    .ce(grp_fu_1559_ce),
    .dout(grp_fu_1559_p3)
);

top_mac_muladd_16s_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16s_16_4_1_U779(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v2_V_5519_reg_1827),
    .din1(v2_V_5550_reg_1667),
    .din2(grp_fu_1559_p3),
    .ce(grp_fu_1565_ce),
    .dout(grp_fu_1565_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state4)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln890_reg_1572_pp0_iter1_reg == 1'd0))) begin
        c2_V_reg_317 <= select_ln890_reg_1951;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        c2_V_reg_317 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln890_reg_1572_pp0_iter1_reg == 1'd0))) begin
        c6_V_reg_339 <= select_ln890_227_reg_1956;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        c6_V_reg_339 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln890_reg_1572_pp0_iter1_reg == 1'd0))) begin
        c7_V_reg_350 <= add_ln691_95_reg_1967;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        c7_V_reg_350 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln890_reg_1572_pp0_iter1_reg == 1'd0))) begin
        indvar_flatten13_reg_306 <= select_ln890_229_reg_1977;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten13_reg_306 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln890_reg_1572_pp0_iter1_reg == 1'd0))) begin
        indvar_flatten39_reg_295 <= select_ln890_230_reg_1982;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten39_reg_295 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_reg_1572 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten73_reg_283 <= add_ln890_138_reg_1576;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten73_reg_283 <= 20'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln890_reg_1572_pp0_iter1_reg == 1'd0))) begin
        indvar_flatten_reg_328 <= select_ln890_228_reg_1972;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_328 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln890_reg_1572_pp0_iter2_reg == 1'd0))) begin
        add_ln5377_13_reg_2078 <= add_ln5377_13_fu_1320_p2;
        add_ln5377_17_reg_2083 <= add_ln5377_17_fu_1326_p2;
        add_ln5377_20_reg_2088 <= add_ln5377_20_fu_1330_p2;
        add_ln5377_6_reg_2073 <= add_ln5377_6_fu_1306_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln890_reg_1572_pp0_iter2_reg == 1'd0))) begin
        add_ln5377_22_reg_2093 <= grp_fu_1485_p3;
        add_ln5377_23_reg_2098 <= grp_fu_1491_p3;
        add_ln5377_25_reg_2103 <= grp_fu_1497_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln890_reg_1572_pp0_iter2_reg == 1'd0))) begin
        add_ln5377_29_reg_2113 <= add_ln5377_29_fu_1342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln890_reg_1572_pp0_iter3_reg == 1'd0))) begin
        add_ln5377_31_reg_2118 <= add_ln5377_31_fu_1361_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_reg_1572 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln691_95_reg_1967 <= add_ln691_95_fu_1221_p2;
        select_ln890_227_reg_1956 <= select_ln890_227_fu_1209_p3;
        select_ln890_228_reg_1972 <= select_ln890_228_fu_1233_p3;
        select_ln890_229_reg_1977 <= select_ln890_229_fu_1241_p3;
        select_ln890_230_reg_1982 <= select_ln890_230_fu_1248_p3;
        select_ln890_reg_1951 <= select_ln890_fu_1175_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_reg_1572 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln890_136_reg_1917 <= add_ln890_136_fu_1013_p2;
        add_ln890_137_reg_1922 <= add_ln890_137_fu_1019_p2;
        icmp_ln890_136_reg_1581 <= icmp_ln890_136_fu_373_p2;
        icmp_ln890_138_reg_1591 <= icmp_ln890_138_fu_379_p2;
        v1_V_46_reg_1752 <= {{fifo_A_PE_2_2_x040_dout[511:496]}};
        v1_V_reg_1912 <= {{fifo_B_PE_2_2_x0112_dout[511:496]}};
        v2_V_5506_reg_1762 <= {{fifo_B_PE_2_2_x0112_dout[31:16]}};
        v2_V_5508_reg_1772 <= {{fifo_B_PE_2_2_x0112_dout[63:48]}};
        v2_V_5510_reg_1782 <= {{fifo_B_PE_2_2_x0112_dout[95:80]}};
        v2_V_5512_reg_1792 <= {{fifo_B_PE_2_2_x0112_dout[127:112]}};
        v2_V_5514_reg_1802 <= {{fifo_B_PE_2_2_x0112_dout[159:144]}};
        v2_V_5516_reg_1812 <= {{fifo_B_PE_2_2_x0112_dout[191:176]}};
        v2_V_5519_reg_1827 <= {{fifo_B_PE_2_2_x0112_dout[239:224]}};
        v2_V_5520_reg_1832 <= {{fifo_B_PE_2_2_x0112_dout[255:240]}};
        v2_V_5522_reg_1842 <= {{fifo_B_PE_2_2_x0112_dout[287:272]}};
        v2_V_5524_reg_1852 <= {{fifo_B_PE_2_2_x0112_dout[319:304]}};
        v2_V_5526_reg_1862 <= {{fifo_B_PE_2_2_x0112_dout[351:336]}};
        v2_V_5528_reg_1872 <= {{fifo_B_PE_2_2_x0112_dout[383:368]}};
        v2_V_5530_reg_1882 <= {{fifo_B_PE_2_2_x0112_dout[415:400]}};
        v2_V_5532_reg_1892 <= {{fifo_B_PE_2_2_x0112_dout[447:432]}};
        v2_V_5535_reg_1907 <= {{fifo_B_PE_2_2_x0112_dout[495:480]}};
        v2_V_5536_reg_1597 <= v2_V_5536_fu_385_p1;
        v2_V_5537_reg_1602 <= {{fifo_A_PE_2_2_x040_dout[31:16]}};
        v2_V_5539_reg_1612 <= {{fifo_A_PE_2_2_x040_dout[63:48]}};
        v2_V_5541_reg_1622 <= {{fifo_A_PE_2_2_x040_dout[95:80]}};
        v2_V_5543_reg_1632 <= {{fifo_A_PE_2_2_x040_dout[127:112]}};
        v2_V_5545_reg_1642 <= {{fifo_A_PE_2_2_x040_dout[159:144]}};
        v2_V_5547_reg_1652 <= {{fifo_A_PE_2_2_x040_dout[191:176]}};
        v2_V_5550_reg_1667 <= {{fifo_A_PE_2_2_x040_dout[239:224]}};
        v2_V_5551_reg_1672 <= {{fifo_A_PE_2_2_x040_dout[255:240]}};
        v2_V_5553_reg_1682 <= {{fifo_A_PE_2_2_x040_dout[287:272]}};
        v2_V_5555_reg_1692 <= {{fifo_A_PE_2_2_x040_dout[319:304]}};
        v2_V_5557_reg_1702 <= {{fifo_A_PE_2_2_x040_dout[351:336]}};
        v2_V_5559_reg_1712 <= {{fifo_A_PE_2_2_x040_dout[383:368]}};
        v2_V_5561_reg_1722 <= {{fifo_A_PE_2_2_x040_dout[415:400]}};
        v2_V_5563_reg_1732 <= {{fifo_A_PE_2_2_x040_dout[447:432]}};
        v2_V_5566_reg_1747 <= {{fifo_A_PE_2_2_x040_dout[495:480]}};
        v2_V_reg_1757 <= v2_V_fu_699_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln890_138_reg_1576 <= add_ln890_138_fu_367_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_reg_1572 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln5334_3_reg_1932 <= and_ln5334_3_fu_1072_p2;
        and_ln5335_2_reg_1937 <= and_ln5335_2_fu_1112_p2;
        cmp_i_i135998_reg_1927 <= cmp_i_i135998_fu_1025_p2;
        cmp_i_i1359_mid1_reg_1942 <= cmp_i_i1359_mid1_fu_1143_p2;
        empty_reg_1962 <= empty_fu_1217_p1;
        select_ln5336_2_reg_1947 <= select_ln5336_2_fu_1155_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln890_136_reg_1581_pp0_iter1_reg <= icmp_ln890_136_reg_1581;
        local_C_addr_reg_1987_pp0_iter2_reg <= local_C_addr_reg_1987;
        local_C_addr_reg_1987_pp0_iter3_reg <= local_C_addr_reg_1987_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln890_reg_1572 <= icmp_ln890_fu_361_p2;
        icmp_ln890_reg_1572_pp0_iter1_reg <= icmp_ln890_reg_1572;
        icmp_ln890_reg_1572_pp0_iter2_reg <= icmp_ln890_reg_1572_pp0_iter1_reg;
        icmp_ln890_reg_1572_pp0_iter3_reg <= icmp_ln890_reg_1572_pp0_iter2_reg;
        select_ln5336_2_reg_1947_pp0_iter2_reg <= select_ln5336_2_reg_1947;
        select_ln5336_2_reg_1947_pp0_iter3_reg <= select_ln5336_2_reg_1947_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln890_reg_1572_pp0_iter1_reg == 1'd0))) begin
        local_C_addr_reg_1987 <= p_cast_fu_1270_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_condition_pp0_exit_iter1_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_1572 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln890_reg_1572_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_c2_V_phi_fu_321_p4 = select_ln890_reg_1951;
    end else begin
        ap_phi_mux_c2_V_phi_fu_321_p4 = c2_V_reg_317;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln890_reg_1572_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_c6_V_phi_fu_343_p4 = select_ln890_227_reg_1956;
    end else begin
        ap_phi_mux_c6_V_phi_fu_343_p4 = c6_V_reg_339;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln890_reg_1572_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_c7_V_phi_fu_354_p4 = add_ln691_95_reg_1967;
    end else begin
        ap_phi_mux_c7_V_phi_fu_354_p4 = c7_V_reg_350;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln890_reg_1572_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_indvar_flatten13_phi_fu_310_p4 = select_ln890_229_reg_1977;
    end else begin
        ap_phi_mux_indvar_flatten13_phi_fu_310_p4 = indvar_flatten13_reg_306;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln890_reg_1572_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_indvar_flatten39_phi_fu_299_p4 = select_ln890_230_reg_1982;
    end else begin
        ap_phi_mux_indvar_flatten39_phi_fu_299_p4 = indvar_flatten39_reg_295;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_1572 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten73_phi_fu_287_p4 = add_ln890_138_reg_1576;
    end else begin
        ap_phi_mux_indvar_flatten73_phi_fu_287_p4 = indvar_flatten73_reg_283;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln890_reg_1572_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_332_p4 = select_ln890_228_reg_1972;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_332_p4 = indvar_flatten_reg_328;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_1572 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifo_A_PE_2_2_x040_blk_n = fifo_A_PE_2_2_x040_empty_n;
    end else begin
        fifo_A_PE_2_2_x040_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_1572 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifo_A_PE_2_2_x040_read = 1'b1;
    end else begin
        fifo_A_PE_2_2_x040_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_1572 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifo_A_PE_2_3_x041_blk_n = fifo_A_PE_2_3_x041_full_n;
    end else begin
        fifo_A_PE_2_3_x041_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_1572 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifo_A_PE_2_3_x041_write = 1'b1;
    end else begin
        fifo_A_PE_2_3_x041_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_1572 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifo_B_PE_2_2_x0112_blk_n = fifo_B_PE_2_2_x0112_empty_n;
    end else begin
        fifo_B_PE_2_2_x0112_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_1572 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifo_B_PE_2_2_x0112_read = 1'b1;
    end else begin
        fifo_B_PE_2_2_x0112_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_1572 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifo_B_PE_3_2_x0113_blk_n = fifo_B_PE_3_2_x0113_full_n;
    end else begin
        fifo_B_PE_3_2_x0113_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_1572 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        fifo_B_PE_3_2_x0113_write = 1'b1;
    end else begin
        fifo_B_PE_3_2_x0113_write = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln5336_2_reg_1947_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_C_drain_PE_2_2_x0182_blk_n = fifo_C_drain_PE_2_2_x0182_full_n;
    end else begin
        fifo_C_drain_PE_2_2_x0182_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((select_ln5336_2_reg_1947_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_C_drain_PE_2_2_x0182_write = 1'b1;
    end else begin
        fifo_C_drain_PE_2_2_x0182_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1367_ce = 1'b1;
    end else begin
        grp_fu_1367_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1373_ce = 1'b1;
    end else begin
        grp_fu_1373_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1379_ce = 1'b1;
    end else begin
        grp_fu_1379_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1385_ce = 1'b1;
    end else begin
        grp_fu_1385_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1391_ce = 1'b1;
    end else begin
        grp_fu_1391_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1397_ce = 1'b1;
    end else begin
        grp_fu_1397_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1403_ce = 1'b1;
    end else begin
        grp_fu_1403_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1409_ce = 1'b1;
    end else begin
        grp_fu_1409_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1415_ce = 1'b1;
    end else begin
        grp_fu_1415_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1421_ce = 1'b1;
    end else begin
        grp_fu_1421_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1427_ce = 1'b1;
    end else begin
        grp_fu_1427_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1433_ce = 1'b1;
    end else begin
        grp_fu_1433_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1439_ce = 1'b1;
    end else begin
        grp_fu_1439_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1445_ce = 1'b1;
    end else begin
        grp_fu_1445_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1451_ce = 1'b1;
    end else begin
        grp_fu_1451_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1457_ce = 1'b1;
    end else begin
        grp_fu_1457_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1464_ce = 1'b1;
    end else begin
        grp_fu_1464_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1471_ce = 1'b1;
    end else begin
        grp_fu_1471_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1478_ce = 1'b1;
    end else begin
        grp_fu_1478_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1485_ce = 1'b1;
    end else begin
        grp_fu_1485_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1491_ce = 1'b1;
    end else begin
        grp_fu_1491_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1497_ce = 1'b1;
    end else begin
        grp_fu_1497_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1503_ce = 1'b1;
    end else begin
        grp_fu_1503_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1510_ce = 1'b1;
    end else begin
        grp_fu_1510_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1517_ce = 1'b1;
    end else begin
        grp_fu_1517_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1524_ce = 1'b1;
    end else begin
        grp_fu_1524_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1531_ce = 1'b1;
    end else begin
        grp_fu_1531_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1538_ce = 1'b1;
    end else begin
        grp_fu_1538_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1545_ce = 1'b1;
    end else begin
        grp_fu_1545_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1552_ce = 1'b1;
    end else begin
        grp_fu_1552_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1559_ce = 1'b1;
    end else begin
        grp_fu_1559_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1565_ce = 1'b1;
    end else begin
        grp_fu_1565_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_C_ce0 = 1'b1;
    end else begin
        local_C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_ce1 = 1'b1;
    end else begin
        local_C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln890_reg_1572_pp0_iter3_reg == 1'd0))) begin
        local_C_we1 = 1'b1;
    end else begin
        local_C_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & ~((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln5377_12_fu_1316_p2 = ($signed(grp_fu_1524_p3) + $signed(grp_fu_1517_p3));

assign add_ln5377_13_fu_1320_p2 = (add_ln5377_12_fu_1316_p2 + add_ln5377_9_fu_1312_p2);

assign add_ln5377_14_fu_1348_p2 = (add_ln5377_13_reg_2078 + add_ln5377_6_reg_2073);

assign add_ln5377_17_fu_1326_p2 = ($signed(grp_fu_1464_p3) + $signed(grp_fu_1457_p3));

assign add_ln5377_20_fu_1330_p2 = ($signed(grp_fu_1478_p3) + $signed(grp_fu_1471_p3));

assign add_ln5377_21_fu_1352_p2 = (add_ln5377_20_reg_2088 + add_ln5377_17_reg_2083);

assign add_ln5377_24_fu_1334_p2 = ($signed(add_ln5377_23_reg_2098) + $signed(add_ln5377_22_reg_2093));

assign add_ln5377_28_fu_1338_p2 = ($signed(grp_fu_1565_p3) + $signed(add_ln5377_25_reg_2103));

assign add_ln5377_29_fu_1342_p2 = (add_ln5377_28_fu_1338_p2 + add_ln5377_24_fu_1334_p2);

assign add_ln5377_2_fu_1298_p2 = ($signed(grp_fu_1545_p3) + $signed(grp_fu_1552_p3));

assign add_ln5377_30_fu_1356_p2 = (add_ln5377_29_reg_2113 + add_ln5377_21_fu_1352_p2);

assign add_ln5377_31_fu_1361_p2 = (add_ln5377_30_fu_1356_p2 + add_ln5377_14_fu_1348_p2);

assign add_ln5377_5_fu_1302_p2 = ($signed(grp_fu_1538_p3) + $signed(grp_fu_1531_p3));

assign add_ln5377_6_fu_1306_p2 = (add_ln5377_5_fu_1302_p2 + add_ln5377_2_fu_1298_p2);

assign add_ln5377_9_fu_1312_p2 = ($signed(grp_fu_1510_p3) + $signed(grp_fu_1503_p3));

assign add_ln691_94_fu_1183_p2 = (select_ln5336_fu_1135_p3 + 4'd1);

assign add_ln691_95_fu_1221_p2 = (select_ln890_226_fu_1201_p3 + 4'd1);

assign add_ln691_fu_1118_p2 = (select_ln5335_fu_1082_p3 + 6'd1);

assign add_ln890_136_fu_1013_p2 = (ap_phi_mux_indvar_flatten13_phi_fu_310_p4 + 13'd1);

assign add_ln890_137_fu_1019_p2 = (ap_phi_mux_indvar_flatten39_phi_fu_299_p4 + 17'd1);

assign add_ln890_138_fu_367_p2 = (indvar_flatten73_reg_283 + 20'd1);

assign add_ln890_fu_1227_p2 = (ap_phi_mux_indvar_flatten_phi_fu_332_p4 + 8'd1);

assign and_ln5334_1_fu_1054_p2 = (xor_ln5334_fu_1031_p2 & icmp_ln890101_fu_1048_p2);

assign and_ln5334_2_fu_1066_p2 = (xor_ln5334_fu_1031_p2 & icmp_ln890_137_fu_1060_p2);

assign and_ln5334_3_fu_1072_p2 = (xor_ln5334_fu_1031_p2 & icmp_ln890_138_reg_1591);

assign and_ln5334_fu_1042_p2 = (xor_ln5334_fu_1031_p2 & cmp_i_i97_fu_1036_p2);

assign and_ln5335_1_fu_1106_p2 = (or_ln5335_2_fu_1095_p2 & and_ln5334_1_fu_1054_p2);

assign and_ln5335_2_fu_1112_p2 = (or_ln5335_2_fu_1095_p2 & and_ln5334_2_fu_1066_p2);

assign and_ln5335_fu_1100_p2 = (or_ln5335_2_fu_1095_p2 & and_ln5334_fu_1042_p2);

assign and_ln5336_fu_1169_p2 = (xor_ln5336_fu_1163_p2 & and_ln5335_1_fu_1106_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((select_ln5336_2_reg_1947_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (fifo_C_drain_PE_2_2_x0182_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((select_ln5336_2_reg_1947_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (fifo_C_drain_PE_2_2_x0182_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((select_ln5336_2_reg_1947_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (fifo_C_drain_PE_2_2_x0182_full_n == 1'b0));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln890_reg_1572 == 1'd0) & (fifo_A_PE_2_3_x041_full_n == 1'b0)) | ((icmp_ln890_reg_1572 == 1'd0) & (fifo_B_PE_3_2_x0113_full_n == 1'b0)) | ((icmp_ln890_reg_1572 == 1'd0) & (fifo_B_PE_2_2_x0112_empty_n == 1'b0)) | ((icmp_ln890_reg_1572 == 1'd0) & (fifo_A_PE_2_2_x040_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln890_reg_1572 == 1'd0) & (fifo_A_PE_2_3_x041_full_n == 1'b0)) | ((icmp_ln890_reg_1572 == 1'd0) & (fifo_B_PE_3_2_x0113_full_n == 1'b0)) | ((icmp_ln890_reg_1572 == 1'd0) & (fifo_B_PE_2_2_x0112_empty_n == 1'b0)) | ((icmp_ln890_reg_1572 == 1'd0) & (fifo_A_PE_2_2_x040_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln890_reg_1572 == 1'd0) & (fifo_A_PE_2_3_x041_full_n == 1'b0)) | ((icmp_ln890_reg_1572 == 1'd0) & (fifo_B_PE_3_2_x0113_full_n == 1'b0)) | ((icmp_ln890_reg_1572 == 1'd0) & (fifo_B_PE_2_2_x0112_empty_n == 1'b0)) | ((icmp_ln890_reg_1572 == 1'd0) & (fifo_A_PE_2_2_x040_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter4 = ((select_ln5336_2_reg_1947_pp0_iter3_reg == 1'd1) & (fifo_C_drain_PE_2_2_x0182_full_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = (((icmp_ln890_reg_1572 == 1'd0) & (fifo_A_PE_2_3_x041_full_n == 1'b0)) | ((icmp_ln890_reg_1572 == 1'd0) & (fifo_B_PE_3_2_x0113_full_n == 1'b0)) | ((icmp_ln890_reg_1572 == 1'd0) & (fifo_B_PE_2_2_x0112_empty_n == 1'b0)) | ((icmp_ln890_reg_1572 == 1'd0) & (fifo_A_PE_2_2_x040_empty_n == 1'b0)));
end

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign cmp_i_i135998_fu_1025_p2 = ((ap_phi_mux_c2_V_phi_fu_321_p4 == 6'd0) ? 1'b1 : 1'b0);

assign cmp_i_i1359_mid1_fu_1143_p2 = ((add_ln691_fu_1118_p2 == 6'd0) ? 1'b1 : 1'b0);

assign cmp_i_i97_fu_1036_p2 = ((ap_phi_mux_c2_V_phi_fu_321_p4 == 6'd31) ? 1'b1 : 1'b0);

assign cmp_i_i_mid1_fu_1149_p2 = ((add_ln691_fu_1118_p2 == 6'd31) ? 1'b1 : 1'b0);

assign empty_1244_fu_1264_p2 = (tmp_64_cast_fu_1257_p3 + zext_ln890_fu_1254_p1);

assign empty_fu_1217_p1 = select_ln890_226_fu_1201_p3[2:0];

assign fifo_A_PE_2_3_x041_din = fifo_A_PE_2_2_x040_dout;

assign fifo_B_PE_3_2_x0113_din = fifo_B_PE_2_2_x0112_dout;

assign fifo_C_drain_PE_2_2_x0182_din = add_ln5377_31_reg_2118;

assign grp_fu_1367_p0 = {{fifo_B_PE_2_2_x0112_dout[47:32]}};

assign grp_fu_1367_p1 = {{fifo_A_PE_2_2_x040_dout[47:32]}};

assign grp_fu_1373_p0 = {{fifo_B_PE_2_2_x0112_dout[79:64]}};

assign grp_fu_1373_p1 = {{fifo_A_PE_2_2_x040_dout[79:64]}};

assign grp_fu_1379_p0 = {{fifo_B_PE_2_2_x0112_dout[111:96]}};

assign grp_fu_1379_p1 = {{fifo_A_PE_2_2_x040_dout[111:96]}};

assign grp_fu_1385_p0 = {{fifo_B_PE_2_2_x0112_dout[143:128]}};

assign grp_fu_1385_p1 = {{fifo_A_PE_2_2_x040_dout[143:128]}};

assign grp_fu_1391_p0 = {{fifo_B_PE_2_2_x0112_dout[175:160]}};

assign grp_fu_1391_p1 = {{fifo_A_PE_2_2_x040_dout[175:160]}};

assign grp_fu_1397_p0 = {{fifo_B_PE_2_2_x0112_dout[207:192]}};

assign grp_fu_1397_p1 = {{fifo_A_PE_2_2_x040_dout[207:192]}};

assign grp_fu_1403_p0 = {{fifo_B_PE_2_2_x0112_dout[223:208]}};

assign grp_fu_1403_p1 = {{fifo_A_PE_2_2_x040_dout[223:208]}};

assign grp_fu_1409_p0 = {{fifo_B_PE_2_2_x0112_dout[271:256]}};

assign grp_fu_1409_p1 = {{fifo_A_PE_2_2_x040_dout[271:256]}};

assign grp_fu_1415_p0 = {{fifo_B_PE_2_2_x0112_dout[303:288]}};

assign grp_fu_1415_p1 = {{fifo_A_PE_2_2_x040_dout[303:288]}};

assign grp_fu_1421_p0 = {{fifo_B_PE_2_2_x0112_dout[335:320]}};

assign grp_fu_1421_p1 = {{fifo_A_PE_2_2_x040_dout[335:320]}};

assign grp_fu_1427_p0 = {{fifo_B_PE_2_2_x0112_dout[367:352]}};

assign grp_fu_1427_p1 = {{fifo_A_PE_2_2_x040_dout[367:352]}};

assign grp_fu_1433_p0 = {{fifo_B_PE_2_2_x0112_dout[399:384]}};

assign grp_fu_1433_p1 = {{fifo_A_PE_2_2_x040_dout[399:384]}};

assign grp_fu_1439_p0 = {{fifo_B_PE_2_2_x0112_dout[431:416]}};

assign grp_fu_1439_p1 = {{fifo_A_PE_2_2_x040_dout[431:416]}};

assign grp_fu_1445_p0 = {{fifo_B_PE_2_2_x0112_dout[463:448]}};

assign grp_fu_1445_p1 = {{fifo_A_PE_2_2_x040_dout[463:448]}};

assign grp_fu_1451_p0 = {{fifo_B_PE_2_2_x0112_dout[479:464]}};

assign grp_fu_1451_p1 = {{fifo_A_PE_2_2_x040_dout[479:464]}};

assign grp_fu_1457_p2 = ((select_ln5336_1_fu_1284_p3[0:0] == 1'b1) ? 16'd0 : local_C_q0);

assign icmp_ln890101_fu_1048_p2 = ((ap_phi_mux_c7_V_phi_fu_354_p4 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_136_fu_373_p2 = ((ap_phi_mux_indvar_flatten39_phi_fu_299_p4 == 17'd32768) ? 1'b1 : 1'b0);

assign icmp_ln890_137_fu_1060_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_332_p4 == 8'd64) ? 1'b1 : 1'b0);

assign icmp_ln890_138_fu_379_p2 = ((ap_phi_mux_indvar_flatten13_phi_fu_310_p4 == 13'd2048) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_361_p2 = ((ap_phi_mux_indvar_flatten73_phi_fu_287_p4 == 20'd524288) ? 1'b1 : 1'b0);

assign local_C_address0 = p_cast_fu_1270_p1;

assign or_ln5334_fu_1275_p2 = (icmp_ln890_136_reg_1581_pp0_iter1_reg | cmp_i_i135998_reg_1927);

assign or_ln5335_1_fu_1279_p2 = (or_ln5334_fu_1275_p2 | and_ln5334_3_reg_1932);

assign or_ln5335_2_fu_1095_p2 = (xor_ln5335_fu_1090_p2 | icmp_ln890_136_reg_1581);

assign or_ln5335_fu_1077_p2 = (icmp_ln890_136_reg_1581 | and_ln5334_3_fu_1072_p2);

assign or_ln5336_1_fu_1130_p2 = (or_ln5336_fu_1124_p2 | icmp_ln890_136_reg_1581);

assign or_ln5336_fu_1124_p2 = (and_ln5335_2_fu_1112_p2 | and_ln5334_3_fu_1072_p2);

assign or_ln890_46_fu_1195_p2 = (or_ln890_fu_1189_p2 | or_ln5335_fu_1077_p2);

assign or_ln890_fu_1189_p2 = (and_ln5336_fu_1169_p2 | and_ln5335_2_fu_1112_p2);

assign p_cast_fu_1270_p1 = empty_1244_fu_1264_p2;

assign select_ln5335_fu_1082_p3 = ((or_ln5335_fu_1077_p2[0:0] == 1'b1) ? 6'd0 : ap_phi_mux_c2_V_phi_fu_321_p4);

assign select_ln5336_1_fu_1284_p3 = ((and_ln5335_2_reg_1937[0:0] == 1'b1) ? cmp_i_i1359_mid1_reg_1942 : or_ln5335_1_fu_1279_p2);

assign select_ln5336_2_fu_1155_p3 = ((and_ln5335_2_fu_1112_p2[0:0] == 1'b1) ? cmp_i_i_mid1_fu_1149_p2 : and_ln5335_fu_1100_p2);

assign select_ln5336_fu_1135_p3 = ((or_ln5336_1_fu_1130_p2[0:0] == 1'b1) ? 4'd0 : ap_phi_mux_c6_V_phi_fu_343_p4);

assign select_ln890_226_fu_1201_p3 = ((or_ln890_46_fu_1195_p2[0:0] == 1'b1) ? 4'd0 : ap_phi_mux_c7_V_phi_fu_354_p4);

assign select_ln890_227_fu_1209_p3 = ((and_ln5336_fu_1169_p2[0:0] == 1'b1) ? add_ln691_94_fu_1183_p2 : select_ln5336_fu_1135_p3);

assign select_ln890_228_fu_1233_p3 = ((or_ln5336_1_fu_1130_p2[0:0] == 1'b1) ? 8'd1 : add_ln890_fu_1227_p2);

assign select_ln890_229_fu_1241_p3 = ((or_ln5335_fu_1077_p2[0:0] == 1'b1) ? 13'd1 : add_ln890_136_reg_1917);

assign select_ln890_230_fu_1248_p3 = ((icmp_ln890_136_reg_1581[0:0] == 1'b1) ? 17'd1 : add_ln890_137_reg_1922);

assign select_ln890_fu_1175_p3 = ((and_ln5335_2_fu_1112_p2[0:0] == 1'b1) ? add_ln691_fu_1118_p2 : select_ln5335_fu_1082_p3);

assign tmp_64_cast_fu_1257_p3 = {{empty_reg_1962}, {3'd0}};

assign v2_V_5536_fu_385_p1 = fifo_A_PE_2_2_x040_dout[15:0];

assign v2_V_fu_699_p1 = fifo_B_PE_2_2_x0112_dout[15:0];

assign xor_ln5334_fu_1031_p2 = (icmp_ln890_136_reg_1581 ^ 1'd1);

assign xor_ln5335_fu_1090_p2 = (icmp_ln890_138_reg_1591 ^ 1'd1);

assign xor_ln5336_fu_1163_p2 = (1'd1 ^ and_ln5335_2_fu_1112_p2);

assign zext_ln890_fu_1254_p1 = select_ln890_227_reg_1956;

endmodule //top_PE_wrapper_2_2_x0
