Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 14 14:49:05 2021
| Host         : zxn running 64-bit major release  (build 9200)
| Command      : report_utilization -file xxv_ethernet_0_exdes_utilization_placed.rpt -pb xxv_ethernet_0_exdes_utilization_placed.pb
| Design       : xxv_ethernet_0_exdes
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 13668 |     0 |    242400 |  5.64 |
|   LUT as Logic             | 13216 |     0 |    242400 |  5.45 |
|   LUT as Memory            |   452 |     0 |    112800 |  0.40 |
|     LUT as Distributed RAM |   216 |     0 |           |       |
|     LUT as Shift Register  |   236 |     0 |           |       |
| CLB Registers              | 16424 |     0 |    484800 |  3.39 |
|   Register as Flip Flop    | 16424 |     0 |    484800 |  3.39 |
|   Register as Latch        |     0 |     0 |    484800 |  0.00 |
| CARRY8                     |    68 |     0 |     30300 |  0.22 |
| F7 Muxes                   |   128 |     0 |    121200 |  0.11 |
| F8 Muxes                   |     0 |     0 |     60600 |  0.00 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 292   |          Yes |           - |          Set |
| 48    |          Yes |           - |        Reset |
| 472   |          Yes |         Set |            - |
| 15612 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  3225 |     0 |     30300 | 10.64 |
|   CLBL                                     |  2278 |     0 |           |       |
|   CLBM                                     |   947 |     0 |           |       |
| LUT as Logic                               | 13216 |     0 |    242400 |  5.45 |
|   using O5 output only                     |   280 |       |           |       |
|   using O6 output only                     |  9855 |       |           |       |
|   using O5 and O6                          |  3081 |       |           |       |
| LUT as Memory                              |   452 |     0 |    112800 |  0.40 |
|   LUT as Distributed RAM                   |   216 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     8 |       |           |       |
|     using O5 and O6                        |   208 |       |           |       |
|   LUT as Shift Register                    |   236 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   108 |       |           |       |
|     using O5 and O6                        |   128 |       |           |       |
| CLB Registers                              | 16424 |     0 |    484800 |  3.39 |
|   Register driven from within the CLB      |  8693 |       |           |       |
|   Register driven from outside the CLB     |  7731 |       |           |       |
|     LUT in front of the register is unused |  6361 |       |           |       |
|     LUT in front of the register is used   |  1370 |       |           |       |
| Unique Control Sets                        |   486 |       |     60600 |  0.80 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   16 |     0 |       600 |  2.67 |
|   RAMB36/FIFO*    |   16 |     0 |       600 |  2.67 |
|     RAMB36E2 only |   16 |       |           |       |
|   RAMB18          |    0 |     0 |      1200 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    2 |     2 |       520 |  0.38 |
| HPIOB            |    2 |     2 |       416 |  0.48 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    0 |     0 |       104 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   21 |     0 |       480 |  4.38 |
|   BUFGCE             |    5 |     0 |       240 |  2.08 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |   16 |     0 |       120 | 13.33 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    4 |     4 |        20 | 20.00 |
| GTHE3_COMMON    |    1 |     0 |         5 | 20.00 |
| IBUFDS_GTE3     |    1 |     1 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 15612 |            Register |
| LUT6          |  6448 |                 CLB |
| LUT5          |  2668 |                 CLB |
| LUT3          |  2540 |                 CLB |
| LUT4          |  2529 |                 CLB |
| LUT2          |  1896 |                 CLB |
| FDSE          |   472 |            Register |
| SRL16E        |   364 |                 CLB |
| RAMD32        |   312 |                 CLB |
| FDPE          |   292 |            Register |
| LUT1          |   216 |                 CLB |
| MUXF7         |   128 |                 CLB |
| RAMS32        |   104 |                 CLB |
| CARRY8        |    68 |                 CLB |
| FDCE          |    48 |            Register |
| RAMB36E2      |    16 |            BLOCKRAM |
| BUFG_GT       |    16 |               Clock |
| RAMS64E       |     8 |                 CLB |
| BUFG_GT_SYNC  |     8 |               Clock |
| BUFGCE        |     5 |               Clock |
| GTHE3_CHANNEL |     4 |            Advanced |
| MMCME3_ADV    |     1 |               Clock |
| IBUFDS_GTE3   |     1 |            Advanced |
| IBUFCTRL      |     1 |              Others |
| GTHE3_COMMON  |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------+------+
|    Ref Name    | Used |
+----------------+------+
| xxv_ethernet_0 |    1 |
+----------------+------+


