###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Tue Jan 19 01:21:05 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_11_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[11]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.054
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.224
- Arrival Time                  0.222
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_3_1[11] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.002 | 
     | sb_wide/U250                |              | AOI22D0BWP40               | 0.036 | 0.000 |   0.000 |    0.002 | 
     | sb_wide/U250                | B1 v -> ZN ^ | AOI22D0BWP40               | 0.109 | 0.079 |   0.079 |    0.080 | 
     | sb_wide/U251                |              | ND2D2BWP40                 | 0.109 | 0.000 |   0.079 |    0.080 | 
     | sb_wide/U251                | A2 ^ -> ZN v | ND2D2BWP40                 | 0.137 | 0.139 |   0.218 |    0.220 | 
     | sb_wide/out_0_1_id1_reg_11_ |              | DFQD0BWP40                 | 0.137 | 0.004 |   0.222 |    0.224 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.135 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.134 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.095 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.092 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.040 | 
     | sb_wide/out_0_1_id1_reg_11_            |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_10_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[10]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.053
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.225
- Arrival Time                  0.224
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_3_1[10] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.002 | 
     | sb_wide/U586                |              | AOI22D0BWP40               | 0.037 | 0.000 |   0.000 |    0.002 | 
     | sb_wide/U586                | B1 v -> ZN ^ | AOI22D0BWP40               | 0.109 | 0.080 |   0.080 |    0.082 | 
     | sb_wide/U587                |              | ND2D2BWP40                 | 0.109 | 0.000 |   0.080 |    0.082 | 
     | sb_wide/U587                | A2 ^ -> ZN v | ND2D2BWP40                 | 0.133 | 0.139 |   0.219 |    0.221 | 
     | sb_wide/out_0_1_id1_reg_10_ |              | DFQD0BWP40                 | 0.133 | 0.004 |   0.224 |    0.225 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.135 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.134 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.095 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.092 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.040 | 
     | sb_wide/out_0_1_id1_reg_10_            |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_13_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[13]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.054
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.223
- Arrival Time                  0.221
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_1[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.002 | 
     | sb_wide/U329                |              | AOI22D0BWP40               | 0.038 | 0.000 |   0.000 |    0.002 | 
     | sb_wide/U329                | B1 v -> ZN ^ | AOI22D0BWP40               | 0.100 | 0.077 |   0.077 |    0.079 | 
     | sb_wide/U331                |              | ND2D2BWP40                 | 0.100 | 0.000 |   0.077 |    0.079 | 
     | sb_wide/U331                | A1 ^ -> ZN v | ND2D2BWP40                 | 0.139 | 0.140 |   0.218 |    0.219 | 
     | sb_wide/out_0_1_id1_reg_13_ |              | DFQD0BWP40                 | 0.139 | 0.004 |   0.221 |    0.223 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.135 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.134 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.095 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.092 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.040 | 
     | sb_wide/out_0_1_id1_reg_13_            |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_15_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[15]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.053
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.224
- Arrival Time                  0.222
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_3_1[15] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.003 | 
     | sb_wide/U35                 |              | AOI22D0BWP40               | 0.037 | 0.000 |   0.000 |    0.003 | 
     | sb_wide/U35                 | B1 v -> ZN ^ | AOI22D0BWP40               | 0.118 | 0.083 |   0.083 |    0.086 | 
     | sb_wide/U36                 |              | ND2D2BWP40                 | 0.118 | 0.000 |   0.083 |    0.086 | 
     | sb_wide/U36                 | A2 ^ -> ZN v | ND2D2BWP40                 | 0.135 | 0.135 |   0.218 |    0.221 | 
     | sb_wide/out_0_1_id1_reg_15_ |              | DFQD0BWP40                 | 0.135 | 0.004 |   0.222 |    0.224 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.136 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.135 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.096 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.093 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.041 | 
     | sb_wide/out_0_1_id1_reg_15_            |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin sb_wide/out_2_0_id1_reg_13_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_0[13]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.036
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.246
- Arrival Time                  0.243
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_0[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.003 | 
     | sb_wide/U881                |              | AOI22D1BWP40               | 0.046 | 0.000 |   0.000 |    0.003 | 
     | sb_wide/U881                | B1 v -> ZN ^ | AOI22D1BWP40               | 0.126 | 0.127 |   0.127 |    0.130 | 
     | sb_wide/U883                |              | ND2D1BWP40                 | 0.126 | 0.000 |   0.127 |    0.130 | 
     | sb_wide/U883                | A1 ^ -> ZN v | ND2D1BWP40                 | 0.114 | 0.115 |   0.242 |    0.245 | 
     | sb_wide/out_2_0_id1_reg_13_ |              | DFQD2BWP40                 | 0.114 | 0.001 |   0.243 |    0.246 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.136 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.135 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.092 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.042 | 0.007 |  -0.083 |   -0.086 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.045 | 0.050 |  -0.033 |   -0.036 | 
     | sb_wide/out_2_0_id1_reg_13_            |             | DFQD2BWP40   | 0.045 | 0.000 |  -0.033 |   -0.036 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_12_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[12]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.024
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.258
- Arrival Time                  0.254
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_1[12] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.003 | 
     | sb_wide/U509                |              | AOI22D1BWP40               | 0.040 | 0.000 |   0.000 |    0.003 | 
     | sb_wide/U509                | B2 v -> ZN ^ | AOI22D1BWP40               | 0.196 | 0.180 |   0.180 |    0.183 | 
     | sb_wide/U511                |              | ND2D2BWP40                 | 0.196 | 0.000 |   0.180 |    0.183 | 
     | sb_wide/U511                | A1 ^ -> ZN v | ND2D2BWP40                 | 0.080 | 0.074 |   0.254 |    0.257 | 
     | sb_wide/out_3_1_id1_reg_12_ |              | DFQD2BWP40                 | 0.080 | 0.000 |   0.254 |    0.258 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.137 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.135 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.093 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.090 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.053 |  -0.033 |   -0.037 | 
     | sb_wide/out_3_1_id1_reg_12_            |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.033 |   -0.036 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_1_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[1]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.050
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.228
- Arrival Time                  0.224
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[1] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.004 | 
     | sb_wide/U414               |              | AOI22D0BWP40               | 0.049 | 0.000 |   0.000 |    0.004 | 
     | sb_wide/U414               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.119 | 0.090 |   0.090 |    0.093 | 
     | sb_wide/U415               |              | ND2D2BWP40                 | 0.119 | 0.000 |   0.090 |    0.093 | 
     | sb_wide/U415               | A2 ^ -> ZN v | ND2D2BWP40                 | 0.124 | 0.132 |   0.221 |    0.225 | 
     | sb_wide/out_0_1_id1_reg_1_ |              | DFQD0BWP40                 | 0.125 | 0.003 |   0.224 |    0.228 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.137 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.136 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.097 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.094 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.042 | 
     | sb_wide/out_0_1_id1_reg_1_             |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_9_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[9]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.043
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.235
- Arrival Time                  0.231
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[9] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.004 | 
     | sb_wide/U266               |              | AOI22D0BWP40               | 0.035 | 0.000 |   0.000 |    0.004 | 
     | sb_wide/U266               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.115 | 0.086 |   0.086 |    0.090 | 
     | sb_wide/U267               |              | ND2D2BWP40                 | 0.115 | 0.000 |   0.086 |    0.090 | 
     | sb_wide/U267               | A2 ^ -> ZN v | ND2D2BWP40                 | 0.144 | 0.140 |   0.227 |    0.230 | 
     | sb_wide/out_0_1_id1_reg_9_ |              | DFQD2BWP40                 | 0.144 | 0.004 |   0.231 |    0.235 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.137 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.136 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.097 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.094 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.042 | 
     | sb_wide/out_0_1_id1_reg_9_             |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.037 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_7_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[7]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.057
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.221
- Arrival Time                  0.217
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[7] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.004 | 
     | sb_wide/U410               |              | AOI22D0BWP40               | 0.034 | 0.000 |   0.000 |    0.004 | 
     | sb_wide/U410               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.098 | 0.076 |   0.076 |    0.080 | 
     | sb_wide/U411               |              | ND2D2BWP40                 | 0.098 | 0.000 |   0.076 |    0.080 | 
     | sb_wide/U411               | A2 ^ -> ZN v | ND2D2BWP40                 | 0.146 | 0.136 |   0.213 |    0.217 | 
     | sb_wide/out_0_1_id1_reg_7_ |              | DFQD0BWP40                 | 0.147 | 0.005 |   0.217 |    0.221 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.137 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.136 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.097 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.094 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.042 | 
     | sb_wide/out_0_1_id1_reg_7_             |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.041 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_9_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[9]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.254
- Arrival Time                  0.249
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_1[9] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.005 | 
     | sb_wide/U301               |              | AOI22D0BWP40               | 0.039 | 0.000 |   0.000 |    0.005 | 
     | sb_wide/U301               | B2 v -> ZN ^ | AOI22D0BWP40               | 0.224 | 0.160 |   0.160 |    0.165 | 
     | sb_wide/U303               |              | CKND2D2BWP40               | 0.224 | 0.000 |   0.160 |    0.165 | 
     | sb_wide/U303               | A1 ^ -> ZN v | CKND2D2BWP40               | 0.094 | 0.088 |   0.248 |    0.253 | 
     | sb_wide/out_3_1_id1_reg_9_ |              | DFQD2BWP40                 | 0.094 | 0.000 |   0.249 |    0.254 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.139 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.137 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.095 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.092 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.053 |  -0.033 |   -0.039 | 
     | sb_wide/out_3_1_id1_reg_9_             |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.033 |   -0.038 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin sb_wide/out_3_4_id1_reg_12_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_4[12]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.031
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.246
- Arrival Time                  0.241
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_4[12] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.005 | 
     | sb_wide/U1093               |              | AOI22D0BWP40               | 0.053 | 0.000 |   0.000 |    0.005 | 
     | sb_wide/U1093               | B2 v -> ZN ^ | AOI22D0BWP40               | 0.146 | 0.136 |   0.136 |    0.141 | 
     | sb_wide/U1095               |              | ND2D1BWP40                 | 0.146 | 0.000 |   0.136 |    0.141 | 
     | sb_wide/U1095               | A1 ^ -> ZN v | ND2D1BWP40                 | 0.095 | 0.104 |   0.241 |    0.246 | 
     | sb_wide/out_3_4_id1_reg_12_ |              | DFQD2BWP40                 | 0.095 | 0.000 |   0.241 |    0.246 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.139 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.137 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.095 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.002 |  -0.088 |   -0.093 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.045 | 0.050 |  -0.038 |   -0.044 | 
     | sb_wide/out_3_4_id1_reg_12_            |             | DFQD2BWP40   | 0.045 | 0.000 |  -0.038 |   -0.043 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_6_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[6]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.033
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.250
- Arrival Time                  0.243
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_1[6] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.007 | 
     | sb_wide/U721               |              | AOI22D1BWP40               | 0.031 | 0.000 |   0.000 |    0.007 | 
     | sb_wide/U721               | B2 v -> ZN ^ | AOI22D1BWP40               | 0.141 | 0.123 |   0.123 |    0.129 | 
     | sb_wide/U723               |              | ND2D1BWP40                 | 0.141 | 0.000 |   0.123 |    0.130 | 
     | sb_wide/U723               | A1 ^ -> ZN v | ND2D1BWP40                 | 0.108 | 0.119 |   0.242 |    0.249 | 
     | sb_wide/out_3_1_id1_reg_6_ |              | DFQD2BWP40                 | 0.108 | 0.000 |   0.243 |    0.250 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.140 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.139 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.096 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.093 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.053 |  -0.033 |   -0.040 | 
     | sb_wide/out_3_1_id1_reg_6_             |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.033 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_14_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[14]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.045
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.233
- Arrival Time                  0.226
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_1[14] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.007 | 
     | sb_wide/U613                |              | AOI22D0BWP40               | 0.041 | 0.000 |   0.000 |    0.007 | 
     | sb_wide/U613                | B1 v -> ZN ^ | AOI22D0BWP40               | 0.097 | 0.077 |   0.077 |    0.084 | 
     | sb_wide/U615                |              | ND2D2BWP40                 | 0.097 | 0.000 |   0.077 |    0.084 | 
     | sb_wide/U615                | A1 ^ -> ZN v | ND2D2BWP40                 | 0.150 | 0.145 |   0.221 |    0.228 | 
     | sb_wide/out_0_1_id1_reg_14_ |              | DFQD2BWP40                 | 0.150 | 0.005 |   0.226 |    0.233 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.140 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.139 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.100 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.097 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.045 | 
     | sb_wide/out_0_1_id1_reg_14_            |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.037 |   -0.044 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_7_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_4[7]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.258
- Arrival Time                  0.251
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_4[7] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.007 | 
     | sb_wide/U1025              |              | AOI22D0BWP40               | 0.056 | 0.000 |   0.000 |    0.007 | 
     | sb_wide/U1025              | B1 v -> ZN ^ | AOI22D0BWP40               | 0.176 | 0.157 |   0.157 |    0.165 | 
     | sb_wide/U1027              |              | CKND2D2BWP40               | 0.176 | 0.000 |   0.158 |    0.165 | 
     | sb_wide/U1027              | A1 ^ -> ZN v | CKND2D2BWP40               | 0.089 | 0.092 |   0.250 |    0.257 | 
     | sb_wide/out_2_4_id1_reg_7_ |              | DFQD2BWP40                 | 0.089 | 0.001 |   0.251 |    0.258 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.141 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.139 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.097 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.086 |   -0.094 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.055 |  -0.032 |   -0.039 | 
     | sb_wide/out_2_4_id1_reg_7_             |             | DFQD2BWP40   | 0.054 | 0.000 |  -0.031 |   -0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_12_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_4[12]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.026
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.259
- Arrival Time                  0.251
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_4[12] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.007 | 
     | sb_wide/U1137               |              | AOI22D0BWP40               | 0.053 | 0.000 |   0.000 |    0.007 | 
     | sb_wide/U1137               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.174 | 0.155 |   0.155 |    0.162 | 
     | sb_wide/U1139               |              | CKND2D2BWP40               | 0.174 | 0.000 |   0.155 |    0.162 | 
     | sb_wide/U1139               | A1 ^ -> ZN v | CKND2D2BWP40               | 0.088 | 0.095 |   0.250 |    0.258 | 
     | sb_wide/out_2_4_id1_reg_12_ |              | DFQD2BWP40                 | 0.088 | 0.001 |   0.251 |    0.259 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.141 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.139 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.097 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.086 |   -0.094 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.055 |  -0.032 |   -0.039 | 
     | sb_wide/out_2_4_id1_reg_12_            |             | DFQD2BWP40   | 0.054 | 0.001 |  -0.031 |   -0.038 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_3_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[3]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.040
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.238
- Arrival Time                  0.230
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[3] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.007 | 
     | sb_wide/U478               |              | AOI22D0BWP40               | 0.033 | 0.000 |   0.000 |    0.007 | 
     | sb_wide/U478               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.129 | 0.089 |   0.088 |    0.096 | 
     | sb_wide/U479               |              | CKND2D2BWP40               | 0.129 | 0.000 |   0.089 |    0.096 | 
     | sb_wide/U479               | A2 ^ -> ZN v | CKND2D2BWP40               | 0.135 | 0.137 |   0.226 |    0.233 | 
     | sb_wide/out_0_1_id1_reg_3_ |              | DFQD2BWP40                 | 0.135 | 0.004 |   0.230 |    0.238 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.141 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.140 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.101 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.097 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.045 | 
     | sb_wide/out_0_1_id1_reg_3_             |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.037 |   -0.045 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin sb_wide/out_3_0_id1_reg_8_/CP 
Endpoint:   sb_wide/out_3_0_id1_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_0[8]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.035
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.243
- Arrival Time                  0.235
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_0[8] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.008 | 
     | sb_wide/U557               |              | AOI22D0BWP40               | 0.033 | 0.000 |   0.000 |    0.008 | 
     | sb_wide/U557               | B2 v -> ZN ^ | AOI22D0BWP40               | 0.126 | 0.111 |   0.111 |    0.119 | 
     | sb_wide/U559               |              | ND2D1BWP40                 | 0.126 | 0.000 |   0.112 |    0.119 | 
     | sb_wide/U559               | A1 ^ -> ZN v | ND2D1BWP40                 | 0.108 | 0.123 |   0.235 |    0.243 | 
     | sb_wide/out_3_0_id1_reg_8_ |              | DFQD2BWP40                 | 0.108 | 0.000 |   0.235 |    0.243 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.141 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.140 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.097 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.095 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.043 | 0.049 |  -0.038 |   -0.045 | 
     | sb_wide/out_3_0_id1_reg_8_             |             | DFQD2BWP40   | 0.043 | 0.001 |  -0.037 |   -0.045 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin sb_wide/out_0_3_id1_reg_8_/CP 
Endpoint:   sb_wide/out_0_3_id1_reg_8_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_3[8]            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.051
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.231
- Arrival Time                  0.223
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_3[8] ^  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.009 | 
     | sb_wide/U502               |              | AOI22D0BWP40               | 0.087 | 0.000 |   0.000 |    0.009 | 
     | sb_wide/U502               | B1 ^ -> ZN v | AOI22D0BWP40               | 0.125 | 0.067 |   0.067 |    0.075 | 
     | sb_wide/U503               |              | ND2D1BWP40                 | 0.125 | 0.000 |   0.067 |    0.075 | 
     | sb_wide/U503               | A2 v -> ZN ^ | ND2D1BWP40                 | 0.155 | 0.155 |   0.221 |    0.230 | 
     | sb_wide/out_0_3_id1_reg_8_ |              | DFQD2BWP40                 | 0.155 | 0.001 |   0.223 |    0.231 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.142 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.141 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.102 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |             | CKLNQD2BWP40 | 0.035 | 0.004 |  -0.090 |   -0.098 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.066 | 0.056 |  -0.034 |   -0.042 | 
     | sb_wide/out_0_3_id1_reg_8_             |             | DFQD2BWP40   | 0.066 | 0.001 |  -0.033 |   -0.042 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_8_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[8]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.039
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.239
- Arrival Time                  0.229
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[8] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.009 | 
     | sb_wide/U514               |              | AOI22D0BWP40               | 0.041 | 0.000 |   0.000 |    0.009 | 
     | sb_wide/U514               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.128 | 0.091 |   0.091 |    0.100 | 
     | sb_wide/U515               |              | ND2D2BWP40                 | 0.128 | 0.000 |   0.091 |    0.101 | 
     | sb_wide/U515               | A2 ^ -> ZN v | ND2D2BWP40                 | 0.131 | 0.134 |   0.226 |    0.235 | 
     | sb_wide/out_0_1_id1_reg_8_ |              | DFQD2BWP40                 | 0.131 | 0.004 |   0.229 |    0.239 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.143 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.142 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.103 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.099 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.047 | 
     | sb_wide/out_0_1_id1_reg_8_             |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.037 |   -0.046 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_6_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[6]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.053
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.225
- Arrival Time                  0.216
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[6] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.009 | 
     | sb_wide/U710               |              | AOI22D1BWP40               | 0.034 | 0.000 |   0.000 |    0.009 | 
     | sb_wide/U710               | B1 v -> ZN ^ | AOI22D1BWP40               | 0.110 | 0.084 |   0.084 |    0.094 | 
     | sb_wide/U711               |              | ND2D2BWP40                 | 0.110 | 0.000 |   0.084 |    0.094 | 
     | sb_wide/U711               | A2 ^ -> ZN v | ND2D2BWP40                 | 0.133 | 0.127 |   0.211 |    0.221 | 
     | sb_wide/out_0_1_id1_reg_6_ |              | DFQD0BWP40                 | 0.133 | 0.005 |   0.216 |    0.225 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.143 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.142 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.103 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.099 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.047 | 
     | sb_wide/out_0_1_id1_reg_6_             |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.046 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin sb_wide/out_3_2_id1_reg_5_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_2[5]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.047
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.236
- Arrival Time                  0.224
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_2[5] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.012 | 
     | sb_wide/U441               |              | AOI22D1BWP40               | 0.042 | 0.000 |   0.000 |    0.012 | 
     | sb_wide/U441               | B2 v -> ZN ^ | AOI22D1BWP40               | 0.066 | 0.072 |   0.072 |    0.084 | 
     | sb_wide/U443               |              | ND2D0BWP40                 | 0.066 | 0.000 |   0.072 |    0.084 | 
     | sb_wide/U443               | A1 ^ -> ZN v | ND2D0BWP40                 | 0.162 | 0.152 |   0.224 |    0.235 | 
     | sb_wide/out_3_2_id1_reg_5_ |              | DFQD2BWP40                 | 0.162 | 0.000 |   0.224 |    0.236 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.145 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.144 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.102 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.098 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.054 |  -0.033 |   -0.044 | 
     | sb_wide/out_3_2_id1_reg_5_             |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.032 |   -0.044 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin sb_wide/out_3_4_id1_reg_13_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_4[13]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.031
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.245
- Arrival Time                  0.233
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_4[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.012 | 
     | sb_wide/U789                |              | AOI22D1BWP40               | 0.050 | 0.000 |   0.000 |    0.012 | 
     | sb_wide/U789                | B2 v -> ZN ^ | AOI22D1BWP40               | 0.116 | 0.127 |   0.127 |    0.139 | 
     | sb_wide/U791                |              | ND2D1BWP40                 | 0.116 | 0.000 |   0.127 |    0.139 | 
     | sb_wide/U791                | A1 ^ -> ZN v | ND2D1BWP40                 | 0.097 | 0.106 |   0.233 |    0.245 | 
     | sb_wide/out_3_4_id1_reg_13_ |              | DFQD2BWP40                 | 0.097 | 0.000 |   0.233 |    0.245 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.146 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.144 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.102 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.002 |  -0.088 |   -0.100 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.045 | 0.050 |  -0.038 |   -0.051 | 
     | sb_wide/out_3_4_id1_reg_13_            |             | DFQD2BWP40   | 0.045 | 0.000 |  -0.038 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_2_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[2]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.052
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.226
- Arrival Time                  0.213
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[2] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.012 | 
     | sb_wide/U738               |              | AOI22D0BWP40               | 0.033 | 0.000 |   0.000 |    0.012 | 
     | sb_wide/U738               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.098 | 0.077 |   0.077 |    0.089 | 
     | sb_wide/U739               |              | ND2D2BWP40                 | 0.098 | 0.000 |   0.077 |    0.089 | 
     | sb_wide/U739               | A2 ^ -> ZN v | ND2D2BWP40                 | 0.131 | 0.132 |   0.209 |    0.222 | 
     | sb_wide/out_0_1_id1_reg_2_ |              | DFQD0BWP40                 | 0.131 | 0.004 |   0.213 |    0.226 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.146 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.145 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.106 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.103 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.050 | 
     | sb_wide/out_0_1_id1_reg_2_             |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin sb_wide/out_2_3_id1_reg_8_/CP 
Endpoint:   sb_wide/out_2_3_id1_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_3[8]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.257
- Arrival Time                  0.242
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_3[8] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.016 | 
     | sb_wide/U1245              |              | AOI22D0BWP40               | 0.044 | 0.000 |   0.000 |    0.016 | 
     | sb_wide/U1245              | B1 v -> ZN ^ | AOI22D0BWP40               | 0.162 | 0.154 |   0.154 |    0.170 | 
     | sb_wide/U1247              |              | ND2D1BWP40                 | 0.162 | 0.000 |   0.154 |    0.170 | 
     | sb_wide/U1247              | A1 ^ -> ZN v | ND2D1BWP40                 | 0.086 | 0.087 |   0.241 |    0.257 | 
     | sb_wide/out_2_3_id1_reg_8_ |              | DFQD2BWP40                 | 0.086 | 0.000 |   0.242 |    0.257 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.149 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.147 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.105 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.102 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.054 |  -0.033 |   -0.048 | 
     | sb_wide/out_2_3_id1_reg_8_             |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.032 |   -0.048 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin sb_wide/out_3_2_id1_reg_9_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_2[9]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.256
- Arrival Time                  0.239
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_2[9] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.017 | 
     | sb_wide/U337               |              | AOI22D1BWP40               | 0.040 | 0.000 |   0.000 |    0.017 | 
     | sb_wide/U337               | B2 v -> ZN ^ | AOI22D1BWP40               | 0.143 | 0.142 |   0.142 |    0.159 | 
     | sb_wide/U339               |              | ND2D1BWP40                 | 0.143 | 0.001 |   0.142 |    0.159 | 
     | sb_wide/U339               | A1 ^ -> ZN v | ND2D1BWP40                 | 0.093 | 0.096 |   0.238 |    0.255 | 
     | sb_wide/out_3_2_id1_reg_9_ |              | DFQD2BWP40                 | 0.093 | 0.000 |   0.239 |    0.256 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.151 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.149 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.107 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.104 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.054 |  -0.033 |   -0.050 | 
     | sb_wide/out_3_2_id1_reg_9_             |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.032 |   -0.049 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin sb_wide/out_2_0_id1_reg_9_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_0[9]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.255
- Arrival Time                  0.236
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_0[9] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.019 | 
     | sb_wide/U921               |              | AOI22D1BWP40               | 0.033 | 0.000 |   0.000 |    0.019 | 
     | sb_wide/U921               | B1 v -> ZN ^ | AOI22D1BWP40               | 0.158 | 0.144 |   0.144 |    0.162 | 
     | sb_wide/U923               |              | ND2D2BWP40                 | 0.158 | 0.001 |   0.144 |    0.163 | 
     | sb_wide/U923               | A1 ^ -> ZN v | ND2D2BWP40                 | 0.085 | 0.091 |   0.235 |    0.254 | 
     | sb_wide/out_2_0_id1_reg_9_ |              | DFQD2BWP40                 | 0.085 | 0.001 |   0.236 |    0.255 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.152 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.150 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.108 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.042 | 0.007 |  -0.083 |   -0.102 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.045 | 0.050 |  -0.033 |   -0.052 | 
     | sb_wide/out_2_0_id1_reg_9_             |             | DFQD2BWP40   | 0.045 | 0.000 |  -0.033 |   -0.051 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin sb_wide/out_2_0_id1_reg_10_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_0[10]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.256
- Arrival Time                  0.236
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_0[10] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.019 | 
     | sb_wide/U1209               |              | AOI22D1BWP40               | 0.036 | 0.000 |   0.000 |    0.019 | 
     | sb_wide/U1209               | B1 v -> ZN ^ | AOI22D1BWP40               | 0.156 | 0.145 |   0.145 |    0.165 | 
     | sb_wide/U1211               |              | CKND2D2BWP40               | 0.156 | 0.001 |   0.146 |    0.165 | 
     | sb_wide/U1211               | A1 ^ -> ZN v | CKND2D2BWP40               | 0.081 | 0.091 |   0.236 |    0.256 | 
     | sb_wide/out_2_0_id1_reg_10_ |              | DFQD2BWP40                 | 0.081 | 0.000 |   0.236 |    0.256 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.153 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.151 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.109 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.042 | 0.007 |  -0.083 |   -0.102 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.045 | 0.050 |  -0.033 |   -0.052 | 
     | sb_wide/out_2_0_id1_reg_10_            |             | DFQD2BWP40   | 0.045 | 0.000 |  -0.033 |   -0.052 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_4_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[4]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.043
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.235
- Arrival Time                  0.214
= Slack Time                    0.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[4] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.020 | 
     | sb_wide/U674               |              | AOI22D1BWP40               | 0.037 | 0.000 |   0.000 |    0.020 | 
     | sb_wide/U674               | B1 v -> ZN ^ | AOI22D1BWP40               | 0.132 | 0.096 |   0.096 |    0.116 | 
     | sb_wide/U675               |              | ND2D3BWP40                 | 0.132 | 0.001 |   0.097 |    0.117 | 
     | sb_wide/U675               | A2 ^ -> ZN v | ND2D3BWP40                 | 0.102 | 0.113 |   0.209 |    0.230 | 
     | sb_wide/out_0_1_id1_reg_4_ |              | DFQD0BWP40                 | 0.103 | 0.005 |   0.214 |    0.235 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.154 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.153 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.114 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.110 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.058 | 
     | sb_wide/out_0_1_id1_reg_4_             |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.057 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_4_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[4]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.030
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.252
- Arrival Time                  0.231
= Slack Time                    0.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_1[4] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.020 | 
     | sb_wide/U689               |              | AOI22D1BWP40               | 0.032 | 0.000 |   0.000 |    0.020 | 
     | sb_wide/U689               | B2 v -> ZN ^ | AOI22D1BWP40               | 0.124 | 0.124 |   0.124 |    0.144 | 
     | sb_wide/U691               |              | ND2D1BWP40                 | 0.124 | 0.000 |   0.124 |    0.144 | 
     | sb_wide/U691               | A1 ^ -> ZN v | ND2D1BWP40                 | 0.101 | 0.107 |   0.231 |    0.251 | 
     | sb_wide/out_3_1_id1_reg_4_ |              | DFQD2BWP40                 | 0.101 | 0.000 |   0.231 |    0.252 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.154 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.152 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.110 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.107 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.053 |  -0.033 |   -0.054 | 
     | sb_wide/out_3_1_id1_reg_4_             |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.033 |   -0.053 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin sb_wide/out_2_0_id1_reg_14_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_0[14]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.027
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.255
- Arrival Time                  0.235
= Slack Time                    0.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_0[14] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.021 | 
     | sb_wide/U1233               |              | AOI22D1BWP40               | 0.036 | 0.000 |   0.000 |    0.021 | 
     | sb_wide/U1233               | B1 v -> ZN ^ | AOI22D1BWP40               | 0.156 | 0.147 |   0.148 |    0.168 | 
     | sb_wide/U1235               |              | ND2D2BWP40                 | 0.156 | 0.001 |   0.148 |    0.169 | 
     | sb_wide/U1235               | A1 ^ -> ZN v | ND2D2BWP40                 | 0.082 | 0.086 |   0.234 |    0.255 | 
     | sb_wide/out_2_0_id1_reg_14_ |              | DFQD2BWP40                 | 0.082 | 0.001 |   0.235 |    0.255 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.154 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.153 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.110 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.042 | 0.007 |  -0.083 |   -0.104 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.045 | 0.050 |  -0.033 |   -0.054 | 
     | sb_wide/out_2_0_id1_reg_14_            |             | DFQD2BWP40   | 0.045 | 0.000 |  -0.033 |   -0.054 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin sb_wide/out_2_0_id1_reg_11_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_0[11]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.254
- Arrival Time                  0.233
= Slack Time                    0.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_0[11] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.021 | 
     | sb_wide/U909                |              | AOI22D1BWP40               | 0.036 | 0.000 |   0.000 |    0.021 | 
     | sb_wide/U909                | B1 v -> ZN ^ | AOI22D1BWP40               | 0.154 | 0.144 |   0.144 |    0.165 | 
     | sb_wide/U911                |              | ND2D2BWP40                 | 0.154 | 0.001 |   0.145 |    0.166 | 
     | sb_wide/U911                | A1 ^ -> ZN v | ND2D2BWP40                 | 0.086 | 0.088 |   0.232 |    0.253 | 
     | sb_wide/out_2_0_id1_reg_11_ |              | DFQD2BWP40                 | 0.086 | 0.001 |   0.233 |    0.254 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.154 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.153 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.111 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.042 | 0.007 |  -0.083 |   -0.104 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.045 | 0.050 |  -0.033 |   -0.054 | 
     | sb_wide/out_2_0_id1_reg_11_            |             | DFQD2BWP40   | 0.045 | 0.000 |  -0.033 |   -0.054 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin sb_wide/out_2_0_id1_reg_1_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_0[1]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.032
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.250
- Arrival Time                  0.228
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_0[1] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.022 | 
     | sb_wide/U1085              |              | AOI22D1BWP40               | 0.039 | 0.000 |   0.000 |    0.022 | 
     | sb_wide/U1085              | B1 v -> ZN ^ | AOI22D1BWP40               | 0.135 | 0.119 |   0.119 |    0.141 | 
     | sb_wide/U1087              |              | ND2D1BWP40                 | 0.135 | 0.000 |   0.119 |    0.141 | 
     | sb_wide/U1087              | A1 ^ -> ZN v | ND2D1BWP40                 | 0.101 | 0.108 |   0.227 |    0.249 | 
     | sb_wide/out_2_0_id1_reg_1_ |              | DFQD2BWP40                 | 0.101 | 0.000 |   0.228 |    0.250 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.155 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.154 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.111 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.042 | 0.007 |  -0.083 |   -0.105 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.045 | 0.050 |  -0.033 |   -0.055 | 
     | sb_wide/out_2_0_id1_reg_1_             |             | DFQD2BWP40   | 0.045 | 0.000 |  -0.033 |   -0.055 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin sb_wide/out_0_2_id1_reg_2_/CP 
Endpoint:   sb_wide/out_0_2_id1_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_2[2]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.035
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.244
- Arrival Time                  0.220
= Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_2[2] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.024 | 
     | sb_wide/U645               |              | AOI22D0BWP40               | 0.033 | 0.000 |   0.000 |    0.024 | 
     | sb_wide/U645               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.119 | 0.097 |   0.097 |    0.121 | 
     | sb_wide/U647               |              | CKND2D2BWP40               | 0.119 | 0.000 |   0.097 |    0.121 | 
     | sb_wide/U647               | A1 ^ -> ZN v | CKND2D2BWP40               | 0.119 | 0.121 |   0.218 |    0.241 | 
     | sb_wide/out_0_2_id1_reg_2_ |              | DFQD2BWP40                 | 0.119 | 0.002 |   0.220 |    0.244 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.157 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.156 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.117 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.004 |  -0.089 |   -0.113 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.052 |  -0.037 |   -0.061 | 
     | sb_wide/out_0_2_id1_reg_2_             |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.036 |   -0.060 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin sb_wide/out_0_3_id1_reg_5_/CP 
Endpoint:   sb_wide/out_0_3_id1_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_3[5]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.029
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.253
- Arrival Time                  0.229
= Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_3[5] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.024 | 
     | sb_wide/U402               |              | AOI22D0BWP40               | 0.047 | 0.000 |   0.000 |    0.024 | 
     | sb_wide/U402               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.128 | 0.109 |   0.109 |    0.134 | 
     | sb_wide/U403               |              | CKND2D2BWP40               | 0.128 | 0.000 |   0.109 |    0.134 | 
     | sb_wide/U403               | A2 ^ -> ZN v | CKND2D2BWP40               | 0.113 | 0.117 |   0.226 |    0.250 | 
     | sb_wide/out_0_3_id1_reg_5_ |              | DFQD2BWP40                 | 0.113 | 0.003 |   0.229 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.158 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.157 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.118 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch |             | CKLNQD2BWP40 | 0.035 | 0.004 |  -0.090 |   -0.114 | 
     | sb_wide/clk_gate_out_0_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.066 | 0.056 |  -0.034 |   -0.058 | 
     | sb_wide/out_0_3_id1_reg_5_             |             | DFQD2BWP40   | 0.066 | 0.001 |  -0.033 |   -0.057 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_5_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[5]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.034
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.248
- Arrival Time                  0.222
= Slack Time                    0.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_1[5] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.026 | 
     | sb_wide/U373               |              | AOI22D1BWP40               | 0.034 | 0.000 |   0.000 |    0.026 | 
     | sb_wide/U373               | B2 v -> ZN ^ | AOI22D1BWP40               | 0.125 | 0.113 |   0.113 |    0.138 | 
     | sb_wide/U375               |              | ND2D1BWP40                 | 0.125 | 0.000 |   0.113 |    0.139 | 
     | sb_wide/U375               | A1 ^ -> ZN v | ND2D1BWP40                 | 0.113 | 0.109 |   0.222 |    0.248 | 
     | sb_wide/out_3_1_id1_reg_5_ |              | DFQD2BWP40                 | 0.113 | 0.001 |   0.222 |    0.248 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.159 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.158 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.115 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.112 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.053 |  -0.033 |   -0.059 | 
     | sb_wide/out_3_1_id1_reg_5_             |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.033 |   -0.058 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_13_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_4[13]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.035
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.249
- Arrival Time                  0.223
= Slack Time                    0.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_4[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.026 | 
     | sb_wide/U905                |              | AOI22D1BWP40               | 0.050 | 0.000 |   0.000 |    0.026 | 
     | sb_wide/U905                | B1 v -> ZN ^ | AOI22D1BWP40               | 0.113 | 0.113 |   0.113 |    0.139 | 
     | sb_wide/U907                |              | CKND2D1BWP40               | 0.113 | 0.000 |   0.114 |    0.140 | 
     | sb_wide/U907                | A1 ^ -> ZN v | CKND2D1BWP40               | 0.120 | 0.108 |   0.222 |    0.248 | 
     | sb_wide/out_2_4_id1_reg_13_ |              | DFQD2BWP40                 | 0.120 | 0.001 |   0.223 |    0.249 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.160 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.158 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.116 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.086 |   -0.113 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.055 |  -0.032 |   -0.058 | 
     | sb_wide/out_2_4_id1_reg_13_            |             | DFQD2BWP40   | 0.054 | 0.001 |  -0.031 |   -0.057 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin sb_wide/out_1_2_id1_reg_3_/CP 
Endpoint:   sb_wide/out_1_2_id1_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_2[3]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.035
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.247
- Arrival Time                  0.221
= Slack Time                    0.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_2[3] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.027 | 
     | sb_wide/U998               |              | AOI22D0BWP40               | 0.046 | 0.000 |   0.000 |    0.027 | 
     | sb_wide/U998               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.120 | 0.106 |   0.106 |    0.133 | 
     | sb_wide/U999               |              | ND2D0BWP40                 | 0.120 | 0.000 |   0.106 |    0.133 | 
     | sb_wide/U999               | A2 ^ -> ZN v | ND2D0BWP40                 | 0.109 | 0.114 |   0.220 |    0.247 | 
     | sb_wide/out_1_2_id1_reg_3_ |              | DFQD2BWP40                 | 0.109 | 0.000 |   0.221 |    0.247 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.160 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.159 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.117 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.042 | 0.006 |  -0.084 |   -0.111 | 
     | sb_wide/clk_gate_out_1_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.046 | 0.050 |  -0.034 |   -0.061 | 
     | sb_wide/out_1_2_id1_reg_3_             |             | DFQD2BWP40   | 0.046 | 0.001 |  -0.033 |   -0.060 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin sb_wide/out_3_4_id1_reg_1_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_4[1]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.037
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.240
- Arrival Time                  0.213
= Slack Time                    0.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_4[1] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.027 | 
     | sb_wide/U805               |              | AOI22D1BWP40               | 0.053 | 0.000 |   0.000 |    0.027 | 
     | sb_wide/U805               | B2 v -> ZN ^ | AOI22D1BWP40               | 0.142 | 0.139 |   0.139 |    0.165 | 
     | sb_wide/U807               |              | ND2D1BWP40                 | 0.142 | 0.000 |   0.139 |    0.166 | 
     | sb_wide/U807               | A1 ^ -> ZN v | ND2D1BWP40                 | 0.074 | 0.074 |   0.213 |    0.240 | 
     | sb_wide/out_3_4_id1_reg_1_ |              | DFQD0BWP40                 | 0.074 | 0.000 |   0.213 |    0.240 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.161 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.159 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.117 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.002 |  -0.088 |   -0.115 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.045 | 0.050 |  -0.038 |   -0.065 | 
     | sb_wide/out_3_4_id1_reg_1_             |             | DFQD0BWP40   | 0.045 | 0.000 |  -0.038 |   -0.065 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin sb_wide/out_2_3_id1_reg_4_/CP 
Endpoint:   sb_wide/out_2_3_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_3[4]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.256
- Arrival Time                  0.229
= Slack Time                    0.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_3[4] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.027 | 
     | sb_wide/U1285              |              | AOI22D0BWP40               | 0.044 | 0.000 |   0.000 |    0.027 | 
     | sb_wide/U1285              | B1 v -> ZN ^ | AOI22D0BWP40               | 0.155 | 0.137 |   0.137 |    0.164 | 
     | sb_wide/U1287              |              | ND2D1BWP40                 | 0.155 | 0.000 |   0.138 |    0.165 | 
     | sb_wide/U1287              | A1 ^ -> ZN v | ND2D1BWP40                 | 0.089 | 0.091 |   0.229 |    0.256 | 
     | sb_wide/out_2_3_id1_reg_4_ |              | DFQD2BWP40                 | 0.089 | 0.000 |   0.229 |    0.256 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.161 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.159 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.117 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.114 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.054 |  -0.033 |   -0.060 | 
     | sb_wide/out_2_3_id1_reg_4_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.032 |   -0.059 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_11_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[11]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.034
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.248
- Arrival Time                  0.220
= Slack Time                    0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_1[11] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.028 | 
     | sb_wide/U333                |              | AOI22D1BWP40               | 0.038 | 0.000 |   0.000 |    0.028 | 
     | sb_wide/U333                | B2 v -> ZN ^ | AOI22D1BWP40               | 0.110 | 0.108 |   0.108 |    0.136 | 
     | sb_wide/U335                |              | ND2D1BWP40                 | 0.110 | 0.000 |   0.108 |    0.136 | 
     | sb_wide/U335                | A1 ^ -> ZN v | ND2D1BWP40                 | 0.114 | 0.112 |   0.219 |    0.247 | 
     | sb_wide/out_3_1_id1_reg_11_ |              | DFQD2BWP40                 | 0.114 | 0.001 |   0.220 |    0.248 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.162 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.160 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.118 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.115 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.053 |  -0.033 |   -0.062 | 
     | sb_wide/out_3_1_id1_reg_11_            |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.033 |   -0.061 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin sb_wide/out_3_4_id1_reg_3_/CP 
Endpoint:   sb_wide/out_3_4_id1_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_4[3]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.028
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.249
- Arrival Time                  0.221
= Slack Time                    0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_4[3] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.028 | 
     | sb_wide/U801               |              | AOI22D0BWP40               | 0.051 | 0.000 |   0.000 |    0.028 | 
     | sb_wide/U801               | B2 v -> ZN ^ | AOI22D0BWP40               | 0.145 | 0.136 |   0.136 |    0.164 | 
     | sb_wide/U803               |              | ND2D1BWP40                 | 0.145 | 0.000 |   0.136 |    0.164 | 
     | sb_wide/U803               | A1 ^ -> ZN v | ND2D1BWP40                 | 0.084 | 0.085 |   0.221 |    0.249 | 
     | sb_wide/out_3_4_id1_reg_3_ |              | DFQD2BWP40                 | 0.084 | 0.000 |   0.221 |    0.249 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.162 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.160 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.118 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.002 |  -0.088 |   -0.116 | 
     | sb_wide/clk_gate_out_3_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.045 | 0.050 |  -0.038 |   -0.067 | 
     | sb_wide/out_3_4_id1_reg_3_             |             | DFQD2BWP40   | 0.045 | 0.000 |  -0.038 |   -0.066 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin sb_wide/out_0_2_id1_reg_13_/CP 
Endpoint:   sb_wide/out_0_2_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_2[13]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.032
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.247
- Arrival Time                  0.219
= Slack Time                    0.029
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_2[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.029 | 
     | sb_wide/U313                |              | AOI22D0BWP40               | 0.038 | 0.000 |   0.000 |    0.029 | 
     | sb_wide/U313                | B1 v -> ZN ^ | AOI22D0BWP40               | 0.134 | 0.112 |   0.112 |    0.141 | 
     | sb_wide/U315                |              | CKND2D2BWP40               | 0.134 | 0.000 |   0.112 |    0.141 | 
     | sb_wide/U315                | A1 ^ -> ZN v | CKND2D2BWP40               | 0.107 | 0.104 |   0.216 |    0.245 | 
     | sb_wide/out_0_2_id1_reg_13_ |              | DFQD2BWP40                 | 0.107 | 0.002 |   0.219 |    0.247 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.162 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.161 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.122 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.004 |  -0.089 |   -0.118 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.052 |  -0.037 |   -0.066 | 
     | sb_wide/out_0_2_id1_reg_13_            |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.036 |   -0.065 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin sb_wide/out_2_0_id1_reg_12_/CP 
Endpoint:   sb_wide/out_2_0_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_0[12]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.026
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.256
- Arrival Time                  0.227
= Slack Time                    0.029
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_0[12] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.029 | 
     | sb_wide/U1205               |              | AOI22D1BWP40               | 0.039 | 0.000 |   0.000 |    0.029 | 
     | sb_wide/U1205               | B1 v -> ZN ^ | AOI22D1BWP40               | 0.153 | 0.143 |   0.143 |    0.172 | 
     | sb_wide/U1207               |              | ND2D2BWP40                 | 0.153 | 0.000 |   0.144 |    0.173 | 
     | sb_wide/U1207               | A1 ^ -> ZN v | ND2D2BWP40                 | 0.081 | 0.082 |   0.226 |    0.255 | 
     | sb_wide/out_2_0_id1_reg_12_ |              | DFQD2BWP40                 | 0.081 | 0.001 |   0.227 |    0.256 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.162 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.161 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.119 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.042 | 0.007 |  -0.083 |   -0.112 | 
     | sb_wide/clk_gate_out_2_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.045 | 0.050 |  -0.033 |   -0.062 | 
     | sb_wide/out_2_0_id1_reg_12_            |             | DFQD2BWP40   | 0.045 | 0.000 |  -0.033 |   -0.062 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_14_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_4[14]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.034
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.250
- Arrival Time                  0.220
= Slack Time                    0.030
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_4[14] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.030 | 
     | sb_wide/U1145               |              | AOI22D0BWP40               | 0.063 | 0.000 |   0.000 |    0.030 | 
     | sb_wide/U1145               | B1 v -> ZN ^ | AOI22D0BWP40               | 0.126 | 0.112 |   0.112 |    0.142 | 
     | sb_wide/U1147               |              | ND2D1BWP40                 | 0.126 | 0.000 |   0.112 |    0.142 | 
     | sb_wide/U1147               | A1 ^ -> ZN v | ND2D1BWP40                 | 0.116 | 0.107 |   0.219 |    0.249 | 
     | sb_wide/out_2_4_id1_reg_14_ |              | DFQD2BWP40                 | 0.116 | 0.001 |   0.220 |    0.250 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.163 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.162 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.120 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.086 |   -0.116 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.055 |  -0.032 |   -0.062 | 
     | sb_wide/out_2_4_id1_reg_14_            |             | DFQD2BWP40   | 0.054 | 0.000 |  -0.031 |   -0.061 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin sb_wide/out_1_4_id1_reg_13_/CP 
Endpoint:   sb_wide/out_1_4_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_4[13]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.035
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.248
- Arrival Time                  0.219
= Slack Time                    0.030
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_3_4[13] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.030 | 
     | sb_wide/U822                |              | AOI22D0BWP40               | 0.042 | 0.000 |   0.000 |    0.030 | 
     | sb_wide/U822                | B1 v -> ZN ^ | AOI22D0BWP40               | 0.102 | 0.086 |   0.086 |    0.116 | 
     | sb_wide/U823                |              | ND2D0BWP40                 | 0.102 | 0.000 |   0.086 |    0.116 | 
     | sb_wide/U823                | A2 ^ -> ZN v | ND2D0BWP40                 | 0.138 | 0.132 |   0.218 |    0.248 | 
     | sb_wide/out_1_4_id1_reg_13_ |              | DFQD2BWP40                 | 0.138 | 0.000 |   0.219 |    0.248 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.163 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.162 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.123 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch |             | CKLNQD2BWP40 | 0.035 | 0.004 |  -0.089 |   -0.119 | 
     | sb_wide/clk_gate_out_1_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.068 | 0.057 |  -0.032 |   -0.062 | 
     | sb_wide/out_1_4_id1_reg_13_            |             | DFQD2BWP40   | 0.068 | 0.000 |  -0.031 |   -0.061 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_0_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[0]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.028
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.254
- Arrival Time                  0.224
= Slack Time                    0.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_1[0] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.031 | 
     | sb_wide/U745               |              | AOI22D1BWP40               | 0.033 | 0.000 |   0.000 |    0.031 | 
     | sb_wide/U745               | B1 v -> ZN ^ | AOI22D1BWP40               | 0.144 | 0.125 |   0.126 |    0.156 | 
     | sb_wide/U747               |              | ND2D1BWP40                 | 0.144 | 0.000 |   0.126 |    0.157 | 
     | sb_wide/U747               | A1 ^ -> ZN v | ND2D1BWP40                 | 0.093 | 0.097 |   0.223 |    0.254 | 
     | sb_wide/out_3_1_id1_reg_0_ |              | DFQD2BWP40                 | 0.093 | 0.000 |   0.224 |    0.254 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.164 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.163 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.120 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.117 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.053 |  -0.033 |   -0.064 | 
     | sb_wide/out_3_1_id1_reg_0_             |             | DFQD2BWP40   | 0.051 | 0.001 |  -0.033 |   -0.063 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin sb_wide/out_3_0_id1_reg_1_/CP 
Endpoint:   sb_wide/out_3_0_id1_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_0[1]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.037
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.241
- Arrival Time                  0.210
= Slack Time                    0.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_0[1] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.031 | 
     | sb_wide/U449               |              | AOI22D1BWP40               | 0.039 | 0.000 |   0.000 |    0.031 | 
     | sb_wide/U449               | B2 v -> ZN ^ | AOI22D1BWP40               | 0.099 | 0.094 |   0.095 |    0.125 | 
     | sb_wide/U451               |              | ND2D1BWP40                 | 0.099 | 0.000 |   0.095 |    0.126 | 
     | sb_wide/U451               | A1 ^ -> ZN v | ND2D1BWP40                 | 0.114 | 0.115 |   0.209 |    0.240 | 
     | sb_wide/out_3_0_id1_reg_1_ |              | DFQD2BWP40                 | 0.114 | 0.001 |   0.210 |    0.241 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.165 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.163 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.121 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.118 | 
     | sb_wide/clk_gate_out_3_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.043 | 0.049 |  -0.038 |   -0.069 | 
     | sb_wide/out_3_0_id1_reg_1_             |             | DFQD2BWP40   | 0.043 | 0.001 |  -0.037 |   -0.068 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_0_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_0_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[0]            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.037
- Setup                         0.054
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.224
- Arrival Time                  0.193
= Slack Time                    0.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[0] ^  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.031 | 
     | sb_wide/U750               |              | AOI22D0BWP40               | 0.060 | 0.000 |   0.000 |    0.031 | 
     | sb_wide/U750               | B1 ^ -> ZN v | AOI22D0BWP40               | 0.134 | 0.060 |   0.060 |    0.091 | 
     | sb_wide/U751               |              | CKND2D2BWP40               | 0.134 | 0.000 |   0.060 |    0.092 | 
     | sb_wide/U751               | A2 v -> ZN ^ | CKND2D2BWP40               | 0.115 | 0.131 |   0.191 |    0.222 | 
     | sb_wide/out_0_1_id1_reg_0_ |              | DFQD0BWP40                 | 0.115 | 0.002 |   0.193 |    0.224 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.165 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.164 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.124 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.003 |  -0.090 |   -0.121 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.051 | 0.052 |  -0.038 |   -0.069 | 
     | sb_wide/out_0_1_id1_reg_0_             |             | DFQD0BWP40   | 0.051 | 0.001 |  -0.037 |   -0.068 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin sb_wide/out_3_2_id1_reg_0_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_2[0]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.254
- Arrival Time                  0.222
= Slack Time                    0.032
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |              |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_2[0] v  | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.032 | 
     | sb_wide/U773               |              | AOI22D1BWP40               | 0.036 | 0.000 |   0.000 |    0.032 | 
     | sb_wide/U773               | B1 v -> ZN ^ | AOI22D1BWP40               | 0.130 | 0.124 |   0.124 |    0.156 | 
     | sb_wide/U775               |              | ND2D1BWP40                 | 0.130 | 0.000 |   0.125 |    0.156 | 
     | sb_wide/U775               | A1 ^ -> ZN v | ND2D1BWP40                 | 0.099 | 0.097 |   0.222 |    0.253 | 
     | sb_wide/out_3_2_id1_reg_0_ |              | DFQD2BWP40                 | 0.099 | 0.000 |   0.222 |    0.254 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.165 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.040 | 0.002 |  -0.132 |   -0.164 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.041 | 0.042 |  -0.090 |   -0.121 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.041 | 0.003 |  -0.087 |   -0.118 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.054 |  -0.033 |   -0.064 | 
     | sb_wide/out_3_2_id1_reg_0_             |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.032 |   -0.063 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin sb_wide/out_0_2_id1_reg_15_/CP 
Endpoint:   sb_wide/out_0_2_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_2[15]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.036
- Setup                         0.037
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.242
- Arrival Time                  0.209
= Slack Time                    0.032
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                             |              |                            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     | sb_wide                     | in_3_2[15] v | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.000 |    0.032 | 
     | sb_wide/U57                 |              | AOI22D0BWP40               | 0.036 | 0.000 |   0.000 |    0.032 | 
     | sb_wide/U57                 | B1 v -> ZN ^ | AOI22D0BWP40               | 0.112 | 0.079 |   0.079 |    0.111 | 
     | sb_wide/U58                 |              | ND2D2BWP40                 | 0.112 | 0.000 |   0.079 |    0.111 | 
     | sb_wide/U58                 | A2 ^ -> ZN v | ND2D2BWP40                 | 0.126 | 0.128 |   0.206 |    0.239 | 
     | sb_wide/out_0_2_id1_reg_15_ |              | DFQD2BWP40                 | 0.126 | 0.003 |   0.209 |    0.242 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.134
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.040 |       |  -0.134 |   -0.166 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.040 | 0.001 |  -0.132 |   -0.165 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.034 | 0.039 |  -0.093 |   -0.126 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.035 | 0.004 |  -0.089 |   -0.122 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.052 |  -0.037 |   -0.070 | 
     | sb_wide/out_0_2_id1_reg_15_            |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.036 |   -0.068 | 
     +----------------------------------------------------------------------------------------------------------+ 

