{"message":"unused import: `super::csr::CSR_BADV`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/register/badv.rs","byte_start":30,"byte_end":50,"line_start":2,"line_end":2,"column_start":5,"column_end":25,"is_primary":true,"text":[{"text":"use super::csr::CSR_BADV;","highlight_start":5,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"`#[warn(unused_imports)]` on by default","code":null,"level":"note","spans":[],"children":[],"rendered":null},{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/register/badv.rs","byte_start":26,"byte_end":51,"line_start":2,"line_end":2,"column_start":1,"column_end":26,"is_primary":true,"text":[{"text":"use super::csr::CSR_BADV;","highlight_start":1,"highlight_end":26}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::csr::CSR_BADV`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/badv.rs:2:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m2\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::csr::CSR_BADV;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mnote\u001b[0m\u001b[0m: `#[warn(unused_imports)]` on by default\u001b[0m\n\n"}
{"message":"unused import: `super::csr::CSR_CPUID`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/register/cpuid.rs","byte_start":83,"byte_end":104,"line_start":4,"line_end":4,"column_start":5,"column_end":26,"is_primary":true,"text":[{"text":"use super::csr::CSR_CPUID;","highlight_start":5,"highlight_end":26}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/register/cpuid.rs","byte_start":79,"byte_end":105,"line_start":4,"line_end":4,"column_start":1,"column_end":27,"is_primary":true,"text":[{"text":"use super::csr::CSR_CPUID;","highlight_start":1,"highlight_end":27}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::csr::CSR_CPUID`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/cpuid.rs:4:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m4\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::csr::CSR_CPUID;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::csr::CSR_CRMD`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/register/crmd.rs","byte_start":62,"byte_end":82,"line_start":3,"line_end":3,"column_start":5,"column_end":25,"is_primary":true,"text":[{"text":"use super::csr::CSR_CRMD;","highlight_start":5,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/register/crmd.rs","byte_start":58,"byte_end":83,"line_start":3,"line_end":3,"column_start":1,"column_end":26,"is_primary":true,"text":[{"text":"use super::csr::CSR_CRMD;","highlight_start":1,"highlight_end":26}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::csr::CSR_CRMD`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/crmd.rs:3:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m3\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::csr::CSR_CRMD;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `CSR_ECFG`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/register/ecfg.rs","byte_start":27,"byte_end":35,"line_start":1,"line_end":1,"column_start":28,"column_end":36,"is_primary":true,"text":[{"text":"use super::csr::{Register, CSR_ECFG};","highlight_start":28,"highlight_end":36}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the unused import","code":null,"level":"help","spans":[{"file_name":"src/register/ecfg.rs","byte_start":25,"byte_end":35,"line_start":1,"line_end":1,"column_start":26,"column_end":36,"is_primary":true,"text":[{"text":"use super::csr::{Register, CSR_ECFG};","highlight_start":26,"highlight_end":36}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `CSR_ECFG`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/ecfg.rs:1:28\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m1\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::csr::{Register, CSR_ECFG};\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                           \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `CSR_ERA`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/register/era.rs","byte_start":27,"byte_end":34,"line_start":1,"line_end":1,"column_start":28,"column_end":35,"is_primary":true,"text":[{"text":"use super::csr::{Register, CSR_ERA};","highlight_start":28,"highlight_end":35}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the unused import","code":null,"level":"help","spans":[{"file_name":"src/register/era.rs","byte_start":25,"byte_end":34,"line_start":1,"line_end":1,"column_start":26,"column_end":35,"is_primary":true,"text":[{"text":"use super::csr::{Register, CSR_ERA};","highlight_start":26,"highlight_end":35}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `CSR_ERA`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/era.rs:1:28\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m1\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::csr::{Register, CSR_ERA};\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                           \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::csr::CSR_ESTAT`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/register/estat.rs","byte_start":62,"byte_end":83,"line_start":3,"line_end":3,"column_start":5,"column_end":26,"is_primary":true,"text":[{"text":"use super::csr::CSR_ESTAT;","highlight_start":5,"highlight_end":26}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/register/estat.rs","byte_start":58,"byte_end":84,"line_start":3,"line_end":3,"column_start":1,"column_end":27,"is_primary":true,"text":[{"text":"use super::csr::CSR_ESTAT;","highlight_start":1,"highlight_end":27}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::csr::CSR_ESTAT`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/estat.rs:3:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m3\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::csr::CSR_ESTAT;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `CSR_MISC`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/register/misc.rs","byte_start":27,"byte_end":35,"line_start":1,"line_end":1,"column_start":28,"column_end":36,"is_primary":true,"text":[{"text":"use super::csr::{Register, CSR_MISC};","highlight_start":28,"highlight_end":36}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the unused import","code":null,"level":"help","spans":[{"file_name":"src/register/misc.rs","byte_start":25,"byte_end":35,"line_start":1,"line_end":1,"column_start":26,"column_end":36,"is_primary":true,"text":[{"text":"use super::csr::{Register, CSR_MISC};","highlight_start":26,"highlight_end":36}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `CSR_MISC`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/misc.rs:1:28\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m1\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::csr::{Register, CSR_MISC};\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                           \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `CSR_PRCFG1`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/register/prcfg1.rs","byte_start":27,"byte_end":37,"line_start":1,"line_end":1,"column_start":28,"column_end":38,"is_primary":true,"text":[{"text":"use super::csr::{Register, CSR_PRCFG1};","highlight_start":28,"highlight_end":38}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the unused import","code":null,"level":"help","spans":[{"file_name":"src/register/prcfg1.rs","byte_start":25,"byte_end":37,"line_start":1,"line_end":1,"column_start":26,"column_end":38,"is_primary":true,"text":[{"text":"use super::csr::{Register, CSR_PRCFG1};","highlight_start":26,"highlight_end":38}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `CSR_PRCFG1`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/prcfg1.rs:1:28\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m1\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::csr::{Register, CSR_PRCFG1};\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                           \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::csr::CSR_PRCFG2`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/register/prcfg2.rs","byte_start":30,"byte_end":52,"line_start":2,"line_end":2,"column_start":5,"column_end":27,"is_primary":true,"text":[{"text":"use super::csr::CSR_PRCFG2;","highlight_start":5,"highlight_end":27}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/register/prcfg2.rs","byte_start":26,"byte_end":53,"line_start":2,"line_end":2,"column_start":1,"column_end":28,"is_primary":true,"text":[{"text":"use super::csr::CSR_PRCFG2;","highlight_start":1,"highlight_end":28}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::csr::CSR_PRCFG2`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/prcfg2.rs:2:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m2\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::csr::CSR_PRCFG2;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::csr::CSR_PRCFG3`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/register/prcfg3.rs","byte_start":30,"byte_end":52,"line_start":2,"line_end":2,"column_start":5,"column_end":27,"is_primary":true,"text":[{"text":"use super::csr::CSR_PRCFG3;","highlight_start":5,"highlight_end":27}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/register/prcfg3.rs","byte_start":26,"byte_end":53,"line_start":2,"line_end":2,"column_start":1,"column_end":28,"is_primary":true,"text":[{"text":"use super::csr::CSR_PRCFG3;","highlight_start":1,"highlight_end":28}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::csr::CSR_PRCFG3`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/prcfg3.rs:2:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m2\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::csr::CSR_PRCFG3;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `CSR_PRMD`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/register/prmd.rs","byte_start":59,"byte_end":67,"line_start":2,"line_end":2,"column_start":28,"column_end":36,"is_primary":true,"text":[{"text":"use super::csr::{Register, CSR_PRMD};","highlight_start":28,"highlight_end":36}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the unused import","code":null,"level":"help","spans":[{"file_name":"src/register/prmd.rs","byte_start":57,"byte_end":67,"line_start":2,"line_end":2,"column_start":26,"column_end":36,"is_primary":true,"text":[{"text":"use super::csr::{Register, CSR_PRMD};","highlight_start":26,"highlight_end":36}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `CSR_PRMD`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/prmd.rs:2:28\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m2\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::csr::{Register, CSR_PRMD};\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                           \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::csr::CSR_RVACFG`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/register/rvacfg.rs","byte_start":30,"byte_end":52,"line_start":2,"line_end":2,"column_start":5,"column_end":27,"is_primary":true,"text":[{"text":"use super::csr::CSR_RVACFG;","highlight_start":5,"highlight_end":27}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/register/rvacfg.rs","byte_start":26,"byte_end":53,"line_start":2,"line_end":2,"column_start":1,"column_end":28,"is_primary":true,"text":[{"text":"use super::csr::CSR_RVACFG;","highlight_start":1,"highlight_end":28}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::csr::CSR_RVACFG`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/rvacfg.rs:2:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m2\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::csr::CSR_RVACFG;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `CSR_TICLR`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/register/ticlr.rs","byte_start":27,"byte_end":36,"line_start":1,"line_end":1,"column_start":28,"column_end":37,"is_primary":true,"text":[{"text":"use super::csr::{Register, CSR_TICLR};","highlight_start":28,"highlight_end":37}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the unused import","code":null,"level":"help","spans":[{"file_name":"src/register/ticlr.rs","byte_start":25,"byte_end":36,"line_start":1,"line_end":1,"column_start":26,"column_end":37,"is_primary":true,"text":[{"text":"use super::csr::{Register, CSR_TICLR};","highlight_start":26,"highlight_end":37}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `CSR_TICLR`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/ticlr.rs:1:28\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m1\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::csr::{Register, CSR_TICLR};\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                           \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::super::register::csr::CSR_ASID`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/asid.rs","byte_start":47,"byte_end":84,"line_start":2,"line_end":2,"column_start":5,"column_end":42,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_ASID;","highlight_start":5,"highlight_end":42}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/tlb/asid.rs","byte_start":43,"byte_end":85,"line_start":2,"line_end":2,"column_start":1,"column_end":43,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_ASID;","highlight_start":1,"highlight_end":43}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::super::register::csr::CSR_ASID`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/asid.rs:2:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m2\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::super::register::csr::CSR_ASID;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::super::register::csr::CSR_PGD`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/pgd.rs","byte_start":317,"byte_end":353,"line_start":5,"line_end":5,"column_start":5,"column_end":41,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_PGD;","highlight_start":5,"highlight_end":41}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/tlb/pgd.rs","byte_start":313,"byte_end":354,"line_start":5,"line_end":5,"column_start":1,"column_end":42,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_PGD;","highlight_start":1,"highlight_end":42}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::super::register::csr::CSR_PGD`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/pgd.rs:5:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m5\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::super::register::csr::CSR_PGD;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::super::register::csr::CSR_PGDH`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/pgdh.rs","byte_start":262,"byte_end":299,"line_start":5,"line_end":5,"column_start":5,"column_end":42,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_PGDH;","highlight_start":5,"highlight_end":42}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/tlb/pgdh.rs","byte_start":258,"byte_end":300,"line_start":5,"line_end":5,"column_start":1,"column_end":43,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_PGDH;","highlight_start":1,"highlight_end":43}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::super::register::csr::CSR_PGDH`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/pgdh.rs:5:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m5\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::super::register::csr::CSR_PGDH;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::super::register::csr::CSR_PGDL`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/pgdl.rs","byte_start":259,"byte_end":296,"line_start":5,"line_end":5,"column_start":5,"column_end":42,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_PGDL;","highlight_start":5,"highlight_end":42}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/tlb/pgdl.rs","byte_start":255,"byte_end":297,"line_start":5,"line_end":5,"column_start":1,"column_end":43,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_PGDL;","highlight_start":1,"highlight_end":43}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::super::register::csr::CSR_PGDL`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/pgdl.rs:5:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m5\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::super::register::csr::CSR_PGDL;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::super::register::csr::CSR_PWCH`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/pwch.rs","byte_start":47,"byte_end":84,"line_start":2,"line_end":2,"column_start":5,"column_end":42,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_PWCH;","highlight_start":5,"highlight_end":42}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/tlb/pwch.rs","byte_start":43,"byte_end":85,"line_start":2,"line_end":2,"column_start":1,"column_end":43,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_PWCH;","highlight_start":1,"highlight_end":43}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::super::register::csr::CSR_PWCH`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/pwch.rs:2:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m2\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::super::register::csr::CSR_PWCH;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::super::register::csr::CSR_PWCL`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/pwcl.rs","byte_start":462,"byte_end":499,"line_start":7,"line_end":7,"column_start":5,"column_end":42,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_PWCL;","highlight_start":5,"highlight_end":42}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/tlb/pwcl.rs","byte_start":458,"byte_end":500,"line_start":7,"line_end":7,"column_start":1,"column_end":43,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_PWCL;","highlight_start":1,"highlight_end":43}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::super::register::csr::CSR_PWCL`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/pwcl.rs:7:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m7\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::super::register::csr::CSR_PWCL;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::super::register::csr::CSR_STLBPS`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/sltbps.rs","byte_start":97,"byte_end":136,"line_start":4,"line_end":4,"column_start":5,"column_end":44,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_STLBPS;","highlight_start":5,"highlight_end":44}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/tlb/sltbps.rs","byte_start":93,"byte_end":137,"line_start":4,"line_end":4,"column_start":1,"column_end":45,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_STLBPS;","highlight_start":1,"highlight_end":45}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::super::register::csr::CSR_STLBPS`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/sltbps.rs:4:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m4\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::super::register::csr::CSR_STLBPS;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::super::register::csr::CSR_TLBEHI`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/tlbehi.rs","byte_start":287,"byte_end":326,"line_start":5,"line_end":5,"column_start":5,"column_end":44,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBEHI;","highlight_start":5,"highlight_end":44}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/tlb/tlbehi.rs","byte_start":283,"byte_end":327,"line_start":5,"line_end":5,"column_start":1,"column_end":45,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBEHI;","highlight_start":1,"highlight_end":45}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::super::register::csr::CSR_TLBEHI`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/tlbehi.rs:5:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m5\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::super::register::csr::CSR_TLBEHI;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::super::register::csr::CSR_TLBELO`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/tlbelo.rs","byte_start":4,"byte_end":43,"line_start":1,"line_end":1,"column_start":5,"column_end":44,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBELO;","highlight_start":5,"highlight_end":44}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/tlb/tlbelo.rs","byte_start":0,"byte_end":44,"line_start":1,"line_end":1,"column_start":1,"column_end":45,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBELO;","highlight_start":1,"highlight_end":45}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::super::register::csr::CSR_TLBELO`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/tlbelo.rs:1:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m1\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::super::register::csr::CSR_TLBELO;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::super::register::csr::CSR_TLBRENTRY`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/tlbentry.rs","byte_start":47,"byte_end":89,"line_start":2,"line_end":2,"column_start":5,"column_end":47,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBRENTRY;","highlight_start":5,"highlight_end":47}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/tlb/tlbentry.rs","byte_start":43,"byte_end":90,"line_start":2,"line_end":2,"column_start":1,"column_end":48,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBRENTRY;","highlight_start":1,"highlight_end":48}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::super::register::csr::CSR_TLBRENTRY`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/tlbentry.rs:2:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m2\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::super::register::csr::CSR_TLBRENTRY;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::super::register::csr::CSR_TLBIDX`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/tlbidx.rs","byte_start":315,"byte_end":354,"line_start":6,"line_end":6,"column_start":5,"column_end":44,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBIDX;","highlight_start":5,"highlight_end":44}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/tlb/tlbidx.rs","byte_start":311,"byte_end":355,"line_start":6,"line_end":6,"column_start":1,"column_end":45,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBIDX;","highlight_start":1,"highlight_end":45}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::super::register::csr::CSR_TLBIDX`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/tlbidx.rs:6:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m6\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::super::register::csr::CSR_TLBIDX;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::super::register::csr::CSR_TLBRBADV`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/tlbrbadv.rs","byte_start":47,"byte_end":88,"line_start":2,"line_end":2,"column_start":5,"column_end":46,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBRBADV;","highlight_start":5,"highlight_end":46}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/tlb/tlbrbadv.rs","byte_start":43,"byte_end":89,"line_start":2,"line_end":2,"column_start":1,"column_end":47,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBRBADV;","highlight_start":1,"highlight_end":47}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::super::register::csr::CSR_TLBRBADV`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/tlbrbadv.rs:2:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m2\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::super::register::csr::CSR_TLBRBADV;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::super::register::csr::CSR_TLBREHI`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/tlbrehi.rs","byte_start":141,"byte_end":181,"line_start":4,"line_end":4,"column_start":5,"column_end":45,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBREHI;","highlight_start":5,"highlight_end":45}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/tlb/tlbrehi.rs","byte_start":137,"byte_end":182,"line_start":4,"line_end":4,"column_start":1,"column_end":46,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBREHI;","highlight_start":1,"highlight_end":46}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::super::register::csr::CSR_TLBREHI`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/tlbrehi.rs:4:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m4\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::super::register::csr::CSR_TLBREHI;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::super::register::csr::CSR_TLBRELO`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/tlbrelo.rs","byte_start":488,"byte_end":528,"line_start":7,"line_end":7,"column_start":5,"column_end":45,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBRELO;","highlight_start":5,"highlight_end":45}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/tlb/tlbrelo.rs","byte_start":484,"byte_end":529,"line_start":7,"line_end":7,"column_start":1,"column_end":46,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBRELO;","highlight_start":1,"highlight_end":46}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::super::register::csr::CSR_TLBRELO`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/tlbrelo.rs:7:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m7\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::super::register::csr::CSR_TLBRELO;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::super::register::csr::CSR_TLBRERA`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/tlbrera.rs","byte_start":219,"byte_end":259,"line_start":5,"line_end":5,"column_start":5,"column_end":45,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBRERA;","highlight_start":5,"highlight_end":45}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/tlb/tlbrera.rs","byte_start":215,"byte_end":260,"line_start":5,"line_end":5,"column_start":1,"column_end":46,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBRERA;","highlight_start":1,"highlight_end":46}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::super::register::csr::CSR_TLBRERA`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/tlbrera.rs:5:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m5\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::super::register::csr::CSR_TLBRERA;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"unused import: `super::super::register::csr::CSR_TLBRPRMD`","code":{"code":"unused_imports","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/tlbrprmd.rs","byte_start":300,"byte_end":341,"line_start":6,"line_end":6,"column_start":5,"column_end":46,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBRPRMD;","highlight_start":5,"highlight_end":46}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"remove the whole `use` item","code":null,"level":"help","spans":[{"file_name":"src/tlb/tlbrprmd.rs","byte_start":296,"byte_end":342,"line_start":6,"line_end":6,"column_start":1,"column_end":47,"is_primary":true,"text":[{"text":"use super::super::register::csr::CSR_TLBRPRMD;","highlight_start":1,"highlight_end":47}],"label":null,"suggested_replacement":"","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: unused import: `super::super::register::csr::CSR_TLBRPRMD`\u001b[0m\n\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/tlbrprmd.rs:6:5\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m6\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0muse super::super::register::csr::CSR_TLBRPRMD;\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/register/cpuid.rs","byte_start":368,"byte_end":372,"line_start":15,"line_end":15,"column_start":48,"column_end":52,"is_primary":false,"text":[{"text":"            asm!(\"csrrd {},CSR_CPUID\",out(reg) bits);","highlight_start":48,"highlight_end":52}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/register/cpuid.rs","byte_start":345,"byte_end":347,"line_start":15,"line_end":15,"column_start":25,"column_end":27,"is_primary":true,"text":[{"text":"            asm!(\"csrrd {},CSR_CPUID\",out(reg) bits);","highlight_start":25,"highlight_end":27}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"`#[warn(asm_sub_register)]` on by default","code":null,"level":"note","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/cpuid.rs:15:25\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m15\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m            asm!(\"csrrd {},CSR_CPUID\",out(reg) bits);\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                        \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                     \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mnote\u001b[0m\u001b[0m: `#[warn(asm_sub_register)]` on by default\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/register/misc.rs","byte_start":319,"byte_end":323,"line_start":14,"line_end":14,"column_start":46,"column_end":50,"is_primary":false,"text":[{"text":"            asm!(\"csrrd {},CSR_MISC\",out(reg)bits);","highlight_start":46,"highlight_end":50}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/register/misc.rs","byte_start":298,"byte_end":300,"line_start":14,"line_end":14,"column_start":25,"column_end":27,"is_primary":true,"text":[{"text":"            asm!(\"csrrd {},CSR_MISC\",out(reg)bits);","highlight_start":25,"highlight_end":27}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/misc.rs:14:25\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m14\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m            asm!(\"csrrd {},CSR_MISC\",out(reg)bits);\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                        \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/register/misc.rs","byte_start":519,"byte_end":528,"line_start":21,"line_end":21,"column_start":45,"column_end":54,"is_primary":false,"text":[{"text":"            asm!(\"csrwr {},CSR_MISC\",in(reg)self.bits);","highlight_start":45,"highlight_end":54}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/register/misc.rs","byte_start":499,"byte_end":501,"line_start":21,"line_end":21,"column_start":25,"column_end":27,"is_primary":true,"text":[{"text":"            asm!(\"csrwr {},CSR_MISC\",in(reg)self.bits);","highlight_start":25,"highlight_end":27}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/misc.rs:21:25\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m21\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m            asm!(\"csrwr {},CSR_MISC\",in(reg)self.bits);\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                        \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m---------\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/register/prcfg3.rs","byte_start":401,"byte_end":405,"line_start":14,"line_end":14,"column_start":49,"column_end":53,"is_primary":false,"text":[{"text":"            asm!(\"csrrd {},CSR_PRCFG3\",out(reg) bits);","highlight_start":49,"highlight_end":53}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/register/prcfg3.rs","byte_start":377,"byte_end":379,"line_start":14,"line_end":14,"column_start":25,"column_end":27,"is_primary":true,"text":[{"text":"            asm!(\"csrrd {},CSR_PRCFG3\",out(reg) bits);","highlight_start":25,"highlight_end":27}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/prcfg3.rs:14:25\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m14\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m            asm!(\"csrrd {},CSR_PRCFG3\",out(reg) bits);\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                        \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                      \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/register/rvacfg.rs","byte_start":399,"byte_end":403,"line_start":14,"line_end":14,"column_start":49,"column_end":53,"is_primary":false,"text":[{"text":"            asm!(\"csrrd {},CSR_RVACFG\",out(reg) bits);","highlight_start":49,"highlight_end":53}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/register/rvacfg.rs","byte_start":375,"byte_end":377,"line_start":14,"line_end":14,"column_start":25,"column_end":27,"is_primary":true,"text":[{"text":"            asm!(\"csrrd {},CSR_RVACFG\",out(reg) bits);","highlight_start":25,"highlight_end":27}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/rvacfg.rs:14:25\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m14\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m            asm!(\"csrrd {},CSR_RVACFG\",out(reg) bits);\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                        \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                      \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/register/rvacfg.rs","byte_start":606,"byte_end":615,"line_start":21,"line_end":21,"column_start":48,"column_end":57,"is_primary":false,"text":[{"text":"            asm!(\"csrwr {},CSR_RVACFG\",in(reg) self.bits);","highlight_start":48,"highlight_end":57}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/register/rvacfg.rs","byte_start":583,"byte_end":585,"line_start":21,"line_end":21,"column_start":25,"column_end":27,"is_primary":true,"text":[{"text":"            asm!(\"csrwr {},CSR_RVACFG\",in(reg) self.bits);","highlight_start":25,"highlight_end":27}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/rvacfg.rs:21:25\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m21\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m            asm!(\"csrwr {},CSR_RVACFG\",in(reg) self.bits);\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                        \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                     \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m---------\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/register/ticlr.rs","byte_start":320,"byte_end":325,"line_start":12,"line_end":12,"column_start":53,"column_end":58,"is_primary":false,"text":[{"text":"        unsafe { asm!(\"csrrd {},CSR_TICLR\", out(reg)ticlr) }","highlight_start":53,"highlight_end":58}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/register/ticlr.rs","byte_start":297,"byte_end":299,"line_start":12,"line_end":12,"column_start":30,"column_end":32,"is_primary":true,"text":[{"text":"        unsafe { asm!(\"csrrd {},CSR_TICLR\", out(reg)ticlr) }","highlight_start":30,"highlight_end":32}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/ticlr.rs:12:30\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m12\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m        unsafe { asm!(\"csrrd {},CSR_TICLR\", out(reg)ticlr) }\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                             \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                     \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m-----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/register/ticlr.rs","byte_start":518,"byte_end":527,"line_start":17,"line_end":17,"column_start":52,"column_end":61,"is_primary":false,"text":[{"text":"        unsafe { asm!(\"csrwr {},CSR_TICLR\", in(reg)self.bits) }","highlight_start":52,"highlight_end":61}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/register/ticlr.rs","byte_start":496,"byte_end":498,"line_start":17,"line_end":17,"column_start":30,"column_end":32,"is_primary":true,"text":[{"text":"        unsafe { asm!(\"csrwr {},CSR_TICLR\", in(reg)self.bits) }","highlight_start":30,"highlight_end":32}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/ticlr.rs:17:30\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m17\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m        unsafe { asm!(\"csrwr {},CSR_TICLR\", in(reg)self.bits) }\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                             \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m---------\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/asid.rs","byte_start":599,"byte_end":603,"line_start":16,"line_end":16,"column_start":51,"column_end":55,"is_primary":false,"text":[{"text":"        unsafe { asm!(\"csrrd {},CSR_ASID\",out(reg)bits) }","highlight_start":51,"highlight_end":55}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/tlb/asid.rs","byte_start":578,"byte_end":580,"line_start":16,"line_end":16,"column_start":30,"column_end":32,"is_primary":true,"text":[{"text":"        unsafe { asm!(\"csrrd {},CSR_ASID\",out(reg)bits) }","highlight_start":30,"highlight_end":32}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/asid.rs:16:30\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m16\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m        unsafe { asm!(\"csrrd {},CSR_ASID\",out(reg)bits) }\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                             \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/asid.rs","byte_start":785,"byte_end":794,"line_start":21,"line_end":21,"column_start":51,"column_end":60,"is_primary":false,"text":[{"text":"        unsafe { asm!(\"csrwr {},CSR_ASID\", in(reg)self.bits) }","highlight_start":51,"highlight_end":60}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/tlb/asid.rs","byte_start":764,"byte_end":766,"line_start":21,"line_end":21,"column_start":30,"column_end":32,"is_primary":true,"text":[{"text":"        unsafe { asm!(\"csrwr {},CSR_ASID\", in(reg)self.bits) }","highlight_start":30,"highlight_end":32}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/asid.rs:21:30\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m21\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m        unsafe { asm!(\"csrwr {},CSR_ASID\", in(reg)self.bits) }\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                             \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m---------\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/pwch.rs","byte_start":359,"byte_end":363,"line_start":12,"line_end":12,"column_start":51,"column_end":55,"is_primary":false,"text":[{"text":"        unsafe { asm!(\"csrrd {},CSR_PWCH\",out(reg)bits) }","highlight_start":51,"highlight_end":55}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/tlb/pwch.rs","byte_start":338,"byte_end":340,"line_start":12,"line_end":12,"column_start":30,"column_end":32,"is_primary":true,"text":[{"text":"        unsafe { asm!(\"csrrd {},CSR_PWCH\",out(reg)bits) }","highlight_start":30,"highlight_end":32}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/pwch.rs:12:30\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m12\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m        unsafe { asm!(\"csrrd {},CSR_PWCH\",out(reg)bits) }\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                             \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/pwch.rs","byte_start":544,"byte_end":553,"line_start":17,"line_end":17,"column_start":50,"column_end":59,"is_primary":false,"text":[{"text":"        unsafe { asm!(\"csrwr {},CSR_PWCH\",in(reg)self.bits) }","highlight_start":50,"highlight_end":59}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/tlb/pwch.rs","byte_start":524,"byte_end":526,"line_start":17,"line_end":17,"column_start":30,"column_end":32,"is_primary":true,"text":[{"text":"        unsafe { asm!(\"csrwr {},CSR_PWCH\",in(reg)self.bits) }","highlight_start":30,"highlight_end":32}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/pwch.rs:17:30\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m17\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m        unsafe { asm!(\"csrwr {},CSR_PWCH\",in(reg)self.bits) }\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                             \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m---------\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/pwcl.rs","byte_start":775,"byte_end":779,"line_start":18,"line_end":18,"column_start":51,"column_end":55,"is_primary":false,"text":[{"text":"        unsafe { asm!(\"csrrd {},CSR_PWCL\",out(reg)bits) }","highlight_start":51,"highlight_end":55}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/tlb/pwcl.rs","byte_start":754,"byte_end":756,"line_start":18,"line_end":18,"column_start":30,"column_end":32,"is_primary":true,"text":[{"text":"        unsafe { asm!(\"csrrd {},CSR_PWCL\",out(reg)bits) }","highlight_start":30,"highlight_end":32}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/pwcl.rs:18:30\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m18\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m        unsafe { asm!(\"csrrd {},CSR_PWCL\",out(reg)bits) }\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                             \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/pwcl.rs","byte_start":960,"byte_end":969,"line_start":23,"line_end":23,"column_start":50,"column_end":59,"is_primary":false,"text":[{"text":"        unsafe { asm!(\"csrwr {},CSR_PWCL\",in(reg)self.bits) }","highlight_start":50,"highlight_end":59}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/tlb/pwcl.rs","byte_start":940,"byte_end":942,"line_start":23,"line_end":23,"column_start":30,"column_end":32,"is_primary":true,"text":[{"text":"        unsafe { asm!(\"csrwr {},CSR_PWCL\",in(reg)self.bits) }","highlight_start":30,"highlight_end":32}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/pwcl.rs:23:30\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m23\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m        unsafe { asm!(\"csrwr {},CSR_PWCL\",in(reg)self.bits) }\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                             \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m---------\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/sltbps.rs","byte_start":420,"byte_end":424,"line_start":15,"line_end":15,"column_start":53,"column_end":57,"is_primary":false,"text":[{"text":"        unsafe { asm!(\"csrrd {},CSR_STLBPS\",out(reg)bits) }","highlight_start":53,"highlight_end":57}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/tlb/sltbps.rs","byte_start":397,"byte_end":399,"line_start":15,"line_end":15,"column_start":30,"column_end":32,"is_primary":true,"text":[{"text":"        unsafe { asm!(\"csrrd {},CSR_STLBPS\",out(reg)bits) }","highlight_start":30,"highlight_end":32}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/sltbps.rs:15:30\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m15\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m        unsafe { asm!(\"csrrd {},CSR_STLBPS\",out(reg)bits) }\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                             \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                     \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/sltbps.rs","byte_start":609,"byte_end":618,"line_start":20,"line_end":20,"column_start":52,"column_end":61,"is_primary":false,"text":[{"text":"        unsafe { asm!(\"csrwr {},CSR_STLBPS\",in(reg)self.bits) }","highlight_start":52,"highlight_end":61}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/tlb/sltbps.rs","byte_start":587,"byte_end":589,"line_start":20,"line_end":20,"column_start":30,"column_end":32,"is_primary":true,"text":[{"text":"        unsafe { asm!(\"csrwr {},CSR_STLBPS\",in(reg)self.bits) }","highlight_start":30,"highlight_end":32}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/sltbps.rs:20:30\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m20\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m        unsafe { asm!(\"csrwr {},CSR_STLBPS\",in(reg)self.bits) }\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                             \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m---------\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/tlbidx.rs","byte_start":637,"byte_end":641,"line_start":16,"line_end":16,"column_start":53,"column_end":57,"is_primary":false,"text":[{"text":"        unsafe { asm!(\"csrrd {},CSR_TLBIDX\",out(reg)bits) }","highlight_start":53,"highlight_end":57}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/tlb/tlbidx.rs","byte_start":614,"byte_end":616,"line_start":16,"line_end":16,"column_start":30,"column_end":32,"is_primary":true,"text":[{"text":"        unsafe { asm!(\"csrrd {},CSR_TLBIDX\",out(reg)bits) }","highlight_start":30,"highlight_end":32}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/tlbidx.rs:16:30\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m16\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m        unsafe { asm!(\"csrrd {},CSR_TLBIDX\",out(reg)bits) }\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                             \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                     \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/tlbidx.rs","byte_start":826,"byte_end":835,"line_start":21,"line_end":21,"column_start":52,"column_end":61,"is_primary":false,"text":[{"text":"        unsafe { asm!(\"csrwr {},CSR_TLBIDX\",in(reg)self.bits) }","highlight_start":52,"highlight_end":61}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/tlb/tlbidx.rs","byte_start":804,"byte_end":806,"line_start":21,"line_end":21,"column_start":30,"column_end":32,"is_primary":true,"text":[{"text":"        unsafe { asm!(\"csrwr {},CSR_TLBIDX\",in(reg)self.bits) }","highlight_start":30,"highlight_end":32}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/tlbidx.rs:21:30\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m21\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m        unsafe { asm!(\"csrwr {},CSR_TLBIDX\",in(reg)self.bits) }\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                             \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m---------\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/tlbrprmd.rs","byte_start":643,"byte_end":647,"line_start":18,"line_end":18,"column_start":52,"column_end":56,"is_primary":false,"text":[{"text":"            asm!(\"csrrd {},CSR_TLBRPRMD\", out(reg) bits);","highlight_start":52,"highlight_end":56}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/tlb/tlbrprmd.rs","byte_start":616,"byte_end":618,"line_start":18,"line_end":18,"column_start":25,"column_end":27,"is_primary":true,"text":[{"text":"            asm!(\"csrrd {},CSR_TLBRPRMD\", out(reg) bits);","highlight_start":25,"highlight_end":27}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/tlbrprmd.rs:18:25\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m18\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m            asm!(\"csrrd {},CSR_TLBRPRMD\", out(reg) bits);\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                        \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                         \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/tlb/tlbrprmd.rs","byte_start":884,"byte_end":893,"line_start":26,"line_end":26,"column_start":51,"column_end":60,"is_primary":false,"text":[{"text":"            asm!(\"csrwr {},CSR_TLBRPRMD\", in(reg) self.bits);","highlight_start":51,"highlight_end":60}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/tlb/tlbrprmd.rs","byte_start":858,"byte_end":860,"line_start":26,"line_end":26,"column_start":25,"column_end":27,"is_primary":true,"text":[{"text":"            asm!(\"csrwr {},CSR_TLBRPRMD\", in(reg) self.bits);","highlight_start":25,"highlight_end":27}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax`","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax`","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/tlb/tlbrprmd.rs:26:25\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m26\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m            asm!(\"csrwr {},CSR_TLBRPRMD\", in(reg) self.bits);\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                        \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                        \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m---------\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax`\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax`\u001b[0m\n\n"}
{"message":"methods `get_val` and `set_val` are never used","code":{"code":"dead_code","explanation":null},"level":"warning","spans":[{"file_name":"src/register/rvacfg.rs","byte_start":637,"byte_end":648,"line_start":26,"line_end":26,"column_start":1,"column_end":12,"is_primary":false,"text":[{"text":"impl RvaCfg {","highlight_start":1,"highlight_end":12}],"label":"methods in this implementation","suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/register/rvacfg.rs","byte_start":658,"byte_end":665,"line_start":27,"line_end":27,"column_start":8,"column_end":15,"is_primary":true,"text":[{"text":"    fn get_val(&self) -> u32 {","highlight_start":8,"highlight_end":15}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"src/register/rvacfg.rs","byte_start":965,"byte_end":972,"line_start":33,"line_end":33,"column_start":8,"column_end":15,"is_primary":true,"text":[{"text":"    fn set_val(&mut self, val: u32) -> &mut Self {","highlight_start":8,"highlight_end":15}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"`#[warn(dead_code)]` on by default","code":null,"level":"note","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: methods `get_val` and `set_val` are never used\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/register/rvacfg.rs:27:8\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m26\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0mimpl RvaCfg {\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m-----------\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mmethods in this implementation\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m27\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m    fn get_val(&self) -> u32 {\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m       \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m...\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m33\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m    fn set_val(&mut self, val: u32) -> &mut Self {\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m       \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^^^^^^\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mnote\u001b[0m\u001b[0m: `#[warn(dead_code)]` on by default\u001b[0m\n\n"}
{"message":"50 warnings emitted","code":null,"level":"warning","spans":[],"children":[],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: 50 warnings emitted\u001b[0m\n\n"}
