--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml pianomain.twx pianomain.ncd -o pianomain.twr pianomain.pcf
-ucf pianomain.ucf

Design file:              pianomain.ncd
Physical constraint file: pianomain.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50MHz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
buttons<0>  |    5.809(R)|   -1.999(R)|clk_50MHz_BUFGP   |   0.000|
buttons<1>  |    8.113(R)|   -3.982(R)|clk_50MHz_BUFGP   |   0.000|
buttons<2>  |    6.417(R)|   -2.053(R)|clk_50MHz_BUFGP   |   0.000|
buttons<3>  |    6.165(R)|   -2.216(R)|clk_50MHz_BUFGP   |   0.000|
buttons<4>  |    5.245(R)|   -1.681(R)|clk_50MHz_BUFGP   |   0.000|
buttons<5>  |    4.219(R)|   -1.298(R)|clk_50MHz_BUFGP   |   0.000|
buttons<6>  |    4.276(R)|   -1.362(R)|clk_50MHz_BUFGP   |   0.000|
buttons<7>  |    3.880(R)|   -1.235(R)|clk_50MHz_BUFGP   |   0.000|
buttons<8>  |    3.178(R)|   -0.520(R)|clk_50MHz_BUFGP   |   0.000|
buttons<9>  |    2.708(R)|   -0.219(R)|clk_50MHz_BUFGP   |   0.000|
buttons<10> |    3.526(R)|   -0.600(R)|clk_50MHz_BUFGP   |   0.000|
buttons<11> |    3.576(R)|   -0.292(R)|clk_50MHz_BUFGP   |   0.000|
buttons<12> |    2.200(R)|   -0.274(R)|clk_50MHz_BUFGP   |   0.000|
vdown       |    3.203(R)|   -0.514(R)|clk_50MHz_BUFGP   |   0.000|
vup         |    3.344(R)|   -0.731(R)|clk_50MHz_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_50MHz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
audio_out   |   11.128(R)|clk_50MHz_BUFGP   |   0.000|
leds<0>     |    7.450(R)|clk_50MHz_BUFGP   |   0.000|
leds<1>     |    8.052(R)|clk_50MHz_BUFGP   |   0.000|
leds<2>     |    8.164(R)|clk_50MHz_BUFGP   |   0.000|
leds<3>     |    9.125(R)|clk_50MHz_BUFGP   |   0.000|
leds<4>     |    8.837(R)|clk_50MHz_BUFGP   |   0.000|
leds<5>     |    9.082(R)|clk_50MHz_BUFGP   |   0.000|
leds<6>     |    9.022(R)|clk_50MHz_BUFGP   |   0.000|
leds<7>     |    8.708(R)|clk_50MHz_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50MHz      |   32.028|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 11 22:18:21 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 266 MB



