--------------------------------------------------------------------------------
Release 7.1.03i Trace H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx71/bin/nt/trce.exe -ise
f:\pt8612\vhdl\xilinx\test_virtex2\audio_test\audio_test.ise -intstyle ise -e 3
-l 3 -s 6 -xml audio_clk audio_clk.ncd -o audio_clk.twr audio_clk.pcf


Design file:              audio_clk.ncd
Physical constraint file: audio_clk.pcf
Device,speed:             xc2vp20,-6 (PRODUCTION 1.91 2005-05-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock videoclk_in
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  |  Clock |
Source       | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
-------------+------------+------------+------------------+--------+
clkmux_in<0> |    9.746(R)|   -1.316(R)|videoclk_in_BUFGP |   0.000|
clkmux_in<1> |   10.524(R)|   -1.375(R)|videoclk_in_BUFGP |   0.000|
clkmux_in<2> |   10.081(R)|   -1.255(R)|videoclk_in_BUFGP |   0.000|
reset_in     |    7.425(R)|   -1.897(R)|videoclk_in_BUFGP |   0.000|
sync_reset_in|    8.285(R)|   -0.080(R)|videoclk_in_BUFGP |   0.000|
-------------+------------+------------+------------------+--------+

Clock videoclk_in to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  |  Clock |
Destination       | to PAD     |Internal Clock(s) |  Phase |
------------------+------------+------------------+--------+
audiochroma_out<0>|    4.763(R)|videoclk_in_BUFGP |   0.000|
audiochroma_out<1>|    4.766(R)|videoclk_in_BUFGP |   0.000|
audiochroma_out<2>|    4.758(R)|videoclk_in_BUFGP |   0.000|
audiochroma_out<3>|    4.776(R)|videoclk_in_BUFGP |   0.000|
audiochroma_out<4>|    4.751(R)|videoclk_in_BUFGP |   0.000|
audiochroma_out<5>|    4.803(R)|videoclk_in_BUFGP |   0.000|
audiochroma_out<6>|    4.730(R)|videoclk_in_BUFGP |   0.000|
audiochroma_out<7>|    4.768(R)|videoclk_in_BUFGP |   0.000|
audiochroma_out<8>|    4.762(R)|videoclk_in_BUFGP |   0.000|
audiochroma_out<9>|    4.794(R)|videoclk_in_BUFGP |   0.000|
audioclk_out      |    4.586(R)|videoclk_in_BUFGP |   0.000|
audioluma_out<6>  |    4.770(R)|videoclk_in_BUFGP |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock videoclk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
videoclk_in    |   10.162|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Mon Mar 20 12:55:26 2006
--------------------------------------------------------------------------------



Peak Memory Usage: 126 MB
