

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,0:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler      warp_limiting:2:4:0 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
8b4aaf7e3609dab37e573b39f9f1cd11  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Parsing file _cuobjdump_complete_output_8VTYac
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4016ca, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_V6SNx6"
Running: cat _ptx_V6SNx6 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_us8py1
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_us8py1 --output-file  /dev/null 2> _ptx_V6SNx6info"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_V6SNx6 _ptx2_us8py1 _ptx_V6SNx6info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40158e, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 15360 (ipc=30.7) sim_rate=7680 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 07:01:59 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 49921 (ipc=49.9) sim_rate=16640 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 07:02:00 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(12,0,0) tid=(505,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1552,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1553,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1558,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1559,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1565,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1566,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1570,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1571,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1576,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1577,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1591,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1592,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1593,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1594,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1595,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1596,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1596,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1597,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1606,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1607,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1611,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1612,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1614,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1615,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1617,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1618,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1626,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1627,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(19,0,0) tid=(397,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2255,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2256,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2264,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2265,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2268,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2269,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2273,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2274,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2279,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2280,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2286,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2288,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2289,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2293,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2296,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2302,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2308,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2310,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2317,0), 2 CTAs running
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(31,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2949,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2953,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2954,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2961,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2966,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2968,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2969,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2970,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2971,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2973,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2978,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2984,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2986,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2991,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2999,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 347211 (ipc=115.7) sim_rate=86802 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 07:02:01 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(46,0,0) tid=(342,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3629,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3639,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3642,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3642,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3642,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3643,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3644,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3648,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3650,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3658,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3661,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3665,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3668,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3670,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4034,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4296,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4313,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4321,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8298,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8299
gpu_sim_insn = 450436
gpu_ipc =      54.2759
gpu_tot_sim_cycle = 8299
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      54.2759
gpu_tot_issued_cta = 63
gpu_stall_dramfull = 290
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=112609

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9256
	L1I_total_cache_misses = 601
	L1I_total_cache_miss_rate = 0.0649
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 72, Miss = 18, Miss_rate = 0.250, Pending_hits = 54, Reservation_fails = 0
	L1D_cache_core[1]: Access = 156, Miss = 59, Miss_rate = 0.378, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[2]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[3]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[4]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[5]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[7]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[8]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[9]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[10]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[11]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[14]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 297
	L1D_total_cache_miss_rate = 0.2681
	L1D_total_cache_pending_hits = 745
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0588
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 745
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1921
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8655
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 601
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 23, 23, 23, 23, 23, 23, 23, 23, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 267
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:177	W0_Idle:25010	W0_Scoreboard:82953	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2136 {8:267,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36312 {136:267,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 16 
maxdqlatency = 0 
maxmflatency = 280 
averagemflatency = 259 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8298 
mrq_lat_table:281 	11 	24 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37 	276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	334 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	267 	15 	0 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       618         0      1507      1496      2925      3525      2674      5363         0      7471      8268         0         0         0      1822         0 
dram[1]:      1149         0       869       894      2516      3213      3847         0         0         0      2972         0         0         0         0         0 
dram[2]:         0         0      1484      1516      2860      2074         0      3444      7077         0         0         0         0         0         0         0 
dram[3]:         0         0       874       885      3182      3204         0      3041         0      6546         0      5757         0         0         0         0 
dram[4]:         0         0      1490      1476      3394      3550         0      2368      3779         0         0         0         0         0         0         0 
dram[5]:         0         0       882       890      2991      3210         0      7538         0         0      7874      3376         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1300    none         260       261       260       212       193       125    none         126       126    none      none      none         269    none  
dram[1]:          0    none         263       262       234       231       193    none      none      none         124    none      none      none      none      none  
dram[2]:     none      none         260       261       227       219    none         171       126    none      none      none      none      none      none      none  
dram[3]:     none      none         261       272       205       262    none         263    none         126    none         125    none      none      none      none  
dram[4]:     none      none         259       260       223       261    none         268       126    none      none      none      none      none      none      none  
dram[5]:     none      none         261       264       205       230    none         268    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0       268       269       268       268       268       251         0       252       252         0         0         0       269         0
dram[1]:          0         0       274       280       276       270       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       268       273       268       280         0       268       252         0         0         0         0         0         0         0
dram[3]:          0         0       272       277       268       269         0       268         0       252         0       251         0         0         0         0
dram[4]:          0         0       268       267       262       268         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       272       278       261       268         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10954 n_nop=10824 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.02118
n_activity=926 dram_eff=0.2505
bk0: 6a 10882i bk1: 0a 10953i bk2: 28a 10883i bk3: 28a 10868i bk4: 16a 10910i bk5: 18a 10867i bk6: 6a 10920i bk7: 2a 10930i bk8: 0a 10953i bk9: 2a 10930i bk10: 2a 10929i bk11: 0a 10951i bk12: 0a 10953i bk13: 0a 10953i bk14: 2a 10938i bk15: 0a 10954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00410809
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10954 n_nop=10838 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.0199
n_activity=709 dram_eff=0.3075
bk0: 4a 10936i bk1: 0a 10958i bk2: 28a 10874i bk3: 28a 10860i bk4: 18a 10877i bk5: 16a 10890i bk6: 6a 10916i bk7: 0a 10950i bk8: 0a 10952i bk9: 0a 10952i bk10: 4a 10915i bk11: 0a 10951i bk12: 0a 10952i bk13: 0a 10953i bk14: 0a 10957i bk15: 0a 10957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00748585
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80240c00, atomic=0 1 entries : 0x7f36ebcfcdd0 :  mf: uid= 16574, sid01:w00, part=2, addr=0x80240c20, load , size=32, unknown  status = IN_PARTITION_DRAM (8296), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10954 n_nop=10845 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01844
n_activity=642 dram_eff=0.3146
bk0: 0a 10955i bk1: 0a 10956i bk2: 28a 10880i bk3: 28a 10863i bk4: 14a 10894i bk5: 20a 10832i bk6: 0a 10953i bk7: 4a 10921i bk8: 2a 10929i bk9: 0a 10950i bk10: 0a 10952i bk11: 0a 10952i bk12: 0a 10952i bk13: 0a 10952i bk14: 0a 10954i bk15: 0a 10955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0060252
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10954 n_nop=10847 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01826
n_activity=654 dram_eff=0.3058
bk0: 0a 10954i bk1: 0a 10956i bk2: 28a 10879i bk3: 32a 10841i bk4: 16a 10888i bk5: 12a 10911i bk6: 0a 10956i bk7: 4a 10935i bk8: 0a 10954i bk9: 2a 10932i bk10: 0a 10953i bk11: 2a 10930i bk12: 0a 10951i bk13: 0a 10951i bk14: 0a 10951i bk15: 0a 10952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00629907
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10954 n_nop=10849 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01808
n_activity=669 dram_eff=0.296
bk0: 0a 10955i bk1: 0a 10956i bk2: 28a 10884i bk3: 32a 10857i bk4: 18a 10888i bk5: 14a 10909i bk6: 0a 10953i bk7: 2a 10938i bk8: 2a 10930i bk9: 0a 10952i bk10: 0a 10952i bk11: 0a 10953i bk12: 0a 10953i bk13: 0a 10953i bk14: 0a 10954i bk15: 0a 10954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00237356
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10954 n_nop=10841 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01935
n_activity=685 dram_eff=0.3095
bk0: 0a 10954i bk1: 0a 10956i bk2: 28a 10878i bk3: 32a 10830i bk4: 16a 10892i bk5: 16a 10892i bk6: 0a 10952i bk7: 2a 10936i bk8: 0a 10952i bk9: 0a 10956i bk10: 2a 10933i bk11: 4a 10917i bk12: 0a 10952i bk13: 0a 10953i bk14: 0a 10953i bk15: 0a 10954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00675552

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 26, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 345
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8725
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1571
icnt_total_pkts_simt_to_mem=376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.85942
	minimum = 6
	maximum = 34
Network latency average = 8.4971
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 6.6528
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00307935
	minimum = 0.00228943 (at node 2)
	maximum = 0.00783227 (at node 1)
Accepted packet rate average = 0.00307935
	minimum = 0.00228943 (at node 2)
	maximum = 0.00783227 (at node 1)
Injected flit rate average = 0.00868913
	minimum = 0.00228943 (at node 2)
	maximum = 0.0303651 (at node 15)
Accepted flit rate average= 0.00868913
	minimum = 0.00277142 (at node 18)
	maximum = 0.0239788 (at node 1)
Injected packet length average = 2.82174
Accepted packet length average = 2.82174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.85942 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 8.4971 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 6.6528 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00307935 (1 samples)
	minimum = 0.00228943 (1 samples)
	maximum = 0.00783227 (1 samples)
Accepted packet rate average = 0.00307935 (1 samples)
	minimum = 0.00228943 (1 samples)
	maximum = 0.00783227 (1 samples)
Injected flit rate average = 0.00868913 (1 samples)
	minimum = 0.00228943 (1 samples)
	maximum = 0.0303651 (1 samples)
Accepted flit rate average = 0.00868913 (1 samples)
	minimum = 0.00277142 (1 samples)
	maximum = 0.0239788 (1 samples)
Injected packet size average = 2.82174 (1 samples)
Accepted packet size average = 2.82174 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 112609 (inst/sec)
gpgpu_simulation_rate = 2074 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8299)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8299)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8299)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8299)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8299)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8299)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8299)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8299)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8299)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8299)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8299)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8299)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8299)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8299)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8299)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8299)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8299)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8299)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8299)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8299)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8299)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8299)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8299)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8299)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8299)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8299)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8299)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8299)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8299)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8299)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8299)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8299)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8299)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8299)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8299)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8299)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8299)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8299)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8299)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8299)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8299)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8299)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8299)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8299)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8299)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(11,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 9299  inst.: 542620 (ipc=92.2) sim_rate=108524 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 07:02:02 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1175,8299), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1176,8299)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1185,8299), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1186,8299)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(5,0,0) tid=(315,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1193,8299), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1194,8299)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1199,8299), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1200,8299)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1211,8299), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1212,8299)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1217,8299), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1218,8299)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1223,8299), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1224,8299)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1227,8299), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1228,8299)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1240,8299), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1241,8299)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1246,8299), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1247,8299)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1253,8299), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1254,8299)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1259,8299), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1259,8299), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1260,8299)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1260,8299)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1290,8299), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1291,8299)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1317,8299), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1318,8299)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(29,0,0) tid=(494,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1840,8299), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1841,8299)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1870,8299), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1871,8299)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1876,8299), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1877,8299)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1884,8299), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1887,8299), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1898,8299), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1909,8299), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1909,8299), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1915,8299), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1919,8299), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1919,8299), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1924,8299), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1936,8299), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1937,8299), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1949,8299), 2 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(36,0,0) tid=(372,0,0)
GPGPU-Sim uArch: cycles simulated: 10799  inst.: 769360 (ipc=127.6) sim_rate=128226 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 07:02:03 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2508,8299), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2527,8299), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2543,8299), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2558,8299), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2567,8299), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2577,8299), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2583,8299), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2584,8299), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2589,8299), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2592,8299), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2594,8299), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2595,8299), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2602,8299), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2614,8299), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2625,8299), 1 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(45,0,0) tid=(480,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3132,8299), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3193,8299), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3218,8299), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3232,8299), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3235,8299), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3249,8299), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3250,8299), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3258,8299), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3258,8299), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3263,8299), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3268,8299), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3270,8299), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3285,8299), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3302,8299), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3306,8299), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3616,8299), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3748,8299), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3886,8299), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 5.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 3887
gpu_sim_insn = 450228
gpu_ipc =     115.8292
gpu_tot_sim_cycle = 12186
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      73.9097
gpu_tot_issued_cta = 126
gpu_stall_dramfull = 405
gpu_stall_icnt2sh    = 268
gpu_total_sim_rate=150110

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18371
	L1I_total_cache_misses = 841
	L1I_total_cache_miss_rate = 0.0458
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 140, Miss = 36, Miss_rate = 0.257, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[1]: Access = 220, Miss = 75, Miss_rate = 0.341, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[2]: Access = 132, Miss = 34, Miss_rate = 0.258, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 152, Miss = 41, Miss_rate = 0.270, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 164, Miss = 42, Miss_rate = 0.256, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[6]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[7]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 140, Miss = 36, Miss_rate = 0.257, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 132, Miss = 34, Miss_rate = 0.258, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 132, Miss = 34, Miss_rate = 0.258, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 164, Miss = 50, Miss_rate = 0.305, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 584
	L1D_total_cache_miss_rate = 0.2694
	L1D_total_cache_pending_hits = 1495
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0293
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 517
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3974
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 67
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17530
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 841
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 45, 45, 45, 45, 45, 45, 45, 45, 38, 38, 38, 38, 38, 38, 38, 38, 30, 30, 30, 43, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 517
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:274	W0_Idle:41098	W0_Scoreboard:152279	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4136 {8:517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70312 {136:517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 16 
maxdqlatency = 0 
maxmflatency = 280 
averagemflatency = 245 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11605 
mrq_lat_table:517 	13 	26 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	110 	513 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	663 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	517 	15 	0 	0 	0 	0 	0 	1 	6 	22 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       618         0      1507      1496      2925      3525      2674      5363         0      7471      8268         0         0         0      1822         0 
dram[1]:      1149         0       869       894      2516      3213      3847         0         0         0      2972         0         0         0         0         0 
dram[2]:       309         0      1484      1516      2860      2074         0      3444      7077         0         0         0         0      1068         0         0 
dram[3]:         0         0       874       885      3182      3204         0      3041         0      6546         0      5757         0         0         0         0 
dram[4]:         0         0      1490      1476      3394      3550         0      2368      3779         0         0         0         0         0         0         0 
dram[5]:         0         0       882       890      2991      3210         0      7538         0         0      7874      3376         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  3.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 571/48 = 11.895833
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         2         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 31
min_bank_accesses = 0!
chip skew: 7/3 = 2.33
average mf latency per bank:
dram[0]:       1300    none         270       271       264       265       228       125    none         126       126    none      none      none         269    none  
dram[1]:          0    none         273       262       265       265       263    none      none      none         124    none      none      none      none      none  
dram[2]:          0    none         260       271       265       267    none         218       126    none      none      none      none         779    none      none  
dram[3]:     none      none         261       280       269       259    none         474    none         126    none         125    none      none      none      none  
dram[4]:     none      none         259       278       273       265    none         408       126    none      none      none      none      none      none      none  
dram[5]:     none      none         261       272       260       275    none         408    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0       268       269       268       269       268       251         0       252       252         0         0         0       269         0
dram[1]:          0         0       274       280       276       270       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       268       273       268       280         0       268       252         0         0         0         0       266         0         0
dram[3]:          0         0       272       277       268       269         0       268         0       252         0       251         0         0         0         0
dram[4]:          0         0       268       267       262       268         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       272       278       263       269         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16084 n_nop=15874 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.02437
n_activity=1388 dram_eff=0.2824
bk0: 6a 16012i bk1: 0a 16083i bk2: 28a 16013i bk3: 28a 15998i bk4: 56a 15956i bk5: 58a 15897i bk6: 6a 16050i bk7: 2a 16060i bk8: 0a 16083i bk9: 2a 16060i bk10: 2a 16059i bk11: 0a 16081i bk12: 0a 16083i bk13: 0a 16083i bk14: 2a 16068i bk15: 0a 16084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00317085
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16084 n_nop=15892 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.023
n_activity=1153 dram_eff=0.3209
bk0: 4a 16066i bk1: 0a 16088i bk2: 28a 16004i bk3: 28a 15990i bk4: 56a 15926i bk5: 54a 15933i bk6: 6a 16046i bk7: 0a 16080i bk8: 0a 16082i bk9: 0a 16082i bk10: 4a 16045i bk11: 0a 16081i bk12: 0a 16082i bk13: 0a 16083i bk14: 0a 16087i bk15: 0a 16087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00522258
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16084 n_nop=15887 n_act=9 n_pre=1 n_req=97 n_rd=180 n_write=7 bw_util=0.02325
n_activity=1235 dram_eff=0.3028
bk0: 4a 16065i bk1: 0a 16085i bk2: 28a 16010i bk3: 28a 15993i bk4: 56a 15931i bk5: 56a 15877i bk6: 0a 16083i bk7: 4a 16051i bk8: 2a 16059i bk9: 0a 16080i bk10: 0a 16082i bk11: 0a 16082i bk12: 0a 16083i bk13: 2a 16048i bk14: 0a 16083i bk15: 0a 16084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00547128
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16084 n_nop=15897 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.02238
n_activity=1180 dram_eff=0.3051
bk0: 0a 16084i bk1: 0a 16086i bk2: 28a 16009i bk3: 32a 15971i bk4: 56a 15938i bk5: 52a 15952i bk6: 0a 16086i bk7: 4a 16065i bk8: 0a 16084i bk9: 2a 16062i bk10: 0a 16083i bk11: 2a 16060i bk12: 0a 16081i bk13: 0a 16081i bk14: 0a 16081i bk15: 0a 16082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00428998
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16084 n_nop=15899 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.02226
n_activity=1145 dram_eff=0.3127
bk0: 0a 16085i bk1: 0a 16086i bk2: 28a 16014i bk3: 32a 15987i bk4: 58a 15935i bk5: 54a 15952i bk6: 0a 16083i bk7: 2a 16068i bk8: 2a 16060i bk9: 0a 16082i bk10: 0a 16082i bk11: 0a 16083i bk12: 0a 16083i bk13: 0a 16083i bk14: 0a 16084i bk15: 0a 16084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00161651
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16084 n_nop=15893 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.02288
n_activity=1164 dram_eff=0.3162
bk0: 0a 16084i bk1: 0a 16086i bk2: 28a 16008i bk3: 32a 15960i bk4: 56a 15940i bk5: 54a 15931i bk6: 0a 16082i bk7: 2a 16066i bk8: 0a 16082i bk9: 0a 16086i bk10: 2a 16063i bk11: 4a 16047i bk12: 0a 16082i bk13: 0a 16083i bk14: 0a 16083i bk15: 0a 16084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00478737

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 51, Miss = 45, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69, Miss = 49, Miss_rate = 0.710, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 76, Miss = 45, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 145
L2_cache_bank[5]: Access = 66, Miss = 45, Miss_rate = 0.682, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 46, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 53, Miss = 46, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 685
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7883
L2_total_cache_pending_hits = 16
L2_total_cache_reservation_fails = 478
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=3031
icnt_total_pkts_simt_to_mem=776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49265
	minimum = 6
	maximum = 32
Network latency average = 8.27941
	minimum = 6
	maximum = 32
Slowest packet = 691
Flit latency average = 6.50215
	minimum = 6
	maximum = 32
Slowest flit = 1948
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00647934
	minimum = 0.00463082 (at node 1)
	maximum = 0.0138925 (at node 19)
Accepted packet rate average = 0.00647934
	minimum = 0.00463082 (at node 1)
	maximum = 0.0138925 (at node 19)
Injected flit rate average = 0.0177229
	minimum = 0.00463082 (at node 1)
	maximum = 0.0674042 (at node 19)
Accepted flit rate average= 0.0177229
	minimum = 0.00617443 (at node 18)
	maximum = 0.0334448 (at node 13)
Injected packet length average = 2.73529
Accepted packet length average = 2.73529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.67603 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33 (2 samples)
Network latency average = 8.38826 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33 (2 samples)
Flit latency average = 6.57747 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00477935 (2 samples)
	minimum = 0.00346013 (2 samples)
	maximum = 0.0108624 (2 samples)
Accepted packet rate average = 0.00477935 (2 samples)
	minimum = 0.00346013 (2 samples)
	maximum = 0.0108624 (2 samples)
Injected flit rate average = 0.013206 (2 samples)
	minimum = 0.00346013 (2 samples)
	maximum = 0.0488846 (2 samples)
Accepted flit rate average = 0.013206 (2 samples)
	minimum = 0.00447292 (2 samples)
	maximum = 0.0287118 (2 samples)
Injected packet size average = 2.76314 (2 samples)
Accepted packet size average = 2.76314 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 150110 (inst/sec)
gpgpu_simulation_rate = 2031 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12186)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,12186)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,12186)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12186)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,12186)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,12186)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,12186)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,12186)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12186)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12186)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12186)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12186)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12186)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12186)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12186)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,12186)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,12186)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,12186)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,12186)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,12186)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,12186)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,12186)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,12186)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,12186)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,12186)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,12186)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,12186)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,12186)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,12186)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,12186)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,12186)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,12186)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,12186)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,12186)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,12186)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,12186)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,12186)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,12186)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,12186)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,12186)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,12186)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,12186)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,12186)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,12186)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,12186)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(1,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (510,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (510,12186), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(511,12186)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(511,12186)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (512,12186), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(513,12186)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (516,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (516,12186), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(517,12186)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(517,12186)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (520,12186), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(521,12186)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (522,12186), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(523,12186)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (526,12186), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(527,12186)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (528,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (528,12186), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(529,12186)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(529,12186)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(43,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (970,12186), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(971,12186)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (973,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (973,12186), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(974,12186)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(974,12186)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (975,12186), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(976,12186)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (977,12186), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(978,12186)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (983,12186), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(984,12186)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (984,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (984,12186), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(985,12186)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(985,12186)
GPGPU-Sim uArch: cycles simulated: 13186  inst.: 1137231 (ipc=236.6) sim_rate=162461 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 07:02:04 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1007,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1009,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1014,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1017,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1020,12186), 2 CTAs running
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(33,0,0) tid=(340,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1423,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1432,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1433,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1435,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1439,12186), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1439,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1439,12186), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1441,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1442,12186), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1445,12186), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1445,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1452,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1453,12186), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1458,12186), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1865,12186), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1875,12186), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1877,12186), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1878,12186), 1 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(46,0,0) tid=(471,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1891,12186), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1894,12186), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1894,12186), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2155,12186), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2296,12186), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2309,12186), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2310,12186), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2312,12186), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2314,12186), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2347,12186), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 15186  inst.: 1351230 (ipc=150.2) sim_rate=168903 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 07:02:05 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7017,12186), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7400,12186), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7598,12186), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7655,12186), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7707,12186), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7776,12186), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7850,12186), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7943,12186), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8260,12186), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8353,12186), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8363,12186), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8597,12186), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 4.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 8598
gpu_sim_insn = 456218
gpu_ipc =      53.0609
gpu_tot_sim_cycle = 20784
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      65.2849
gpu_tot_issued_cta = 189
gpu_stall_dramfull = 405
gpu_stall_icnt2sh    = 271
gpu_total_sim_rate=169610

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30847
	L1I_total_cache_misses = 862
	L1I_total_cache_miss_rate = 0.0279
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 220, Miss = 56, Miss_rate = 0.255, Pending_hits = 162, Reservation_fails = 0
	L1D_cache_core[1]: Access = 300, Miss = 95, Miss_rate = 0.317, Pending_hits = 139, Reservation_fails = 0
	L1D_cache_core[2]: Access = 212, Miss = 54, Miss_rate = 0.255, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[3]: Access = 314, Miss = 101, Miss_rate = 0.322, Pending_hits = 139, Reservation_fails = 0
	L1D_cache_core[4]: Access = 678, Miss = 256, Miss_rate = 0.378, Pending_hits = 163, Reservation_fails = 0
	L1D_cache_core[5]: Access = 350, Miss = 110, Miss_rate = 0.314, Pending_hits = 163, Reservation_fails = 0
	L1D_cache_core[6]: Access = 291, Miss = 94, Miss_rate = 0.323, Pending_hits = 128, Reservation_fails = 0
	L1D_cache_core[7]: Access = 399, Miss = 139, Miss_rate = 0.348, Pending_hits = 121, Reservation_fails = 0
	L1D_cache_core[8]: Access = 320, Miss = 102, Miss_rate = 0.319, Pending_hits = 154, Reservation_fails = 0
	L1D_cache_core[9]: Access = 457, Miss = 156, Miss_rate = 0.341, Pending_hits = 154, Reservation_fails = 0
	L1D_cache_core[10]: Access = 212, Miss = 55, Miss_rate = 0.259, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[11]: Access = 302, Miss = 98, Miss_rate = 0.325, Pending_hits = 128, Reservation_fails = 0
	L1D_cache_core[12]: Access = 204, Miss = 52, Miss_rate = 0.255, Pending_hits = 150, Reservation_fails = 0
	L1D_cache_core[13]: Access = 336, Miss = 114, Miss_rate = 0.339, Pending_hits = 152, Reservation_fails = 0
	L1D_cache_core[14]: Access = 291, Miss = 92, Miss_rate = 0.316, Pending_hits = 128, Reservation_fails = 0
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1574
	L1D_total_cache_miss_rate = 0.3221
	L1D_total_cache_pending_hits = 2193
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0181
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1043
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6505
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 531
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 29985
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 862
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 68, 68, 68, 68, 68, 68, 68, 68, 45, 45, 45, 58, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1043
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:456	W0_Idle:101288	W0_Scoreboard:249803	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8344 {8:1043,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141848 {136:1043,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 11152 {136:82,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 282 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 20783 
mrq_lat_table:1064 	20 	52 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	929 	713 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1702 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1014 	44 	0 	0 	0 	0 	0 	1 	6 	22 	215 	340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         2         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       618         0      1507      1496      2925      3525      2674      5363      1950      7471      8268      2969      4126      6624      1822      2529 
dram[1]:      1149      1028       869       894      2516      3213      3847      2004      1943      2751      2972      3135      2975      1579         0      2354 
dram[2]:       309      5004      1484      1516      2860      3725      2419      3444      7077      2350      1907      3249      5867      1068         0      1219 
dram[3]:         0         0       874       885      3182      3204      2010      3041      2341      6546      2740      5757         0      5094         0         0 
dram[4]:      1456      1104      1490      1476      3394      3550      1463      2368      3779      2678      2757      2331      6829      2004         0         0 
dram[5]:         0         0      1637       890      2991      3210      1654      7538      1341      2515      7874      3376      4710      6957         0      2519 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 22.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  6.333333 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  3.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 30.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1172/118 = 9.932203
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        11         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         2         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        15         7         3         1         1         0         0 
total reads: 242
min_bank_accesses = 0!
chip skew: 48/35 = 1.37
average mf latency per bank:
dram[0]:       1300    none         423       424       405       401       313       224       124       131       149       148       126       126       269       272
dram[1]:          0       270       431       408       351       446       300       226       140       132       167       123       124       268    none         268
dram[2]:          0       268       395       426       373       412       261       226       151       137       156       137       176       779    none         268
dram[3]:     none      none         407       437       384       366       288       294       123       147       124       148    none         176    none      none  
dram[4]:        272       268       394       448       379       421       254       230       135       162       123       133       124       268    none      none  
dram[5]:     none      none         398       429       371       411       221       255       139       133       153       172       196       126    none         273
maximum mf latency per bank:
dram[0]:        278         0       268       269       268       269       268       259       254       252       252       252       252       252       269       272
dram[1]:          0       270       274       280       276       270       277       268       277       251       277       252       252       268         0       268
dram[2]:          0       268       278       273       268       280       268       277       277       252       269       252       268       266         0       268
dram[3]:          0         0       272       277       268       269       268       277       252       252       262       257         0       268         0         0
dram[4]:        272       268       277       267       262       268       270       268       252       277       253       269       251       268         0         0
dram[5]:          0         0       277       278       263       282       268       268       268       256       277       252       252       252         0       273

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27057 n_act=17 n_pre=2 n_req=200 n_rd=314 n_write=43 bw_util=0.02603
n_activity=2743 dram_eff=0.2603
bk0: 6a 27358i bk1: 0a 27430i bk2: 28a 27361i bk3: 28a 27346i bk4: 64a 27282i bk5: 60a 27243i bk6: 34a 27325i bk7: 22a 27339i bk8: 18a 27284i bk9: 18a 27279i bk10: 22a 27261i bk11: 6a 27376i bk12: 2a 27410i bk13: 2a 27408i bk14: 2a 27414i bk15: 2a 27410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00335363
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80258b80, atomic=0 1 entries : 0x7f36e03d3320 :  mf: uid= 46740, sid04:w23, part=1, addr=0x80258be0, load , size=32, unknown  status = IN_PARTITION_DRAM (20780), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27047 n_act=21 n_pre=6 n_req=200 n_rd=318 n_write=41 bw_util=0.02617
n_activity=2842 dram_eff=0.2526
bk0: 4a 27412i bk1: 2a 27416i bk2: 28a 27352i bk3: 28a 27340i bk4: 60a 27270i bk5: 60a 27275i bk6: 38a 27246i bk7: 26a 27335i bk8: 20a 27233i bk9: 16a 27304i bk10: 18a 27247i bk11: 10a 27331i bk12: 4a 27389i bk13: 2a 27414i bk14: 0a 27434i bk15: 2a 27417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00616046
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27053 n_act=28 n_pre=13 n_req=188 n_rd=302 n_write=37 bw_util=0.02471
n_activity=2876 dram_eff=0.2357
bk0: 4a 27414i bk1: 2a 27418i bk2: 30a 27333i bk3: 28a 27344i bk4: 60a 27275i bk5: 64a 27164i bk6: 18a 27371i bk7: 32a 27223i bk8: 26a 27138i bk9: 10a 27344i bk10: 10a 27332i bk11: 10a 27344i bk12: 4a 27377i bk13: 2a 27392i bk14: 0a 27430i bk15: 2a 27415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00867568
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27085 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02413
n_activity=2543 dram_eff=0.2603
bk0: 0a 27432i bk1: 0a 27435i bk2: 28a 27359i bk3: 32a 27322i bk4: 64a 27272i bk5: 58a 27291i bk6: 24a 27326i bk7: 32a 27289i bk8: 12a 27335i bk9: 12a 27335i bk10: 12a 27326i bk11: 18a 27276i bk12: 0a 27429i bk13: 4a 27378i bk14: 0a 27427i bk15: 0a 27429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0052856
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27065 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02508
n_activity=2745 dram_eff=0.2506
bk0: 2a 27416i bk1: 2a 27416i bk2: 30a 27332i bk3: 32a 27335i bk4: 62a 27278i bk5: 56a 27302i bk6: 28a 27325i bk7: 32a 27294i bk8: 12a 27342i bk9: 14a 27276i bk10: 12a 27332i bk11: 18a 27255i bk12: 4a 27392i bk13: 2a 27411i bk14: 0a 27428i bk15: 0a 27430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00382751
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27036 n_act=19 n_pre=6 n_req=210 n_rd=324 n_write=48 bw_util=0.02712
n_activity=2929 dram_eff=0.254
bk0: 0a 27433i bk1: 0a 27436i bk2: 30a 27329i bk3: 32a 27307i bk4: 62a 27278i bk5: 64a 27211i bk6: 26a 27313i bk7: 30a 27303i bk8: 22a 27217i bk9: 30a 27204i bk10: 16a 27274i bk11: 6a 27380i bk12: 2a 27409i bk13: 2a 27410i bk14: 0a 27431i bk15: 2a 27410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00721758

========= L2 cache stats =========
L2_cache_bank[0]: Access = 192, Miss = 88, Miss_rate = 0.458, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 127, Miss = 69, Miss_rate = 0.543, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 167, Miss = 86, Miss_rate = 0.515, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 133, Miss = 73, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 149, Miss = 76, Miss_rate = 0.510, Pending_hits = 6, Reservation_fails = 145
L2_cache_bank[5]: Access = 153, Miss = 75, Miss_rate = 0.490, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 126, Miss = 70, Miss_rate = 0.556, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 132, Miss = 78, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 127, Miss = 75, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 139, Miss = 78, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 130, Miss = 79, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 149, Miss = 83, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1724
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5394
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 478
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 342
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=6254
icnt_total_pkts_simt_to_mem=2308
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.50048
	minimum = 6
	maximum = 19
Network latency average = 7.43215
	minimum = 6
	maximum = 15
Slowest packet = 1407
Flit latency average = 6.18991
	minimum = 6
	maximum = 12
Slowest flit = 8108
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00895126
	minimum = 0.00209351 (at node 12)
	maximum = 0.0257037 (at node 4)
Accepted packet rate average = 0.00895126
	minimum = 0.00209351 (at node 12)
	maximum = 0.0257037 (at node 4)
Injected flit rate average = 0.0204828
	minimum = 0.00209351 (at node 12)
	maximum = 0.0431496 (at node 15)
Accepted flit rate average= 0.0204828
	minimum = 0.0104676 (at node 12)
	maximum = 0.0689695 (at node 4)
Injected packet length average = 2.28826
Accepted packet length average = 2.28826
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.28418 (3 samples)
	minimum = 6 (3 samples)
	maximum = 28.3333 (3 samples)
Network latency average = 8.06955 (3 samples)
	minimum = 6 (3 samples)
	maximum = 27 (3 samples)
Flit latency average = 6.44829 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00616998 (3 samples)
	minimum = 0.00300459 (3 samples)
	maximum = 0.0158095 (3 samples)
Accepted packet rate average = 0.00616998 (3 samples)
	minimum = 0.00300459 (3 samples)
	maximum = 0.0158095 (3 samples)
Injected flit rate average = 0.0156316 (3 samples)
	minimum = 0.00300459 (3 samples)
	maximum = 0.0469729 (3 samples)
Accepted flit rate average = 0.0156316 (3 samples)
	minimum = 0.00647113 (3 samples)
	maximum = 0.042131 (3 samples)
Injected packet size average = 2.53349 (3 samples)
Accepted packet size average = 2.53349 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 169610 (inst/sec)
gpgpu_simulation_rate = 2598 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,20784)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,20784)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,20784)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,20784)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,20784)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,20784)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,20784)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,20784)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,20784)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,20784)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,20784)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,20784)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,20784)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,20784)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,20784)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,20784)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,20784)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,20784)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,20784)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,20784)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,20784)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,20784)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,20784)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,20784)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,20784)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,20784)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,20784)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,20784)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,20784)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,20784)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,20784)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,20784)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,20784)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,20784)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,20784)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,20784)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,20784)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,20784)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,20784)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,20784)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,20784)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,20784)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,20784)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,20784)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,20784)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 21284  inst.: 1454165 (ipc=194.6) sim_rate=161573 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 07:02:06 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (520,20784), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(521,20784)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (532,20784), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(533,20784)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (566,20784), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(567,20784)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,0,0) tid=(352,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (680,20784), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(681,20784)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (687,20784), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(688,20784)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (688,20784), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(689,20784)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (697,20784), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(698,20784)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (712,20784), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(713,20784)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (729,20784), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(730,20784)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (746,20784), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(747,20784)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (754,20784), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(755,20784)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (756,20784), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(757,20784)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (777,20784), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(778,20784)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,20784), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,20784)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (781,20784), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(782,20784)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (993,20784), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(994,20784)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(36,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1046,20784), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1047,20784)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1162,20784), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1163,20784)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1175,20784), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1184,20784), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1191,20784), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1198,20784), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1199,20784), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1204,20784), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1213,20784), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1223,20784), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1223,20784), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1225,20784), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1245,20784), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1261,20784), 2 CTAs running
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(49,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1445,20784), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1474,20784), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 22284  inst.: 1700525 (ipc=229.1) sim_rate=170052 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 07:02:07 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1574,20784), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1632,20784), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1644,20784), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1645,20784), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1654,20784), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1657,20784), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1660,20784), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1670,20784), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1684,20784), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1687,20784), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1691,20784), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1691,20784), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1715,20784), 1 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(56,0,0) tid=(460,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1896,20784), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1928,20784), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1928,20784), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1956,20784), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1956,20784), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2017,20784), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2023,20784), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2070,20784), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2075,20784), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2090,20784), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2098,20784), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2117,20784), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2131,20784), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2133,20784), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2185,20784), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2286,20784), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2452,20784), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2571,20784), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 12.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 2572
gpu_sim_insn = 452904
gpu_ipc =     176.0902
gpu_tot_sim_cycle = 23356
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      77.4870
gpu_tot_issued_cta = 252
gpu_stall_dramfull = 405
gpu_stall_icnt2sh    = 274
gpu_total_sim_rate=180978

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 40967
	L1I_total_cache_misses = 862
	L1I_total_cache_miss_rate = 0.0210
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 336, Miss = 115, Miss_rate = 0.342, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[1]: Access = 404, Miss = 143, Miss_rate = 0.354, Pending_hits = 187, Reservation_fails = 0
	L1D_cache_core[2]: Access = 348, Miss = 121, Miss_rate = 0.348, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[3]: Access = 434, Miss = 161, Miss_rate = 0.371, Pending_hits = 187, Reservation_fails = 0
	L1D_cache_core[4]: Access = 774, Miss = 295, Miss_rate = 0.381, Pending_hits = 211, Reservation_fails = 0
	L1D_cache_core[5]: Access = 474, Miss = 174, Miss_rate = 0.367, Pending_hits = 211, Reservation_fails = 0
	L1D_cache_core[6]: Access = 419, Miss = 162, Miss_rate = 0.387, Pending_hits = 176, Reservation_fails = 0
	L1D_cache_core[7]: Access = 527, Miss = 201, Miss_rate = 0.381, Pending_hits = 175, Reservation_fails = 0
	L1D_cache_core[8]: Access = 452, Miss = 172, Miss_rate = 0.381, Pending_hits = 202, Reservation_fails = 0
	L1D_cache_core[9]: Access = 573, Miss = 216, Miss_rate = 0.377, Pending_hits = 202, Reservation_fails = 0
	L1D_cache_core[10]: Access = 332, Miss = 115, Miss_rate = 0.346, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[11]: Access = 422, Miss = 159, Miss_rate = 0.377, Pending_hits = 176, Reservation_fails = 0
	L1D_cache_core[12]: Access = 368, Miss = 142, Miss_rate = 0.386, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 476, Miss = 193, Miss_rate = 0.405, Pending_hits = 200, Reservation_fails = 0
	L1D_cache_core[14]: Access = 411, Miss = 154, Miss_rate = 0.375, Pending_hits = 176, Reservation_fails = 0
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2523
	L1D_total_cache_miss_rate = 0.3738
	L1D_total_cache_pending_hits = 2943
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0129
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1293
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9161
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1230
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40105
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 862
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 133, 120, 133, 120, 120, 133, 133, 120, 120, 133, 133, 120, 120, 133, 90, 90, 90, 103, 90, 90, 90, 90, 83, 83, 96, 83, 83, 83, 83, 83, 60, 60, 60, 73, 60, 73, 60, 60, 73, 73, 60, 60, 60, 60, 73, 60, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1293
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:733	W0_Idle:105810	W0_Scoreboard:290550	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10344 {8:1293,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 175848 {136:1293,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 11152 {136:82,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 282 
averagemflatency = 183 
max_icnt2mem_latency = 79 
max_icnt2sh_latency = 23355 
mrq_lat_table:1064 	20 	52 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2043 	713 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2548 	192 	92 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1230 	78 	0 	0 	0 	0 	0 	1 	6 	22 	215 	1204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         2         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       618         0      1507      1496      2925      3525      2674      5363      1950      7471      8268      2969      4126      6624      1822      2529 
dram[1]:      1149      1028       869       894      2516      3213      3847      2004      1943      2751      2972      3135      2975      1579         0      2354 
dram[2]:       309      5004      1484      1516      2860      3725      2419      3444      7077      2350      1907      3249      5867      1068         0      1219 
dram[3]:         0         0       874       885      3182      3204      2010      3041      2341      6546      2740      5757         0      5094         0         0 
dram[4]:      1456      1104      1490      1476      3394      3550      1463      2368      3779      2678      2757      2331      6829      2004         0         0 
dram[5]:         0         0      1637       890      2991      3210      1654      7538      1341      2515      7874      3376      4710      6957         0      2519 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 22.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  6.333333 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  3.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 30.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1172/118 = 9.932203
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        11         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         2         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        15         7         3         1         1         0         0 
total reads: 242
min_bank_accesses = 0!
chip skew: 48/35 = 1.37
average mf latency per bank:
dram[0]:       1300    none         534       575       642       631       456       300       124       131       149       148       126       126       269       272
dram[1]:          0       270       593       539       532       723       432       323       140       132       167       123       124       268    none         268
dram[2]:          0       268       627       478       587       656       416       299       151       137       156       137       176     11522    none         268
dram[3]:     none      none         558       542       610       583       402       395       123       147       124       148    none         176    none      none  
dram[4]:        272       268       519       554       570       648       389       320       135       162       123       133       124       268    none      none  
dram[5]:     none      none         520       535       581       636       330       368       139       133       153       172       196       126    none         273
maximum mf latency per bank:
dram[0]:        278         0       268       269       268       269       268       259       254       252       252       252       252       252       269       272
dram[1]:          0       270       274       280       276       270       277       268       277       251       277       252       252       268         0       268
dram[2]:          0       268       278       273       268       280       268       277       277       252       269       252       268       266         0       268
dram[3]:          0         0       272       277       268       269       268       277       252       252       262       257         0       268         0         0
dram[4]:        272       268       277       267       262       268       270       268       252       277       253       269       251       268         0         0
dram[5]:          0         0       277       278       263       282       268       268       268       256       277       252       252       252         0       273

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30827 n_nop=30451 n_act=17 n_pre=2 n_req=200 n_rd=314 n_write=43 bw_util=0.02316
n_activity=2743 dram_eff=0.2603
bk0: 6a 30752i bk1: 0a 30824i bk2: 28a 30755i bk3: 28a 30740i bk4: 64a 30676i bk5: 60a 30637i bk6: 34a 30719i bk7: 22a 30733i bk8: 18a 30678i bk9: 18a 30673i bk10: 22a 30655i bk11: 6a 30770i bk12: 2a 30804i bk13: 2a 30802i bk14: 2a 30808i bk15: 2a 30804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0029844
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30827 n_nop=30441 n_act=21 n_pre=6 n_req=200 n_rd=318 n_write=41 bw_util=0.02329
n_activity=2849 dram_eff=0.252
bk0: 4a 30806i bk1: 2a 30810i bk2: 28a 30746i bk3: 28a 30734i bk4: 60a 30664i bk5: 60a 30669i bk6: 38a 30640i bk7: 26a 30729i bk8: 20a 30627i bk9: 16a 30698i bk10: 18a 30641i bk11: 10a 30725i bk12: 4a 30783i bk13: 2a 30808i bk14: 0a 30828i bk15: 2a 30811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00548221
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30827 n_nop=30447 n_act=28 n_pre=13 n_req=188 n_rd=302 n_write=37 bw_util=0.02199
n_activity=2876 dram_eff=0.2357
bk0: 4a 30808i bk1: 2a 30812i bk2: 30a 30727i bk3: 28a 30738i bk4: 60a 30669i bk5: 64a 30558i bk6: 18a 30765i bk7: 32a 30617i bk8: 26a 30532i bk9: 10a 30738i bk10: 10a 30726i bk11: 10a 30738i bk12: 4a 30771i bk13: 2a 30786i bk14: 0a 30824i bk15: 2a 30809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0077205
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30827 n_nop=30479 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02147
n_activity=2543 dram_eff=0.2603
bk0: 0a 30826i bk1: 0a 30829i bk2: 28a 30753i bk3: 32a 30716i bk4: 64a 30666i bk5: 58a 30685i bk6: 24a 30720i bk7: 32a 30683i bk8: 12a 30729i bk9: 12a 30729i bk10: 12a 30720i bk11: 18a 30670i bk12: 0a 30823i bk13: 4a 30772i bk14: 0a 30821i bk15: 0a 30823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00470367
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30827 n_nop=30459 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02232
n_activity=2745 dram_eff=0.2506
bk0: 2a 30810i bk1: 2a 30810i bk2: 30a 30726i bk3: 32a 30729i bk4: 62a 30672i bk5: 56a 30696i bk6: 28a 30719i bk7: 32a 30688i bk8: 12a 30736i bk9: 14a 30670i bk10: 12a 30726i bk11: 18a 30649i bk12: 4a 30786i bk13: 2a 30805i bk14: 0a 30822i bk15: 0a 30824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00340611
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30827 n_nop=30430 n_act=19 n_pre=6 n_req=210 n_rd=324 n_write=48 bw_util=0.02413
n_activity=2929 dram_eff=0.254
bk0: 0a 30827i bk1: 0a 30830i bk2: 30a 30723i bk3: 32a 30701i bk4: 62a 30672i bk5: 64a 30605i bk6: 26a 30707i bk7: 30a 30697i bk8: 22a 30611i bk9: 30a 30598i bk10: 16a 30668i bk11: 6a 30774i bk12: 2a 30803i bk13: 2a 30804i bk14: 0a 30825i bk15: 2a 30804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00642294

========= L2 cache stats =========
L2_cache_bank[0]: Access = 274, Miss = 88, Miss_rate = 0.321, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 199, Miss = 69, Miss_rate = 0.347, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 242, Miss = 86, Miss_rate = 0.355, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 214, Miss = 73, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 229, Miss = 76, Miss_rate = 0.332, Pending_hits = 6, Reservation_fails = 145
L2_cache_bank[5]: Access = 438, Miss = 75, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 205, Miss = 70, Miss_rate = 0.341, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 199, Miss = 78, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 199, Miss = 75, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 209, Miss = 78, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 203, Miss = 79, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 227, Miss = 83, Miss_rate = 0.366, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2838
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3277
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 478
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=8368
icnt_total_pkts_simt_to_mem=4286
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.85099
	minimum = 6
	maximum = 76
Network latency average = 9.35278
	minimum = 6
	maximum = 76
Slowest packet = 3569
Flit latency average = 8.52151
	minimum = 6
	maximum = 75
Slowest flit = 8864
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0320834
	minimum = 0.0186625 (at node 4)
	maximum = 0.110809 (at node 20)
Accepted packet rate average = 0.0320834
	minimum = 0.0186625 (at node 4)
	maximum = 0.110809 (at node 20)
Injected flit rate average = 0.0589252
	minimum = 0.0311042 (at node 4)
	maximum = 0.141913 (at node 20)
Accepted flit rate average= 0.0589252
	minimum = 0.0435459 (at node 4)
	maximum = 0.213841 (at node 20)
Injected packet length average = 1.83662
Accepted packet length average = 1.83662
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.67588 (4 samples)
	minimum = 6 (4 samples)
	maximum = 40.25 (4 samples)
Network latency average = 8.39036 (4 samples)
	minimum = 6 (4 samples)
	maximum = 39.25 (4 samples)
Flit latency average = 6.96659 (4 samples)
	minimum = 6 (4 samples)
	maximum = 38.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0126483 (4 samples)
	minimum = 0.00691907 (4 samples)
	maximum = 0.0395593 (4 samples)
Accepted packet rate average = 0.0126483 (4 samples)
	minimum = 0.00691907 (4 samples)
	maximum = 0.0395593 (4 samples)
Injected flit rate average = 0.026455 (4 samples)
	minimum = 0.0100295 (4 samples)
	maximum = 0.0707079 (4 samples)
Accepted flit rate average = 0.026455 (4 samples)
	minimum = 0.0157398 (4 samples)
	maximum = 0.0850586 (4 samples)
Injected packet size average = 2.09158 (4 samples)
Accepted packet size average = 2.09158 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 180978 (inst/sec)
gpgpu_simulation_rate = 2335 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,23356)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,23356)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,23356)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,23356)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,23356)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,23356)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,23356)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,23356)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,23356)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,23356)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,23356)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,23356)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,23356)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,23356)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,23356)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,23356)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,23356)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,23356)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,23356)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,23356)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,23356)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,23356)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,23356)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,23356)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,23356)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,23356)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,23356)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,23356)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,23356)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,23356)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,23356)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,23356)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,23356)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,23356)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,23356)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,23356)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,23356)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,23356)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,23356)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,23356)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,23356)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,23356)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,23356)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,23356)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,23356)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(6,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 23856  inst.: 1902662 (ipc=185.8) sim_rate=172969 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 07:02:08 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (518,23356), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(519,23356)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(26,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 26356  inst.: 2041916 (ipc=77.4) sim_rate=170159 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 07:02:09 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(10,0,0) tid=(282,0,0)
GPGPU-Sim uArch: cycles simulated: 28356  inst.: 2065755 (ipc=51.2) sim_rate=158904 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 07:02:10 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5889,23356), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5889,23356), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5890,23356)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5890,23356)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5937,23356), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5938,23356)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5994,23356), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5995,23356)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6008,23356), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6009,23356)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6193,23356), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6194,23356)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6223,23356), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6224,23356)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6258,23356), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6259,23356)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6260,23356), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6261,23356)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6288,23356), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6289,23356)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6292,23356), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6293,23356)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(33,0,0) tid=(400,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6422,23356), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6423,23356)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6473,23356), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6474,23356)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6501,23356), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6502,23356)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6542,23356), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6543,23356)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6567,23356), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6568,23356)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6723,23356), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6724,23356)
GPGPU-Sim uArch: cycles simulated: 30356  inst.: 2237496 (ipc=61.1) sim_rate=159821 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 07:02:11 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(55,0,0) tid=(368,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7025,23356), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7030,23356), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7253,23356), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7257,23356), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7374,23356), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7749,23356), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7925,23356), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8150,23356), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 32856  inst.: 2293512 (ipc=50.9) sim_rate=152900 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 07:02:12 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9753,23356), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10313,23356), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10599,23356), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10602,23356), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10688,23356), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10696,23356), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10737,23356), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10740,23356), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10948,23356), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10962,23356), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11002,23356), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11148,23356), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11157,23356), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11482,23356), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11527,23356), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11543,23356), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(56,0,0) tid=(454,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11675,23356), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12014,23356), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12063,23356), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12223,23356), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12285,23356), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12434,23356), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12469,23356), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 35856  inst.: 2346381 (ipc=42.9) sim_rate=146648 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 07:02:13 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12729,23356), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12784,23356), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12815,23356), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12818,23356), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12860,23356), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15158,23356), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15288,23356), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15422,23356), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15503,23356), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16055,23356), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16225,23356), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16462,23356), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17494,23356), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17499,23356), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 17500
gpu_sim_insn = 547599
gpu_ipc =      31.2914
gpu_tot_sim_cycle = 40856
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      57.6998
gpu_tot_issued_cta = 315
gpu_stall_dramfull = 405
gpu_stall_icnt2sh    = 387
gpu_total_sim_rate=147336

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 99512
	L1I_total_cache_misses = 885
	L1I_total_cache_miss_rate = 0.0089
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2079, Miss = 855, Miss_rate = 0.411, Pending_hits = 244, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2614, Miss = 1093, Miss_rate = 0.418, Pending_hits = 206, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1448, Miss = 560, Miss_rate = 0.387, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1953, Miss = 773, Miss_rate = 0.396, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2500, Miss = 1005, Miss_rate = 0.402, Pending_hits = 230, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2362, Miss = 950, Miss_rate = 0.402, Pending_hits = 233, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2414, Miss = 1015, Miss_rate = 0.420, Pending_hits = 208, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2082, Miss = 834, Miss_rate = 0.401, Pending_hits = 197, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3312, Miss = 1351, Miss_rate = 0.408, Pending_hits = 226, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2383, Miss = 953, Miss_rate = 0.400, Pending_hits = 230, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2115, Miss = 879, Miss_rate = 0.416, Pending_hits = 223, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2463, Miss = 992, Miss_rate = 0.403, Pending_hits = 202, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2168, Miss = 912, Miss_rate = 0.421, Pending_hits = 232, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2285, Miss = 930, Miss_rate = 0.407, Pending_hits = 229, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2015, Miss = 830, Miss_rate = 0.412, Pending_hits = 218, Reservation_fails = 0
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 13932
	L1D_total_cache_miss_rate = 0.4075
	L1D_total_cache_pending_hits = 3346
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5265
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18675
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8667
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98627
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
150, 150, 163, 150, 163, 608, 150, 163, 163, 150, 150, 163, 163, 150, 150, 163, 105, 105, 537, 118, 105, 533, 537, 105, 504, 98, 111, 98, 98, 556, 98, 98, 507, 75, 533, 88, 75, 494, 75, 75, 546, 88, 75, 533, 481, 75, 88, 75, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 1734
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5265
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1734
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3434	W0_Idle:157498	W0_Scoreboard:560738	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 42120 {8:5265,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 716040 {136:5265,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 347 
averagemflatency = 163 
max_icnt2mem_latency = 79 
max_icnt2sh_latency = 40855 
mrq_lat_table:2810 	69 	126 	220 	125 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12788 	1680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14069 	391 	92 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4486 	790 	4 	0 	0 	0 	0 	1 	6 	22 	215 	6720 	2224 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        25        25        18        37        23        54         6         4         0         2 
dram[1]:         2         1        14        14        31        31        25        26        37        26        39        23         4         8         3         2 
dram[2]:         2         2        14        14        31        29        32        18        32        50        47        25         4         3         1         3 
dram[3]:         1         3        14        16        34        29        17        14        45        50        48        40         7         2         1         1 
dram[4]:         1         1        14        16        33        28        23        23        33        39        39        46         4         4         2         1 
dram[5]:         2         3        14        16        33        28        27        25        35        30        28        42         4         4         2         2 
maximum service time to same row:
dram[0]:      9472      8775      1507      1496      2925      5760      4294      5363      1950      7471      8268      4093      4961      6624      1822      6930 
dram[1]:      1332      3247      5514      4625      7575      5522      4524      5096      4445      2869      4150      3135      2975      4541     10883      6701 
dram[2]:      5603      5004      7437      6286      3516      4410      3220      3444      7077      8545      4450      3249      7064      1331      6719      5412 
dram[3]:      5764      5578      4694      6247      6428      3873      3010      4227      6448      6546      4591      5757      4597      5094      7409      5942 
dram[4]:      6473      5650      3938      4169      5568      4436      3201      4377      7424      4231      4584      4239      6829      6637      6765      5052 
dram[5]:      1447      9893      3728       981      5250      4087      4769      7538      4819      2515      7874      4324      4710      6957      4434      4852 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.000000 10.200000  4.750000 22.333334  7.777778  6.083333  5.923077  3.000000  1.833333  2.000000  1.333333 
dram[1]:  1.250000  1.000000  3.500000  3.666667  7.400000  4.444445  6.875000 10.400000  9.000000  5.066667  5.538462  4.625000  1.888889  3.250000  1.666667  1.750000 
dram[2]:  1.500000  1.333333  5.666667  3.333333  5.428571  3.750000  4.461538  4.615385  5.384615 14.000000  5.538462  5.428571  2.666667  2.000000  1.250000  1.800000 
dram[3]:  1.000000  1.750000  3.833333  3.833333 10.250000  4.750000  7.571429  4.909091  9.428572  8.875000  8.750000  7.666667  2.428571  1.428571  1.000000  3.000000 
dram[4]:  1.000000  1.500000  3.142857  2.777778  7.000000  8.500000  5.800000  6.333333  8.111111  5.692307  6.454545 11.500000  1.900000  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  3.285714  6.666667  9.250000  4.666667  8.500000  9.000000 11.500000 14.400000  5.214286  7.500000  2.500000  3.000000  2.000000  1.200000 
average row locality = 3388/657 = 5.156773
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        14        32        32        34        34         4         4         0         0 
dram[1]:         0         0         0         0         1         1        16        16        33        31        31        32         4         4         0         0 
dram[2]:         0         0         0         0         1         2        19        17        32        32        32        34         4         4         0         0 
dram[3]:         0         0         0         0         2         0        18        15        33        34        34        31         5         2         0         0 
dram[4]:         0         0         0         0         2         0        18        18        33        33        33        34         4         2         0         0 
dram[5]:         0         0         0         0         2         1        15        16        33        34        34        36         4         2         0         0 
total reads: 1045
min_bank_accesses = 0!
chip skew: 177/169 = 1.05
average mf latency per bank:
dram[0]:        789       277       814       880      1786      1938       955       782       377       364       362       337       351       365       263       276
dram[1]:        171       277       730       673      1813      1978       892       816       349       367       390       325       348       335       274       272
dram[2]:         92       285      1008       585      1946      1844       770       760       366       359       307       325       289      3087       274       300
dram[3]:        273       272       664       671      1962      1904       804       827       344       357       359       376       284       347       300       265
dram[4]:        278       268       671       645      1832      2153       801       808       354       363       357       345       302       269       273       268
dram[5]:        271       281       634       745      1940      1883       939       842       341       358       334       301       243       293       269       274
maximum mf latency per bank:
dram[0]:        279       277       283       279       296       282       277       302       282       281       333       323       280       289       269       296
dram[1]:        289       281       291       283       287       288       295       277       297       295       284       317       287       285       299       284
dram[2]:        278       289       279       301       281       289       290       295       282       280       288       300       288       286       289       278
dram[3]:        278       284       286       290       285       292       284       289       294       286       281       292       303       284       281       278
dram[4]:        284       277       292       295       304       282       285       287       298       288       292       293       282       281       280       284
dram[5]:        280       290       281       281       300       287       291       286       285       286       298       347       285       282       290       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53926 n_nop=52807 n_act=103 n_pre=87 n_req=550 n_rd=758 n_write=171 bw_util=0.03445
n_activity=8448 dram_eff=0.2199
bk0: 12a 53761i bk1: 4a 53872i bk2: 30a 53828i bk3: 32a 53794i bk4: 86a 53478i bk5: 76a 53532i bk6: 72a 53457i bk7: 86a 53257i bk8: 70a 53279i bk9: 76a 53075i bk10: 78a 52985i bk11: 86a 52773i bk12: 16a 53725i bk13: 14a 53663i bk14: 4a 53891i bk15: 16a 53716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0336758
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53926 n_nop=52729 n_act=119 n_pre=103 n_req=572 n_rd=806 n_write=169 bw_util=0.03616
n_activity=9038 dram_eff=0.2158
bk0: 10a 53814i bk1: 8a 53825i bk2: 42a 53695i bk3: 44a 53684i bk4: 72a 53644i bk5: 78a 53520i bk6: 78a 53334i bk7: 72a 53445i bk8: 78a 53131i bk9: 90a 52878i bk10: 82a 53056i bk11: 84a 52772i bk12: 26a 53599i bk13: 18a 53699i bk14: 10a 53827i bk15: 14a 53778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0328598
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53926 n_nop=52691 n_act=131 n_pre=115 n_req=583 n_rd=812 n_write=177 bw_util=0.03668
n_activity=9349 dram_eff=0.2116
bk0: 6a 53878i bk1: 24a 53672i bk2: 34a 53797i bk3: 40a 53680i bk4: 74a 53599i bk5: 86a 53418i bk6: 78a 53192i bk7: 86a 53155i bk8: 76a 53088i bk9: 76a 53224i bk10: 80a 52941i bk11: 84a 52851i bk12: 24a 53675i bk13: 16a 53686i bk14: 10a 53804i bk15: 18a 53773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0308386
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53926 n_nop=52800 n_act=102 n_pre=86 n_req=556 n_rd=764 n_write=174 bw_util=0.03479
n_activity=8519 dram_eff=0.2202
bk0: 4a 53879i bk1: 14a 53798i bk2: 46a 53693i bk3: 46a 53648i bk4: 78a 53661i bk5: 76a 53556i bk6: 70a 53417i bk7: 78a 53265i bk8: 66a 53202i bk9: 74a 53090i bk10: 72a 53107i bk11: 76a 53054i bk12: 24a 53593i bk13: 16a 53661i bk14: 12a 53751i bk15: 12a 53853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0234395
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53926 n_nop=52757 n_act=110 n_pre=94 n_req=571 n_rd=788 n_write=177 bw_util=0.03579
n_activity=8890 dram_eff=0.2171
bk0: 4a 53887i bk1: 6a 53890i bk2: 44a 53669i bk3: 50a 53582i bk4: 80a 53573i bk5: 68a 53694i bk6: 80a 53321i bk7: 78a 53317i bk8: 80a 53059i bk9: 82a 53036i bk10: 76a 53017i bk11: 70a 53164i bk12: 30a 53556i bk13: 18a 53732i bk14: 10a 53805i bk15: 12a 53834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0266847
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53926 n_nop=52823 n_act=92 n_pre=76 n_req=556 n_rd=758 n_write=177 bw_util=0.03468
n_activity=8371 dram_eff=0.2234
bk0: 12a 53812i bk1: 12a 53800i bk2: 46a 53658i bk3: 40a 53730i bk4: 70a 53660i bk5: 82a 53526i bk6: 72a 53437i bk7: 76a 53416i bk8: 72a 53203i bk9: 76a 53248i bk10: 78a 52930i bk11: 78a 52970i bk12: 12a 53760i bk13: 8a 53840i bk14: 12a 53820i bk15: 12a 53782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0337129

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1259, Miss = 184, Miss_rate = 0.146, Pending_hits = 10, Reservation_fails = 225
L2_cache_bank[1]: Access = 1192, Miss = 195, Miss_rate = 0.164, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1210, Miss = 199, Miss_rate = 0.164, Pending_hits = 9, Reservation_fails = 108
L2_cache_bank[3]: Access = 1190, Miss = 204, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 1194, Miss = 191, Miss_rate = 0.160, Pending_hits = 13, Reservation_fails = 145
L2_cache_bank[5]: Access = 1432, Miss = 215, Miss_rate = 0.150, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 1192, Miss = 186, Miss_rate = 0.156, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 1166, Miss = 196, Miss_rate = 0.168, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 1206, Miss = 202, Miss_rate = 0.167, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 1177, Miss = 192, Miss_rate = 0.163, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 1157, Miss = 187, Miss_rate = 0.162, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1183, Miss = 192, Miss_rate = 0.162, Pending_hits = 7, Reservation_fails = 0
L2_total_cache_accesses = 14558
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1609
L2_total_cache_pending_hits = 81
L2_total_cache_reservation_fails = 478
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=36008
icnt_total_pkts_simt_to_mem=23746
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.03127
	minimum = 6
	maximum = 34
Network latency average = 7.85917
	minimum = 6
	maximum = 31
Slowest packet = 6061
Flit latency average = 6.92921
	minimum = 6
	maximum = 31
Slowest flit = 37766
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0496085
	minimum = 0.0260571 (at node 2)
	maximum = 0.0686286 (at node 8)
Accepted packet rate average = 0.0496085
	minimum = 0.0260571 (at node 2)
	maximum = 0.0686286 (at node 8)
Injected flit rate average = 0.0996825
	minimum = 0.0429143 (at node 2)
	maximum = 0.1368 (at node 20)
Accepted flit rate average= 0.0996825
	minimum = 0.0628571 (at node 2)
	maximum = 0.1564 (at node 8)
Injected packet length average = 2.00939
Accepted packet length average = 2.00939
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.54696 (5 samples)
	minimum = 6 (5 samples)
	maximum = 39 (5 samples)
Network latency average = 8.28412 (5 samples)
	minimum = 6 (5 samples)
	maximum = 37.6 (5 samples)
Flit latency average = 6.95911 (5 samples)
	minimum = 6 (5 samples)
	maximum = 36.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0200404 (5 samples)
	minimum = 0.0107467 (5 samples)
	maximum = 0.0453731 (5 samples)
Accepted packet rate average = 0.0200404 (5 samples)
	minimum = 0.0107467 (5 samples)
	maximum = 0.0453731 (5 samples)
Injected flit rate average = 0.0411005 (5 samples)
	minimum = 0.0166064 (5 samples)
	maximum = 0.0839263 (5 samples)
Accepted flit rate average = 0.0411005 (5 samples)
	minimum = 0.0251633 (5 samples)
	maximum = 0.0993269 (5 samples)
Injected packet size average = 2.05089 (5 samples)
Accepted packet size average = 2.05089 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 147336 (inst/sec)
gpgpu_simulation_rate = 2553 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,40856)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,40856)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,40856)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,40856)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,40856)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,40856)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,40856)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,40856)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,40856)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,40856)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,40856)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,40856)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,40856)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,40856)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,40856)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,40856)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,40856)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,40856)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,40856)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,40856)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,40856)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,40856)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,40856)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,40856)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,40856)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,40856)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,40856)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,40856)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,40856)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,40856)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,40856)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,40856)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,40856)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,40856)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,40856)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,40856)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,40856)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,40856)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,40856)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,40856)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,40856)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,40856)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,40856)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,40856)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,40856)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,0,0) tid=(290,0,0)
GPGPU-Sim uArch: cycles simulated: 41356  inst.: 2450725 (ipc=186.7) sim_rate=144160 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 07:02:14 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1009,40856), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1010,40856)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1021,40856), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1022,40856)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1162,40856), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1163,40856)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(25,0,0) tid=(332,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1243,40856), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1243,40856), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1244,40856)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1244,40856)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1261,40856), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1262,40856)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1282,40856), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1283,40856)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1300,40856), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1301,40856)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,40856), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,40856)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1312,40856), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1313,40856)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1338,40856), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1339,40856)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1351,40856), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1352,40856)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1426,40856), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1427,40856)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1429,40856), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1430,40856)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1445,40856), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1446,40856)
GPGPU-Sim uArch: cycles simulated: 42356  inst.: 2566023 (ipc=139.1) sim_rate=142556 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 07:02:15 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1823,40856), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1824,40856)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1832,40856), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1833,40856)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(27,0,0) tid=(353,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1898,40856), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1899,40856)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1988,40856), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2072,40856), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2159,40856), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2210,40856), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2276,40856), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2293,40856), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2306,40856), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2334,40856), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2339,40856), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2397,40856), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2435,40856), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2452,40856), 2 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(31,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2630,40856), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2636,40856), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2799,40856), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2886,40856), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2929,40856), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2934,40856), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2948,40856), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3024,40856), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3088,40856), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3195,40856), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3257,40856), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3290,40856), 1 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(54,0,0) tid=(430,0,0)
GPGPU-Sim uArch: cycles simulated: 44356  inst.: 2810934 (ipc=129.6) sim_rate=147943 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 07:02:16 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3503,40856), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3512,40856), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3551,40856), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3584,40856), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3599,40856), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3741,40856), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3749,40856), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3779,40856), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3938,40856), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3947,40856), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3953,40856), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4019,40856), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4043,40856), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4052,40856), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4055,40856), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4127,40856), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4208,40856), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4208,40856), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4277,40856), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4292,40856), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4313,40856), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 13.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 4314
gpu_sim_insn = 492696
gpu_ipc =     114.2086
gpu_tot_sim_cycle = 45170
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      63.0968
gpu_tot_issued_cta = 378
gpu_stall_dramfull = 405
gpu_stall_icnt2sh    = 390
gpu_total_sim_rate=150004

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113442
	L1I_total_cache_misses = 885
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2391, Miss = 1096, Miss_rate = 0.458, Pending_hits = 292, Reservation_fails = 482
	L1D_cache_core[1]: Access = 3010, Miss = 1402, Miss_rate = 0.466, Pending_hits = 266, Reservation_fails = 447
	L1D_cache_core[2]: Access = 1760, Miss = 802, Miss_rate = 0.456, Pending_hits = 306, Reservation_fails = 721
	L1D_cache_core[3]: Access = 2269, Miss = 1020, Miss_rate = 0.450, Pending_hits = 258, Reservation_fails = 884
	L1D_cache_core[4]: Access = 2812, Miss = 1247, Miss_rate = 0.443, Pending_hits = 278, Reservation_fails = 418
	L1D_cache_core[5]: Access = 2674, Miss = 1193, Miss_rate = 0.446, Pending_hits = 281, Reservation_fails = 905
	L1D_cache_core[6]: Access = 2726, Miss = 1258, Miss_rate = 0.461, Pending_hits = 256, Reservation_fails = 793
	L1D_cache_core[7]: Access = 2402, Miss = 1084, Miss_rate = 0.451, Pending_hits = 245, Reservation_fails = 518
	L1D_cache_core[8]: Access = 3668, Miss = 1630, Miss_rate = 0.444, Pending_hits = 280, Reservation_fails = 634
	L1D_cache_core[9]: Access = 2695, Miss = 1199, Miss_rate = 0.445, Pending_hits = 278, Reservation_fails = 774
	L1D_cache_core[10]: Access = 2431, Miss = 1125, Miss_rate = 0.463, Pending_hits = 271, Reservation_fails = 473
	L1D_cache_core[11]: Access = 2783, Miss = 1244, Miss_rate = 0.447, Pending_hits = 250, Reservation_fails = 525
	L1D_cache_core[12]: Access = 2468, Miss = 1138, Miss_rate = 0.461, Pending_hits = 280, Reservation_fails = 495
	L1D_cache_core[13]: Access = 2681, Miss = 1242, Miss_rate = 0.463, Pending_hits = 289, Reservation_fails = 463
	L1D_cache_core[14]: Access = 2335, Miss = 1080, Miss_rate = 0.463, Pending_hits = 266, Reservation_fails = 869
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 17760
	L1D_total_cache_miss_rate = 0.4542
	L1D_total_cache_pending_hits = 4096
	L1D_total_cache_reservation_fails = 9401
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3388
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23617
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6013
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 112557
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
206, 206, 219, 206, 219, 664, 206, 219, 219, 206, 206, 219, 219, 206, 206, 219, 133, 133, 565, 146, 133, 548, 565, 133, 532, 126, 139, 126, 126, 584, 126, 126, 535, 103, 561, 103, 103, 522, 103, 103, 574, 116, 103, 561, 509, 103, 116, 103, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 11135
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5515
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11135
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16873	W0_Idle:166139	W0_Scoreboard:632418	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 44120 {8:5515,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 750040 {136:5515,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 513 
averagemflatency = 177 
max_icnt2mem_latency = 383 
max_icnt2sh_latency = 45169 
mrq_lat_table:2810 	69 	126 	220 	125 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15514 	3115 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14779 	988 	674 	893 	1184 	202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4709 	817 	4 	0 	0 	0 	0 	1 	6 	22 	215 	6720 	6136 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	81 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        25        25        18        37        23        54         6         4         0         2 
dram[1]:         2         1        14        14        31        31        25        26        37        26        39        23         4         8         3         2 
dram[2]:         2         2        14        14        31        29        32        18        32        50        47        25         4         3         1         3 
dram[3]:         1         3        14        16        34        29        17        14        45        50        48        40         7         2         1         1 
dram[4]:         1         1        14        16        33        28        23        23        33        39        39        46         4         4         2         1 
dram[5]:         2         3        14        16        33        28        27        25        35        30        28        42         4         4         2         2 
maximum service time to same row:
dram[0]:      9472      8775      1507      1496      2925      5760      4294      5363      1950      7471      8268      4093      4961      6624      1822      6930 
dram[1]:      1332      3247      5514      4625      7575      5522      4524      5096      4445      2869      4150      3135      2975      4541     10883      6701 
dram[2]:      5603      5004      7437      6286      3516      4410      3220      3444      7077      8545      4450      3249      7064      1331      6719      5412 
dram[3]:      5764      5578      4694      6247      6428      3873      3010      4227      6448      6546      4591      5757      4597      5094      7409      5942 
dram[4]:      6473      5650      3938      4169      5568      4436      3201      4377      7424      4231      4584      4239      6829      6637      6765      5052 
dram[5]:      1447      9893      3728       981      5250      4087      4769      7538      4819      2515      7874      4324      4710      6957      4434      4852 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.000000 10.200000  4.750000 22.333334  7.777778  6.083333  5.923077  3.000000  1.833333  2.000000  1.333333 
dram[1]:  1.250000  1.000000  3.500000  3.666667  7.400000  4.444445  6.875000 10.400000  9.000000  5.066667  5.538462  4.625000  1.888889  3.250000  1.666667  1.750000 
dram[2]:  1.500000  1.333333  5.666667  3.333333  5.428571  3.750000  4.461538  4.615385  5.384615 14.000000  5.538462  5.428571  2.666667  2.000000  1.250000  1.800000 
dram[3]:  1.000000  1.750000  3.833333  3.833333 10.250000  4.750000  7.571429  4.909091  9.428572  8.875000  8.750000  7.666667  2.428571  1.428571  1.000000  3.000000 
dram[4]:  1.000000  1.500000  3.142857  2.777778  7.000000  8.500000  5.800000  6.333333  8.111111  5.692307  6.454545 11.500000  1.900000  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  3.285714  6.666667  9.250000  4.666667  8.500000  9.000000 11.500000 14.400000  5.214286  7.500000  2.500000  3.000000  2.000000  1.200000 
average row locality = 3388/657 = 5.156773
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        14        32        32        34        34         4         4         0         0 
dram[1]:         0         0         0         0         1         1        16        16        33        31        31        32         4         4         0         0 
dram[2]:         0         0         0         0         1         2        19        17        32        32        32        34         4         4         0         0 
dram[3]:         0         0         0         0         2         0        18        15        33        34        34        31         5         2         0         0 
dram[4]:         0         0         0         0         2         0        18        18        33        33        33        34         4         2         0         0 
dram[5]:         0         0         0         0         2         1        15        16        33        34        34        36         4         2         0         0 
total reads: 1045
min_bank_accesses = 0!
chip skew: 177/169 = 1.05
average mf latency per bank:
dram[0]:        789       277      1364      1388      2557      2793      1196      1112       377       364       362       337       351       365       263       276
dram[1]:        171       277      1170      1034      2829      2844      1149      1029       349       367       390       325       348       335       274       272
dram[2]:         92       285      1503      1218      2816      2842       976      1038       366       359       307       325       289     23912       274       300
dram[3]:        273       272      1032      1083      3086      2854      1032      1041       344       357       359       376       284       347       300       265
dram[4]:        278       268      1051      1045      2656      3154      1003      1009       354       363       357       345       302       269       273       268
dram[5]:        271       281       995      1233      2829      2685      1164      1045       341       358       334       301       243       293       269       274
maximum mf latency per bank:
dram[0]:        279       277       283       279       401       409       319       407       282       281       333       323       280       289       269       296
dram[1]:        289       281       342       283       490       358       442       303       297       295       284       317       287       285       299       284
dram[2]:        278       289       295       349       400       513       324       489       282       280       288       300       288       496       289       278
dram[3]:        278       284       345       292       497       478       311       305       294       286       281       292       303       284       281       278
dram[4]:        284       277       292       448       391       406       355       308       298       288       292       293       282       281       280       284
dram[5]:        280       290       281       281       432       365       346       330       285       286       298       347       285       282       290       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59620 n_nop=58501 n_act=103 n_pre=87 n_req=550 n_rd=758 n_write=171 bw_util=0.03116
n_activity=8448 dram_eff=0.2199
bk0: 12a 59455i bk1: 4a 59566i bk2: 30a 59522i bk3: 32a 59488i bk4: 86a 59172i bk5: 76a 59226i bk6: 72a 59151i bk7: 86a 58951i bk8: 70a 58973i bk9: 76a 58769i bk10: 78a 58679i bk11: 86a 58467i bk12: 16a 59419i bk13: 14a 59357i bk14: 4a 59585i bk15: 16a 59410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0304596
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59620 n_nop=58423 n_act=119 n_pre=103 n_req=572 n_rd=806 n_write=169 bw_util=0.03271
n_activity=9038 dram_eff=0.2158
bk0: 10a 59508i bk1: 8a 59519i bk2: 42a 59389i bk3: 44a 59378i bk4: 72a 59338i bk5: 78a 59214i bk6: 78a 59028i bk7: 72a 59139i bk8: 78a 58825i bk9: 90a 58572i bk10: 82a 58750i bk11: 84a 58466i bk12: 26a 59293i bk13: 18a 59393i bk14: 10a 59521i bk15: 14a 59472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0297216
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59620 n_nop=58385 n_act=131 n_pre=115 n_req=583 n_rd=812 n_write=177 bw_util=0.03318
n_activity=9349 dram_eff=0.2116
bk0: 6a 59572i bk1: 24a 59366i bk2: 34a 59491i bk3: 40a 59374i bk4: 74a 59293i bk5: 86a 59112i bk6: 78a 58886i bk7: 86a 58849i bk8: 76a 58782i bk9: 76a 58918i bk10: 80a 58635i bk11: 84a 58545i bk12: 24a 59369i bk13: 16a 59380i bk14: 10a 59498i bk15: 18a 59467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0278933
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59620 n_nop=58494 n_act=102 n_pre=86 n_req=556 n_rd=764 n_write=174 bw_util=0.03147
n_activity=8519 dram_eff=0.2202
bk0: 4a 59573i bk1: 14a 59492i bk2: 46a 59387i bk3: 46a 59342i bk4: 78a 59355i bk5: 76a 59250i bk6: 70a 59111i bk7: 78a 58959i bk8: 66a 58896i bk9: 74a 58784i bk10: 72a 58801i bk11: 76a 58748i bk12: 24a 59287i bk13: 16a 59355i bk14: 12a 59445i bk15: 12a 59547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0212009
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59620 n_nop=58451 n_act=110 n_pre=94 n_req=571 n_rd=788 n_write=177 bw_util=0.03237
n_activity=8890 dram_eff=0.2171
bk0: 4a 59581i bk1: 6a 59584i bk2: 44a 59363i bk3: 50a 59276i bk4: 80a 59267i bk5: 68a 59388i bk6: 80a 59015i bk7: 78a 59011i bk8: 80a 58753i bk9: 82a 58730i bk10: 76a 58711i bk11: 70a 58858i bk12: 30a 59250i bk13: 18a 59426i bk14: 10a 59499i bk15: 12a 59528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0241362
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59620 n_nop=58517 n_act=92 n_pre=76 n_req=556 n_rd=758 n_write=177 bw_util=0.03137
n_activity=8371 dram_eff=0.2234
bk0: 12a 59506i bk1: 12a 59494i bk2: 46a 59352i bk3: 40a 59424i bk4: 70a 59354i bk5: 82a 59220i bk6: 72a 59131i bk7: 76a 59110i bk8: 72a 58897i bk9: 76a 58942i bk10: 78a 58624i bk11: 78a 58664i bk12: 12a 59454i bk13: 8a 59534i bk14: 12a 59514i bk15: 12a 59476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0304931

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1521, Miss = 184, Miss_rate = 0.121, Pending_hits = 10, Reservation_fails = 225
L2_cache_bank[1]: Access = 1460, Miss = 195, Miss_rate = 0.134, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1474, Miss = 199, Miss_rate = 0.135, Pending_hits = 9, Reservation_fails = 108
L2_cache_bank[3]: Access = 1449, Miss = 204, Miss_rate = 0.141, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 1455, Miss = 191, Miss_rate = 0.131, Pending_hits = 13, Reservation_fails = 145
L2_cache_bank[5]: Access = 2674, Miss = 215, Miss_rate = 0.080, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 1457, Miss = 186, Miss_rate = 0.128, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 1433, Miss = 196, Miss_rate = 0.137, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 1470, Miss = 202, Miss_rate = 0.137, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 1450, Miss = 192, Miss_rate = 0.132, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 1422, Miss = 187, Miss_rate = 0.132, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1455, Miss = 192, Miss_rate = 0.132, Pending_hits = 7, Reservation_fails = 0
L2_total_cache_accesses = 18720
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1252
L2_total_cache_pending_hits = 81
L2_total_cache_reservation_fails = 478
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12055
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=41170
icnt_total_pkts_simt_to_mem=31820
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 34.3021
	minimum = 6
	maximum = 265
Network latency average = 21.1843
	minimum = 6
	maximum = 176
Slowest packet = 29403
Flit latency average = 23.7874
	minimum = 6
	maximum = 175
Slowest flit = 60448
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0714641
	minimum = 0.0584145 (at node 12)
	maximum = 0.2879 (at node 20)
Accepted packet rate average = 0.0714641
	minimum = 0.0584145 (at node 12)
	maximum = 0.2879 (at node 20)
Injected flit rate average = 0.113635
	minimum = 0.0785814 (at node 18)
	maximum = 0.306444 (at node 20)
Accepted flit rate average= 0.113635
	minimum = 0.0732499 (at node 12)
	maximum = 0.571164 (at node 20)
Injected packet length average = 1.5901
Accepted packet length average = 1.5901
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.8395 (6 samples)
	minimum = 6 (6 samples)
	maximum = 76.6667 (6 samples)
Network latency average = 10.4342 (6 samples)
	minimum = 6 (6 samples)
	maximum = 60.6667 (6 samples)
Flit latency average = 9.76383 (6 samples)
	minimum = 6 (6 samples)
	maximum = 59.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.028611 (6 samples)
	minimum = 0.0186913 (6 samples)
	maximum = 0.0857943 (6 samples)
Accepted packet rate average = 0.028611 (6 samples)
	minimum = 0.0186913 (6 samples)
	maximum = 0.0857943 (6 samples)
Injected flit rate average = 0.0531896 (6 samples)
	minimum = 0.0269356 (6 samples)
	maximum = 0.121013 (6 samples)
Accepted flit rate average = 0.0531896 (6 samples)
	minimum = 0.0331777 (6 samples)
	maximum = 0.177966 (6 samples)
Injected packet size average = 1.85906 (6 samples)
Accepted packet size average = 1.85906 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 150004 (inst/sec)
gpgpu_simulation_rate = 2377 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,45170)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,45170)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,45170)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,45170)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,45170)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,45170)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,45170)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,45170)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,45170)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,45170)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,45170)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,45170)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,45170)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,45170)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,45170)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,45170)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,45170)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,45170)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,45170)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,45170)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,45170)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,45170)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,45170)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,45170)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,45170)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,45170)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,45170)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,45170)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,45170)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,45170)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,45170)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,45170)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,45170)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,45170)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,45170)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,45170)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,45170)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,45170)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,45170)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,45170)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,45170)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,45170)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,45170)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,45170)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,45170)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(2,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 45670  inst.: 2903176 (ipc=106.2) sim_rate=145158 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 07:02:17 2016
GPGPU-Sim uArch: cycles simulated: 48170  inst.: 2937553 (ipc=29.2) sim_rate=139883 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 07:02:18 2016
GPGPU-Sim uArch: cycles simulated: 50170  inst.: 2971738 (ipc=24.3) sim_rate=135079 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 07:02:19 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 52670  inst.: 3016046 (ipc=22.1) sim_rate=131132 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 07:02:20 2016
GPGPU-Sim uArch: cycles simulated: 54670  inst.: 3054720 (ipc=21.5) sim_rate=127280 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 07:02:21 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(12,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 56670  inst.: 3104699 (ipc=22.1) sim_rate=124187 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 07:02:22 2016
GPGPU-Sim uArch: cycles simulated: 58670  inst.: 3151605 (ipc=22.3) sim_rate=121215 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 07:02:23 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(5,0,0) tid=(449,0,0)
GPGPU-Sim uArch: cycles simulated: 60670  inst.: 3194391 (ipc=22.2) sim_rate=118310 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 07:02:24 2016
GPGPU-Sim uArch: cycles simulated: 62670  inst.: 3231345 (ipc=21.8) sim_rate=115405 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 07:02:25 2016
GPGPU-Sim uArch: cycles simulated: 64170  inst.: 3263817 (ipc=21.8) sim_rate=112545 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 07:02:26 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(2,0,0) tid=(426,0,0)
GPGPU-Sim uArch: cycles simulated: 66170  inst.: 3304582 (ipc=21.6) sim_rate=110152 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 07:02:27 2016
GPGPU-Sim uArch: cycles simulated: 68170  inst.: 3349669 (ipc=21.7) sim_rate=108053 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 07:02:28 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(18,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24299,45170), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24300,45170)
GPGPU-Sim uArch: cycles simulated: 70670  inst.: 3398558 (ipc=21.5) sim_rate=106204 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 07:02:29 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25638,45170), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25639,45170)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25821,45170), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25822,45170)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26248,45170), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26249,45170)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26438,45170), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26439,45170)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26612,45170), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26613,45170)
GPGPU-Sim uArch: cycles simulated: 72170  inst.: 3432175 (ipc=21.6) sim_rate=104005 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 07:02:30 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27180,45170), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27181,45170)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27675,45170), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27676,45170)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27891,45170), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27892,45170)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27985,45170), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27986,45170)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28277,45170), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28278,45170)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(20,0,0) tid=(355,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28917,45170), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28918,45170)
GPGPU-Sim uArch: cycles simulated: 74170  inst.: 3476787 (ipc=21.6) sim_rate=102258 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 07:02:31 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29103,45170), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29104,45170)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29727,45170), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29728,45170)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29885,45170), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29886,45170)
GPGPU-Sim uArch: cycles simulated: 76170  inst.: 3521181 (ipc=21.6) sim_rate=100605 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 07:02:32 2016
GPGPU-Sim uArch: cycles simulated: 77670  inst.: 3553067 (ipc=21.6) sim_rate=98696 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 07:02:33 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(29,0,0) tid=(381,0,0)
GPGPU-Sim uArch: cycles simulated: 79170  inst.: 3585189 (ipc=21.6) sim_rate=96897 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 07:02:34 2016
GPGPU-Sim uArch: cycles simulated: 81170  inst.: 3630014 (ipc=21.7) sim_rate=95526 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 07:02:35 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(16,0,0) tid=(416,0,0)
GPGPU-Sim uArch: cycles simulated: 83170  inst.: 3679884 (ipc=21.8) sim_rate=94356 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 07:02:36 2016
GPGPU-Sim uArch: cycles simulated: 85170  inst.: 3720527 (ipc=21.8) sim_rate=93013 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 07:02:37 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(40,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 87170  inst.: 3768833 (ipc=21.9) sim_rate=91922 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 07:02:38 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (43701,45170), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(43702,45170)
GPGPU-Sim uArch: cycles simulated: 89170  inst.: 3810336 (ipc=21.8) sim_rate=90722 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 07:02:39 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (45191,45170), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(45192,45170)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(39,0,0) tid=(420,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (45833,45170), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(45834,45170)
GPGPU-Sim uArch: cycles simulated: 91170  inst.: 3856438 (ipc=21.9) sim_rate=89684 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 07:02:40 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (46501,45170), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 93170  inst.: 3895054 (ipc=21.8) sim_rate=88523 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 07:02:41 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (48546,45170), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (48558,45170), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (48578,45170), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (49220,45170), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 95170  inst.: 3938712 (ipc=21.8) sim_rate=87526 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 07:02:42 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(34,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (50606,45170), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (50725,45170), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (51228,45170), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (51339,45170), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (51707,45170), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 97170  inst.: 3982997 (ipc=21.8) sim_rate=86586 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 07:02:43 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (52331,45170), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (52583,45170), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 99170  inst.: 4023670 (ipc=21.7) sim_rate=85610 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 07:02:44 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(35,0,0) tid=(476,0,0)
GPGPU-Sim uArch: cycles simulated: 101170  inst.: 4068483 (ipc=21.8) sim_rate=84760 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 07:02:45 2016
GPGPU-Sim uArch: cycles simulated: 103170  inst.: 4112779 (ipc=21.8) sim_rate=83934 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 07:02:46 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(46,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 105170  inst.: 4154115 (ipc=21.7) sim_rate=83082 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 07:02:47 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (61616,45170), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 107170  inst.: 4194860 (ipc=21.7) sim_rate=82252 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 07:02:48 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(58,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 109170  inst.: 4240586 (ipc=21.7) sim_rate=81549 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 07:02:49 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (64261,45170), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (65385,45170), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (65757,45170), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 111170  inst.: 4282058 (ipc=21.7) sim_rate=80793 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 07:02:50 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (66505,45170), 2 CTAs running
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(44,0,0) tid=(281,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (68300,45170), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (68372,45170), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (68460,45170), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (68499,45170), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 113670  inst.: 4336477 (ipc=21.7) sim_rate=80305 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 07:02:51 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (69251,45170), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 115670  inst.: 4379852 (ipc=21.7) sim_rate=79633 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 07:02:52 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(59,0,0) tid=(323,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (72539,45170), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 118170  inst.: 4431434 (ipc=21.7) sim_rate=79132 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 07:02:53 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (73275,45170), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (73703,45170), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (73754,45170), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (74768,45170), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 120670  inst.: 4482745 (ipc=21.6) sim_rate=78644 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 07:02:54 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(51,0,0) tid=(462,0,0)
GPGPU-Sim uArch: cycles simulated: 123170  inst.: 4531976 (ipc=21.6) sim_rate=78137 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 07:02:55 2016
GPGPU-Sim uArch: cycles simulated: 125670  inst.: 4578906 (ipc=21.5) sim_rate=77608 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 07:02:56 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (80650,45170), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (81909,45170), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (82328,45170), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(45,0,0) tid=(480,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (82901,45170), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (83076,45170), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (83105,45170), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 128670  inst.: 4618425 (ipc=21.2) sim_rate=76973 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 07:02:57 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (83846,45170), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (84755,45170), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (84798,45170), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (84969,45170), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (85484,45170), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (86096,45170), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (87169,45170), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (87456,45170), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (87934,45170), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 133670  inst.: 4655491 (ipc=20.4) sim_rate=76319 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 07:02:58 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (90780,45170), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (96292,45170), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (97116,45170), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 14.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 97117
gpu_sim_insn = 1823993
gpu_ipc =      18.7814
gpu_tot_sim_cycle = 142287
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      32.8496
gpu_tot_issued_cta = 441
gpu_stall_dramfull = 63754
gpu_stall_icnt2sh    = 398621
gpu_total_sim_rate=76624

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 354485
	L1I_total_cache_misses = 885
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 21995, Miss = 12358, Miss_rate = 0.562, Pending_hits = 646, Reservation_fails = 4755
	L1D_cache_core[1]: Access = 20454, Miss = 10945, Miss_rate = 0.535, Pending_hits = 492, Reservation_fails = 3627
	L1D_cache_core[2]: Access = 20163, Miss = 10947, Miss_rate = 0.543, Pending_hits = 565, Reservation_fails = 4780
	L1D_cache_core[3]: Access = 19611, Miss = 10952, Miss_rate = 0.558, Pending_hits = 554, Reservation_fails = 4960
	L1D_cache_core[4]: Access = 21854, Miss = 11884, Miss_rate = 0.544, Pending_hits = 538, Reservation_fails = 3436
	L1D_cache_core[5]: Access = 24668, Miss = 13077, Miss_rate = 0.530, Pending_hits = 612, Reservation_fails = 3648
	L1D_cache_core[6]: Access = 20831, Miss = 11371, Miss_rate = 0.546, Pending_hits = 532, Reservation_fails = 5059
	L1D_cache_core[7]: Access = 20519, Miss = 11339, Miss_rate = 0.553, Pending_hits = 523, Reservation_fails = 4421
	L1D_cache_core[8]: Access = 22417, Miss = 12328, Miss_rate = 0.550, Pending_hits = 580, Reservation_fails = 5209
	L1D_cache_core[9]: Access = 22946, Miss = 12376, Miss_rate = 0.539, Pending_hits = 563, Reservation_fails = 4065
	L1D_cache_core[10]: Access = 20414, Miss = 11050, Miss_rate = 0.541, Pending_hits = 549, Reservation_fails = 4738
	L1D_cache_core[11]: Access = 20550, Miss = 11175, Miss_rate = 0.544, Pending_hits = 536, Reservation_fails = 3752
	L1D_cache_core[12]: Access = 20180, Miss = 11015, Miss_rate = 0.546, Pending_hits = 542, Reservation_fails = 3908
	L1D_cache_core[13]: Access = 23475, Miss = 13285, Miss_rate = 0.566, Pending_hits = 689, Reservation_fails = 4970
	L1D_cache_core[14]: Access = 24262, Miss = 13230, Miss_rate = 0.545, Pending_hits = 588, Reservation_fails = 4843
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 177332
	L1D_total_cache_miss_rate = 0.5467
	L1D_total_cache_pending_hits = 8509
	L1D_total_cache_reservation_fails = 66171
	L1D_cache_data_port_util = 0.076
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 34129
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60583
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2047
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32042
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 353600
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1152, 1122, 655, 1126, 1165, 1487, 1085, 1165, 1165, 1111, 1152, 1139, 1150, 1126, 1152, 1124, 606, 580, 1038, 589, 591, 1021, 1023, 148, 1005, 599, 612, 599, 599, 1057, 599, 532, 1008, 576, 974, 576, 576, 969, 546, 576, 1047, 589, 550, 1008, 982, 576, 563, 576, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 236559
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65070
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 236559
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:56078	W0_Idle:222328	W0_Scoreboard:2691305	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520560 {8:65070,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8849520 {136:65070,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 172 
maxdqlatency = 0 
maxmflatency = 643 
averagemflatency = 215 
max_icnt2mem_latency = 433 
max_icnt2sh_latency = 142286 
mrq_lat_table:8135 	281 	179 	373 	631 	145 	84 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	136747 	42534 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	69962 	47263 	31933 	22096 	7904 	351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11596 	26624 	25571 	1294 	0 	0 	0 	1 	6 	22 	215 	6720 	29054 	76131 	2185 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	270 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        13        14        14        32        32        25        25        46        37        23        54        13        11        14        12 
dram[1]:        10        12        14        14        31        31        25        26        37        26        39        23         9        10         8        10 
dram[2]:        11        10        14        14        31        29        32        18        32        50        47        25        12         8        10         6 
dram[3]:         9         8        14        16        34        29        17        14        45        50        48        40        14         9        10        12 
dram[4]:        10         9        14        16        33        28        23        23        33        39        39        46        13        10        11         7 
dram[5]:        12         7        14        16        33        28        27        25        35        30        28        42         7        11         7         8 
maximum service time to same row:
dram[0]:     22371     19816     11344      9329     14752      8890      9898     17089     16981      9300     12535     12947     17696     24715     17985     19877 
dram[1]:     16059     15172     10153     15237     14341      8426      7347     15425     12276     10372      8450     11019     18067     23081     20249     15810 
dram[2]:     30590     24075     12724     10528     11453      8904     10688     17327     12309     15617     14598     25965     22211     20216     22085     21132 
dram[3]:     22050     23235     12207     10325     12265      8134     16592     13084      7772     13537     20568     13425     18288     25709     19436     22515 
dram[4]:     19489     16659      6175     10500     19542     13638      9272     15700     17597     17678     14934     17312     26037     17935     21622     25268 
dram[5]:     18440     19448     15917      9246     10357     14440     15415     10325     13513     18570     13973     12436     23098     24094     19047     19828 
average row accesses per activate:
dram[0]:  2.842105  2.576923  2.242424  1.933333  2.743590  2.815789  3.611111  3.200000  5.520000  3.558824  3.871795  3.288889  2.200000  2.243243  2.025000  2.645161 
dram[1]:  2.720000  2.360000  2.250000  2.424242  3.172414  2.297297  3.818182  4.100000  4.147059  3.125000  2.921569  3.195652  2.666667  2.200000  1.921053  2.023809 
dram[2]:  4.333333  2.842105  2.925926  2.105263  2.357143  2.676471  3.324324  3.606061  3.487180  4.700000  3.104167  3.833333  2.457143  2.097561  2.642857  1.945946 
dram[3]:  2.764706  2.863636  2.052632  2.205128  3.888889  2.894737  3.432432  3.647059  4.218750  3.018868  3.756757  2.913043  2.685714  2.216216  1.916667  2.333333 
dram[4]:  2.818182  2.750000  1.937500  1.880952  2.742857  2.707317  3.828571  4.538462  4.242424  3.476191  3.204545  3.589744  2.861111  1.955556  1.844444  2.264706 
dram[5]:  3.052632  2.652174  2.272727  2.219512  3.846154  2.473684  3.933333  3.757576  4.375000  4.514286  3.347826  3.148936  2.078947  2.666667  2.222222  1.941176 
average row locality = 9834/3396 = 2.895760
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        67        64        77       102       101       115       111       106        88       117       114        84        79        81        82 
dram[1]:        68        59        69        72        90        81       110       107       108       117       116       114        84        84        73        85 
dram[2]:        52        54        70        75        94        87       104       102       102       109       116       104        82        82        74        72 
dram[3]:        47        63        71        73        99       106       109       108       100       126       105       102        89        80        92        70 
dram[4]:        62        66        82        71        90       105       115       100       107       113       108       106        99        86        83        77 
dram[5]:        58        61        89        80        95        89       102       108       107       124       120       112        75        78        80        66 
total reads: 8612
bank skew: 126/47 = 2.68
chip skew: 1470/1379 = 1.07
number of total write accesses:
dram[0]:         0         0        10        10         5         6        15        17        32        33        34        34         4         4         0         0 
dram[1]:         0         0        12         8         2         4        16        16        33        33        33        33         4         4         0         0 
dram[2]:         0         0         9         5         5         4        19        17        34        32        33        34         4         4         0         0 
dram[3]:         0         0         7        13         6         4        18        16        35        34        34        32         5         2         0         0 
dram[4]:         0         0        11         8         6         6        19        18        33        33        33        34         4         2         0         0 
dram[5]:         0         0        11        11         5         5        16        16        33        34        34        36         4         2         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 207/198 = 1.05
average mf latency per bank:
dram[0]:        655       647      1014       857     10486     11198      6347      6302      2964      3216      2815      2701      1082       975       645       565
dram[1]:        508       653       868       926     12447     14877      6528      6936      3089      3181      2747      3014      1022      1051       644       591
dram[2]:        598       626      1022       987     13095     13559      6883      7155      3148      3085      2927      2998      1061      4183       647       608
dram[3]:        651       695      1061       881     12204     11576      6713      6599      3198      2721      3216      3218      1061       879       585       866
dram[4]:        660       674       917       999     13046     11564      6270      7441      3015      3091      3055      3156       988       890       570       613
dram[5]:        552       588       839       841     13072     13255      7071      6560      3069      2746      2918      2830      1241       993       643       495
maximum mf latency per bank:
dram[0]:        461       408       453       511       540       498       503       479       524       465       453       459       476       468       521       412
dram[1]:        490       489       473       545       509       552       452       536       552       537       484       494       425       523       489       567
dram[2]:        472       538       488       563       534       614       518       506       501       472       551       497       494       621       498       566
dram[3]:        581       534       510       421       598       547       638       530       527       547       533       535       519       543       545       554
dram[4]:        542       571       547       643       513       538       590       512       543       552       520       499       497       513       516       530
dram[5]:        491       502       554       524       509       546       514       510       597       503       470       524       453       491       443       532

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=187814 n_nop=183579 n_act=567 n_pre=551 n_req=1646 n_rd=2884 n_write=233 bw_util=0.03319
n_activity=33805 dram_eff=0.1844
bk0: 108a 187027i bk1: 134a 186847i bk2: 128a 186580i bk3: 154a 186148i bk4: 204a 186251i bk5: 202a 186271i bk6: 230a 186072i bk7: 222a 185955i bk8: 212a 186282i bk9: 176a 186112i bk10: 234a 185812i bk11: 228a 185462i bk12: 168a 186300i bk13: 158a 186409i bk14: 162a 186436i bk15: 164a 186501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.032431
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=187814 n_nop=183574 n_act=580 n_pre=564 n_req=1635 n_rd=2874 n_write=222 bw_util=0.03297
n_activity=33660 dram_eff=0.184
bk0: 136a 186827i bk1: 118a 186878i bk2: 138a 186504i bk3: 144a 186490i bk4: 180a 186630i bk5: 162a 186477i bk6: 220a 186196i bk7: 214a 186183i bk8: 216a 186063i bk9: 234a 185557i bk10: 232a 185610i bk11: 228a 185463i bk12: 168a 186509i bk13: 168a 186173i bk14: 146a 186333i bk15: 170a 186145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0355192
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=187814 n_nop=183780 n_act=536 n_pre=520 n_req=1579 n_rd=2758 n_write=220 bw_util=0.03171
n_activity=32091 dram_eff=0.1856
bk0: 104a 187114i bk1: 108a 187039i bk2: 140a 186555i bk3: 150a 186293i bk4: 188a 186025i bk5: 174a 186281i bk6: 208a 186122i bk7: 204a 186061i bk8: 204a 185982i bk9: 218a 186137i bk10: 232a 185595i bk11: 208a 185816i bk12: 164a 186493i bk13: 164a 186277i bk14: 148a 186594i bk15: 144a 186356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0429254
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=187814 n_nop=183576 n_act=570 n_pre=554 n_req=1646 n_rd=2880 n_write=234 bw_util=0.03316
n_activity=33403 dram_eff=0.1865
bk0: 94a 187092i bk1: 126a 186843i bk2: 142a 186365i bk3: 146a 186323i bk4: 198a 186590i bk5: 212a 186194i bk6: 218a 185964i bk7: 216a 185878i bk8: 200a 186138i bk9: 252a 185376i bk10: 210a 185932i bk11: 204a 185653i bk12: 178a 186310i bk13: 160a 186385i bk14: 184a 186081i bk15: 140a 186688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0397042
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=187814 n_nop=183472 n_act=591 n_pre=575 n_req=1677 n_rd=2940 n_write=236 bw_util=0.03382
n_activity=34578 dram_eff=0.1837
bk0: 124a 186877i bk1: 132a 186781i bk2: 164a 186004i bk3: 142a 186051i bk4: 180a 186368i bk5: 210a 185936i bk6: 230a 185850i bk7: 200a 186242i bk8: 214a 186048i bk9: 226a 185891i bk10: 216a 185685i bk11: 212a 185848i bk12: 198a 186302i bk13: 172a 186249i bk14: 166a 186144i bk15: 154a 186548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0428456
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=187814 n_nop=183602 n_act=552 n_pre=536 n_req=1651 n_rd=2888 n_write=236 bw_util=0.03327
n_activity=33462 dram_eff=0.1867
bk0: 116a 187055i bk1: 122a 186878i bk2: 178a 186124i bk3: 160a 186046i bk4: 190a 186431i bk5: 178a 186268i bk6: 204a 186261i bk7: 216a 186089i bk8: 214a 186104i bk9: 248a 185959i bk10: 240a 185579i bk11: 224a 185508i bk12: 150a 186421i bk13: 156a 186597i bk14: 160a 186397i bk15: 132a 186461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0394805

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14681, Miss = 723, Miss_rate = 0.049, Pending_hits = 10, Reservation_fails = 225
L2_cache_bank[1]: Access = 14745, Miss = 719, Miss_rate = 0.049, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 14686, Miss = 718, Miss_rate = 0.049, Pending_hits = 9, Reservation_fails = 108
L2_cache_bank[3]: Access = 15009, Miss = 719, Miss_rate = 0.048, Pending_hits = 4, Reservation_fails = 2
L2_cache_bank[4]: Access = 15088, Miss = 694, Miss_rate = 0.046, Pending_hits = 13, Reservation_fails = 145
L2_cache_bank[5]: Access = 15921, Miss = 685, Miss_rate = 0.043, Pending_hits = 6, Reservation_fails = 33
L2_cache_bank[6]: Access = 15066, Miss = 712, Miss_rate = 0.047, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 14768, Miss = 728, Miss_rate = 0.049, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 14967, Miss = 746, Miss_rate = 0.050, Pending_hits = 5, Reservation_fails = 10
L2_cache_bank[9]: Access = 14834, Miss = 724, Miss_rate = 0.049, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 15066, Miss = 726, Miss_rate = 0.048, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 14678, Miss = 718, Miss_rate = 0.049, Pending_hits = 7, Reservation_fails = 20
L2_total_cache_accesses = 179509
L2_total_cache_misses = 8612
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 83
L2_total_cache_reservation_fails = 543
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7591
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113271
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1014
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.202
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=440179
icnt_total_pkts_simt_to_mem=293950
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.0084
	minimum = 6
	maximum = 301
Network latency average = 19.2719
	minimum = 6
	maximum = 272
Slowest packet = 72637
Flit latency average = 17.3132
	minimum = 6
	maximum = 271
Slowest flit = 266095
Fragmentation average = 0.03017
	minimum = 0
	maximum = 198
Injected packet rate average = 0.122639
	minimum = 0.0990352 (at node 1)
	maximum = 0.14049 (at node 25)
Accepted packet rate average = 0.122639
	minimum = 0.0990352 (at node 1)
	maximum = 0.14049 (at node 25)
Injected flit rate average = 0.252135
	minimum = 0.162289 (at node 1)
	maximum = 0.354459 (at node 24)
Accepted flit rate average= 0.252135
	minimum = 0.220198 (at node 15)
	maximum = 0.31356 (at node 13)
Injected packet length average = 2.05592
Accepted packet length average = 2.05592
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0065 (7 samples)
	minimum = 6 (7 samples)
	maximum = 108.714 (7 samples)
Network latency average = 11.6967 (7 samples)
	minimum = 6 (7 samples)
	maximum = 90.8571 (7 samples)
Flit latency average = 10.8423 (7 samples)
	minimum = 6 (7 samples)
	maximum = 90 (7 samples)
Fragmentation average = 0.00431 (7 samples)
	minimum = 0 (7 samples)
	maximum = 28.2857 (7 samples)
Injected packet rate average = 0.0420435 (7 samples)
	minimum = 0.030169 (7 samples)
	maximum = 0.093608 (7 samples)
Accepted packet rate average = 0.0420435 (7 samples)
	minimum = 0.030169 (7 samples)
	maximum = 0.093608 (7 samples)
Injected flit rate average = 0.0816104 (7 samples)
	minimum = 0.0462718 (7 samples)
	maximum = 0.154362 (7 samples)
Accepted flit rate average = 0.0816104 (7 samples)
	minimum = 0.0598949 (7 samples)
	maximum = 0.197337 (7 samples)
Injected packet size average = 1.94109 (7 samples)
Accepted packet size average = 1.94109 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 1 sec (61 sec)
gpgpu_simulation_rate = 76624 (inst/sec)
gpgpu_simulation_rate = 2332 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,142287)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,142287)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,142287)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,142287)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,142287)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,142287)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,142287)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,142287)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,142287)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,142287)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,142287)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,142287)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,142287)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,142287)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,142287)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,142287)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,142287)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,142287)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,142287)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,142287)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,142287)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,142287)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,142287)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,142287)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,142287)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,142287)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,142287)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,142287)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,142287)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,142287)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,142287)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,142287)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,142287)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,142287)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,142287)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,142287)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,142287)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,142287)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,142287)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,142287)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,142287)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,142287)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,142287)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,142287)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,142287)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(2,0,0) tid=(190,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(14,0,0) tid=(500,0,0)
GPGPU-Sim uArch: cycles simulated: 142787  inst.: 4794669 (ipc=241.2) sim_rate=77333 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 07:02:59 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1086,142287), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1086,142287), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1087,142287)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1087,142287)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(20,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1234,142287), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1235,142287)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1297,142287), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1298,142287)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1312,142287), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1313,142287)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1318,142287), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1319,142287)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1324,142287), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1325,142287)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1355,142287), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1356,142287)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1375,142287), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1376,142287)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1390,142287), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1391,142287)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1393,142287), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1394,142287)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1414,142287), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1415,142287)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1484,142287), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1485,142287)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1497,142287), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1498,142287)
GPGPU-Sim uArch: cycles simulated: 143787  inst.: 4948447 (ipc=182.9) sim_rate=78546 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 07:03:00 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1528,142287), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1529,142287)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(19,0,0) tid=(273,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1898,142287), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1899,142287)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1960,142287), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1961,142287)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2044,142287), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2045,142287)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2065,142287), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2094,142287), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2170,142287), 2 CTAs running
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(15,0,0) tid=(397,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2230,142287), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2269,142287), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2325,142287), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2344,142287), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2430,142287), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2471,142287), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2523,142287), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2550,142287), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2580,142287), 2 CTAs running
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(39,0,0) tid=(449,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2661,142287), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2734,142287), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2812,142287), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2824,142287), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2860,142287), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2998,142287), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 145287  inst.: 5238152 (ipc=188.0) sim_rate=81846 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 07:03:01 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(33,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3103,142287), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3133,142287), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3235,142287), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3263,142287), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3314,142287), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3431,142287), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3560,142287), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3668,142287), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3688,142287), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3704,142287), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3721,142287), 1 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(59,0,0) tid=(272,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3774,142287), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3801,142287), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3810,142287), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3865,142287), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3906,142287), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3960,142287), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3972,142287), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4059,142287), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4158,142287), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4176,142287), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4197,142287), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4200,142287), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4302,142287), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4347,142287), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4374,142287), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4383,142287), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 10.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4384
gpu_sim_insn = 731316
gpu_ipc =     166.8148
gpu_tot_sim_cycle = 146671
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      36.8538
gpu_tot_issued_cta = 504
gpu_stall_dramfull = 63754
gpu_stall_icnt2sh    = 398630
gpu_total_sim_rate=84459

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 368525
	L1I_total_cache_misses = 885
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 22315, Miss = 12606, Miss_rate = 0.565, Pending_hits = 694, Reservation_fails = 5537
	L1D_cache_core[1]: Access = 20774, Miss = 11196, Miss_rate = 0.539, Pending_hits = 540, Reservation_fails = 4532
	L1D_cache_core[2]: Access = 20563, Miss = 11256, Miss_rate = 0.547, Pending_hits = 625, Reservation_fails = 5282
	L1D_cache_core[3]: Access = 19931, Miss = 11199, Miss_rate = 0.562, Pending_hits = 602, Reservation_fails = 5460
	L1D_cache_core[4]: Access = 22174, Miss = 12133, Miss_rate = 0.547, Pending_hits = 586, Reservation_fails = 4075
	L1D_cache_core[5]: Access = 25068, Miss = 13390, Miss_rate = 0.534, Pending_hits = 672, Reservation_fails = 4177
	L1D_cache_core[6]: Access = 21151, Miss = 11621, Miss_rate = 0.549, Pending_hits = 580, Reservation_fails = 5936
	L1D_cache_core[7]: Access = 20839, Miss = 11590, Miss_rate = 0.556, Pending_hits = 571, Reservation_fails = 5082
	L1D_cache_core[8]: Access = 22737, Miss = 12576, Miss_rate = 0.553, Pending_hits = 628, Reservation_fails = 5633
	L1D_cache_core[9]: Access = 23266, Miss = 12625, Miss_rate = 0.543, Pending_hits = 611, Reservation_fails = 4700
	L1D_cache_core[10]: Access = 20734, Miss = 11302, Miss_rate = 0.545, Pending_hits = 597, Reservation_fails = 5693
	L1D_cache_core[11]: Access = 20870, Miss = 11425, Miss_rate = 0.547, Pending_hits = 584, Reservation_fails = 4359
	L1D_cache_core[12]: Access = 20500, Miss = 11263, Miss_rate = 0.549, Pending_hits = 590, Reservation_fails = 4594
	L1D_cache_core[13]: Access = 23795, Miss = 13535, Miss_rate = 0.569, Pending_hits = 737, Reservation_fails = 5772
	L1D_cache_core[14]: Access = 24622, Miss = 13513, Miss_rate = 0.549, Pending_hits = 642, Reservation_fails = 5488
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 181230
	L1D_total_cache_miss_rate = 0.5503
	L1D_total_cache_pending_hits = 9259
	L1D_total_cache_reservation_fails = 76320
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 37394
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65591
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 115910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38926
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 367640
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1208, 1178, 711, 1182, 1221, 1543, 1141, 1221, 1221, 1167, 1208, 1195, 1206, 1182, 1208, 1180, 634, 608, 1066, 617, 619, 1049, 1051, 176, 1033, 627, 640, 627, 627, 1085, 627, 560, 1036, 604, 1002, 604, 604, 997, 574, 604, 1075, 617, 578, 1036, 1010, 604, 591, 604, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 246708
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65320
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 246708
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:71069	W0_Idle:230861	W0_Scoreboard:2762391	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 522560 {8:65320,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8883520 {136:65320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 172 
maxdqlatency = 0 
maxmflatency = 643 
averagemflatency = 215 
max_icnt2mem_latency = 433 
max_icnt2sh_latency = 146670 
mrq_lat_table:8209 	283 	191 	444 	721 	262 	156 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	139322 	44201 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	70710 	47841 	32520 	23114 	8991 	583 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11798 	26672 	25571 	1294 	0 	0 	0 	1 	6 	22 	215 	6720 	29054 	76131 	6185 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	277 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        13        14        14        32        32        25        25        46        37        23        54        13        11        14        12 
dram[1]:        10        12        14        14        31        31        25        26        37        26        39        23         9        10         8        10 
dram[2]:        11        10        14        14        31        29        32        18        32        50        47        25        12         8        10         6 
dram[3]:         9         8        14        16        34        29        17        14        45        50        48        40        14         9        10        12 
dram[4]:        10         9        14        16        33        28        23        23        33        39        39        46        13        10        11         7 
dram[5]:        12         7        14        16        33        28        27        25        35        30        28        42         7        11         7         8 
maximum service time to same row:
dram[0]:     22371     19816     11344      9329     14752      8890      9898     17089     16981      9300     12535     12947     17696     24715     17985     19877 
dram[1]:     16059     15172     10153     15237     14341      8426      7347     15425     12276     10372      8450     11019     18067     23081     20249     15810 
dram[2]:     30590     24075     12724     10528     11453      8904     10688     17327     12309     15617     14598     25965     22211     20216     22085     21132 
dram[3]:     22050     23235     12207     10325     12265      8134     16592     13084      7772     13537     20568     13425     18288     25709     19436     22515 
dram[4]:     19489     16659      6175     10500     19542     13638      9272     15700     17597     17678     14934     17312     26037     17935     21622     25268 
dram[5]:     18440     19448     15917      9246     10357     14440     15415     10325     13513     18570     13973     12436     23098     24094     19047     19828 
average row accesses per activate:
dram[0]:  2.842105  2.576923  3.272727  2.688889  2.743590  2.815789  3.611111  3.200000  5.520000  3.558824  3.871795  3.288889  2.200000  2.243243  2.025000  2.645161 
dram[1]:  2.720000  2.360000  3.638889  3.333333  3.172414  2.297297  3.818182  4.100000  4.147059  3.125000  2.921569  3.195652  2.666667  2.200000  1.921053  2.023809 
dram[2]:  4.333333  2.842105  4.407407  2.631579  2.357143  2.676471  3.324324  3.606061  3.487180  4.700000  3.104167  3.833333  2.457143  2.097561  2.642857  1.945946 
dram[3]:  2.764706  2.863636  2.921053  3.615385  3.888889  2.894737  3.432432  3.647059  4.218750  3.018868  3.756757  2.913043  2.685714  2.216216  1.916667  2.333333 
dram[4]:  2.818182  2.750000  2.750000  2.476191  2.742857  2.707317  3.828571  4.538462  4.242424  3.476191  3.204545  3.589744  2.861111  1.955556  1.844444  2.264706 
dram[5]:  3.052632  2.652174  3.111111  3.146342  3.846154  2.473684  3.933333  3.757576  4.375000  4.514286  3.347826  3.148936  2.078947  2.666667  2.222222  1.941176 
average row locality = 10272/3397 = 3.023844
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        67        71        84       102       101       115       111       106        88       117       114        84        79        81        82 
dram[1]:        68        59        79        78        90        81       110       107       108       117       116       114        84        84        73        85 
dram[2]:        52        54        78        79        94        87       104       102       102       109       116       104        82        82        74        72 
dram[3]:        47        63        78        84        99       106       109       108       100       126       105       102        89        80        92        70 
dram[4]:        62        66        90        76        90       105       115       100       107       113       108       106        99        86        83        77 
dram[5]:        58        61        97        88        95        89       102       108       107       124       120       112        75        78        80        66 
total reads: 8701
bank skew: 126/47 = 2.68
chip skew: 1483/1391 = 1.07
number of total write accesses:
dram[0]:         0         0        37        37         5         6        15        17        32        33        34        34         4         4         0         0 
dram[1]:         0         0        52        32         2         4        16        16        33        33        33        33         4         4         0         0 
dram[2]:         0         0        41        21         5         4        19        17        34        32        33        34         4         4         0         0 
dram[3]:         0         0        33        57         6         4        18        16        35        34        34        32         5         2         0         0 
dram[4]:         0         0        42        28         6         6        19        18        33        33        33        34         4         2         0         0 
dram[5]:         0         0        43        41         5         5        16        16        33        34        34        36         4         2         0         0 
total reads: 1571
min_bank_accesses = 0!
chip skew: 276/248 = 1.11
average mf latency per bank:
dram[0]:        655       647       809       720     10786     11530      6445      6446      2964      3216      2815      2701      1082       975       645       565
dram[1]:        508       653       655       782     12879     15293      6640      7035      3089      3181      2747      3014      1022      1051       644       591
dram[2]:        598       626       789       942     13457     14061      6978      7294      3148      3085      2927      2998      1061      7160       647       608
dram[3]:        651       695       865       657     12647     11907      6804      6690      3198      2721      3216      3218      1061       879       585       866
dram[4]:        660       674       745       884     13395     11863      6364      7540      3015      3091      3055      3156       988       890       570       613
dram[5]:        552       588       695       706     13411     13623      7168      6655      3069      2746      2918      2830      1241       993       643       495
maximum mf latency per bank:
dram[0]:        461       408       453       511       540       498       503       479       524       465       453       459       476       468       521       412
dram[1]:        490       489       473       545       509       552       452       536       552       537       484       494       425       523       489       567
dram[2]:        472       538       488       563       534       614       518       506       501       472       551       497       494       621       498       566
dram[3]:        581       534       510       421       598       547       638       530       527       547       533       535       519       543       545       554
dram[4]:        542       571       547       643       513       538       590       512       543       552       520       499       497       513       516       530
dram[5]:        491       502       554       524       509       546       514       510       597       503       470       524       453       491       443       532

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193600 n_nop=189283 n_act=567 n_pre=551 n_req=1714 n_rd=2912 n_write=287 bw_util=0.03305
n_activity=34245 dram_eff=0.1868
bk0: 108a 192813i bk1: 134a 192633i bk2: 142a 192057i bk3: 168a 191599i bk4: 204a 192037i bk5: 202a 192057i bk6: 230a 191858i bk7: 222a 191741i bk8: 212a 192068i bk9: 176a 191898i bk10: 234a 191598i bk11: 228a 191248i bk12: 168a 192086i bk13: 158a 192195i bk14: 162a 192222i bk15: 164a 192287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0458988
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193600 n_nop=189264 n_act=580 n_pre=564 n_req=1715 n_rd=2906 n_write=286 bw_util=0.03298
n_activity=34202 dram_eff=0.1867
bk0: 136a 192613i bk1: 118a 192664i bk2: 158a 191879i bk3: 156a 192003i bk4: 180a 192416i bk5: 162a 192263i bk6: 220a 191982i bk7: 214a 191969i bk8: 216a 191849i bk9: 234a 191343i bk10: 232a 191396i bk11: 228a 191249i bk12: 168a 192295i bk13: 168a 191959i bk14: 146a 192119i bk15: 170a 191931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0530578
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193600 n_nop=189494 n_act=536 n_pre=520 n_req=1639 n_rd=2782 n_write=268 bw_util=0.03151
n_activity=32512 dram_eff=0.1876
bk0: 104a 192900i bk1: 108a 192825i bk2: 156a 192013i bk3: 158a 191893i bk4: 188a 191811i bk5: 174a 192067i bk6: 208a 191908i bk7: 204a 191847i bk8: 204a 191768i bk9: 218a 191923i bk10: 232a 191381i bk11: 208a 191602i bk12: 164a 192279i bk13: 164a 192063i bk14: 148a 192380i bk15: 144a 192142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0528254
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193600 n_nop=189256 n_act=570 n_pre=554 n_req=1734 n_rd=2916 n_write=304 bw_util=0.03326
n_activity=33999 dram_eff=0.1894
bk0: 94a 192878i bk1: 126a 192629i bk2: 156a 191868i bk3: 168a 191661i bk4: 198a 192376i bk5: 212a 191980i bk6: 218a 191750i bk7: 216a 191664i bk8: 200a 191924i bk9: 252a 191162i bk10: 210a 191718i bk11: 204a 191439i bk12: 178a 192096i bk13: 160a 192171i bk14: 184a 191867i bk15: 140a 192474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0593802
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193600 n_nop=189181 n_act=591 n_pre=575 n_req=1741 n_rd=2966 n_write=287 bw_util=0.03361
n_activity=35012 dram_eff=0.1858
bk0: 124a 192663i bk1: 132a 192567i bk2: 180a 191464i bk3: 152a 191629i bk4: 180a 192154i bk5: 210a 191722i bk6: 230a 191636i bk7: 200a 192028i bk8: 214a 191834i bk9: 226a 191677i bk10: 216a 191471i bk11: 212a 191634i bk12: 198a 192088i bk13: 172a 192035i bk14: 166a 191930i bk15: 154a 192334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0531043
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193600 n_nop=189292 n_act=553 n_pre=537 n_req=1729 n_rd=2920 n_write=298 bw_util=0.03324
n_activity=33987 dram_eff=0.1894
bk0: 116a 192842i bk1: 122a 192665i bk2: 194a 191534i bk3: 176a 191473i bk4: 190a 192216i bk5: 178a 192053i bk6: 204a 192046i bk7: 216a 191874i bk8: 214a 191889i bk9: 248a 191745i bk10: 240a 191365i bk11: 224a 191294i bk12: 150a 192207i bk13: 156a 192384i bk14: 160a 192184i bk15: 132a 192248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0543027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14949, Miss = 730, Miss_rate = 0.049, Pending_hits = 30, Reservation_fails = 225
L2_cache_bank[1]: Access = 15015, Miss = 726, Miss_rate = 0.048, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[2]: Access = 14954, Miss = 728, Miss_rate = 0.049, Pending_hits = 39, Reservation_fails = 108
L2_cache_bank[3]: Access = 15277, Miss = 725, Miss_rate = 0.047, Pending_hits = 22, Reservation_fails = 2
L2_cache_bank[4]: Access = 15358, Miss = 702, Miss_rate = 0.046, Pending_hits = 37, Reservation_fails = 145
L2_cache_bank[5]: Access = 17189, Miss = 689, Miss_rate = 0.040, Pending_hits = 18, Reservation_fails = 33
L2_cache_bank[6]: Access = 15336, Miss = 719, Miss_rate = 0.047, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[7]: Access = 15044, Miss = 739, Miss_rate = 0.049, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[8]: Access = 15237, Miss = 754, Miss_rate = 0.049, Pending_hits = 28, Reservation_fails = 10
L2_cache_bank[9]: Access = 15110, Miss = 729, Miss_rate = 0.048, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[10]: Access = 15336, Miss = 734, Miss_rate = 0.048, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[11]: Access = 14954, Miss = 726, Miss_rate = 0.049, Pending_hits = 29, Reservation_fails = 20
L2_total_cache_accesses = 183759
L2_total_cache_misses = 8701
L2_total_cache_miss_rate = 0.0474
L2_total_cache_pending_hits = 343
L2_total_cache_reservation_fails = 543
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57710
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7591
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116922
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 309
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1103
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.198
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=445429
icnt_total_pkts_simt_to_mem=302200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 34.0372
	minimum = 6
	maximum = 301
Network latency average = 21.0196
	minimum = 6
	maximum = 182
Slowest packet = 359301
Flit latency average = 23.5831
	minimum = 6
	maximum = 181
Slowest flit = 734779
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0718099
	minimum = 0.0611314 (at node 15)
	maximum = 0.289234 (at node 20)
Accepted packet rate average = 0.0718099
	minimum = 0.0611314 (at node 15)
	maximum = 0.289234 (at node 20)
Injected flit rate average = 0.114051
	minimum = 0.0793796 (at node 15)
	maximum = 0.307482 (at node 20)
Accepted flit rate average= 0.114051
	minimum = 0.0766423 (at node 0)
	maximum = 0.573905 (at node 20)
Injected packet length average = 1.58824
Accepted packet length average = 1.58824
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.3853 (8 samples)
	minimum = 6 (8 samples)
	maximum = 132.75 (8 samples)
Network latency average = 12.8621 (8 samples)
	minimum = 6 (8 samples)
	maximum = 102.25 (8 samples)
Flit latency average = 12.4349 (8 samples)
	minimum = 6 (8 samples)
	maximum = 101.375 (8 samples)
Fragmentation average = 0.00377125 (8 samples)
	minimum = 0 (8 samples)
	maximum = 24.75 (8 samples)
Injected packet rate average = 0.0457643 (8 samples)
	minimum = 0.0340393 (8 samples)
	maximum = 0.118061 (8 samples)
Accepted packet rate average = 0.0457643 (8 samples)
	minimum = 0.0340393 (8 samples)
	maximum = 0.118061 (8 samples)
Injected flit rate average = 0.0856655 (8 samples)
	minimum = 0.0504102 (8 samples)
	maximum = 0.173502 (8 samples)
Accepted flit rate average = 0.0856655 (8 samples)
	minimum = 0.0619884 (8 samples)
	maximum = 0.244408 (8 samples)
Injected packet size average = 1.87188 (8 samples)
Accepted packet size average = 1.87188 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 4 sec (64 sec)
gpgpu_simulation_rate = 84459 (inst/sec)
gpgpu_simulation_rate = 2291 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,146671)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,146671)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,146671)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,146671)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,146671)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,146671)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,146671)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,146671)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,146671)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,146671)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,146671)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,146671)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,146671)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,146671)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,146671)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,146671)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,146671)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,146671)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,146671)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,146671)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,146671)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,146671)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,146671)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,146671)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,146671)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,146671)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,146671)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,146671)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,146671)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,146671)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,146671)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,146671)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,146671)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,146671)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,146671)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,146671)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,146671)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,146671)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,146671)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,146671)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,146671)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,146671)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,146671)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,146671)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,146671)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(11,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 147171  inst.: 5466832 (ipc=122.9) sim_rate=84105 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 07:03:02 2016
GPGPU-Sim uArch: cycles simulated: 148671  inst.: 5499846 (ipc=47.2) sim_rate=83331 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 07:03:03 2016
GPGPU-Sim uArch: cycles simulated: 151171  inst.: 5523986 (ipc=26.4) sim_rate=82447 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 07:03:04 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(2,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 153171  inst.: 5542483 (ipc=21.1) sim_rate=81507 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 07:03:05 2016
GPGPU-Sim uArch: cycles simulated: 155671  inst.: 5569461 (ipc=18.2) sim_rate=80716 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 07:03:06 2016
GPGPU-Sim uArch: cycles simulated: 157671  inst.: 5590333 (ipc=16.8) sim_rate=79861 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 07:03:07 2016
GPGPU-Sim uArch: cycles simulated: 160171  inst.: 5615370 (ipc=15.6) sim_rate=79089 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 07:03:08 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(2,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 162671  inst.: 5640420 (ipc=14.7) sim_rate=78339 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 07:03:09 2016
GPGPU-Sim uArch: cycles simulated: 164671  inst.: 5662345 (ipc=14.3) sim_rate=77566 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 07:03:10 2016
GPGPU-Sim uArch: cycles simulated: 167171  inst.: 5688573 (ipc=13.8) sim_rate=76872 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 07:03:11 2016
GPGPU-Sim uArch: cycles simulated: 169171  inst.: 5707626 (ipc=13.4) sim_rate=76101 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 07:03:12 2016
GPGPU-Sim uArch: cycles simulated: 171671  inst.: 5733301 (ipc=13.1) sim_rate=75438 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 07:03:13 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(1,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 174171  inst.: 5759374 (ipc=12.9) sim_rate=74797 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 07:03:14 2016
GPGPU-Sim uArch: cycles simulated: 176171  inst.: 5779289 (ipc=12.7) sim_rate=74093 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 07:03:15 2016
GPGPU-Sim uArch: cycles simulated: 178671  inst.: 5804892 (ipc=12.5) sim_rate=73479 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 07:03:16 2016
GPGPU-Sim uArch: cycles simulated: 181171  inst.: 5830882 (ipc=12.3) sim_rate=72886 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 07:03:17 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(9,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 183171  inst.: 5851023 (ipc=12.2) sim_rate=72234 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 07:03:18 2016
GPGPU-Sim uArch: cycles simulated: 185671  inst.: 5876822 (ipc=12.1) sim_rate=71668 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 07:03:19 2016
GPGPU-Sim uArch: cycles simulated: 188171  inst.: 5901738 (ipc=12.0) sim_rate=71105 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 07:03:20 2016
GPGPU-Sim uArch: cycles simulated: 190171  inst.: 5923477 (ipc=11.9) sim_rate=70517 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 07:03:21 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(5,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 192671  inst.: 5949825 (ipc=11.8) sim_rate=69997 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 07:03:22 2016
GPGPU-Sim uArch: cycles simulated: 194671  inst.: 5968991 (ipc=11.7) sim_rate=69406 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 07:03:23 2016
GPGPU-Sim uArch: cycles simulated: 197171  inst.: 5995252 (ipc=11.7) sim_rate=68910 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 07:03:24 2016
GPGPU-Sim uArch: cycles simulated: 199671  inst.: 6023093 (ipc=11.7) sim_rate=68444 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 07:03:25 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(1,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 201671  inst.: 6051360 (ipc=11.7) sim_rate=67992 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 07:03:26 2016
GPGPU-Sim uArch: cycles simulated: 204171  inst.: 6108730 (ipc=12.2) sim_rate=67874 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 07:03:27 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(6,0,0) tid=(304,0,0)
GPGPU-Sim uArch: cycles simulated: 206171  inst.: 6153730 (ipc=12.6) sim_rate=67623 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 07:03:28 2016
GPGPU-Sim uArch: cycles simulated: 208171  inst.: 6187953 (ipc=12.7) sim_rate=67260 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 07:03:29 2016
GPGPU-Sim uArch: cycles simulated: 210171  inst.: 6211632 (ipc=12.7) sim_rate=66791 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 07:03:30 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(7,0,0) tid=(458,0,0)
GPGPU-Sim uArch: cycles simulated: 212171  inst.: 6233243 (ipc=12.6) sim_rate=66311 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 07:03:31 2016
GPGPU-Sim uArch: cycles simulated: 214171  inst.: 6253982 (ipc=12.6) sim_rate=65831 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 07:03:32 2016
GPGPU-Sim uArch: cycles simulated: 216171  inst.: 6275207 (ipc=12.5) sim_rate=65366 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 07:03:33 2016
GPGPU-Sim uArch: cycles simulated: 218171  inst.: 6297240 (ipc=12.5) sim_rate=64920 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 07:03:34 2016
GPGPU-Sim uArch: cycles simulated: 220171  inst.: 6318202 (ipc=12.4) sim_rate=64471 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 07:03:35 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(1,0,0) tid=(473,0,0)
GPGPU-Sim uArch: cycles simulated: 222671  inst.: 6343871 (ipc=12.3) sim_rate=64079 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 07:03:36 2016
GPGPU-Sim uArch: cycles simulated: 224671  inst.: 6365537 (ipc=12.3) sim_rate=63655 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 07:03:37 2016
GPGPU-Sim uArch: cycles simulated: 226671  inst.: 6387681 (ipc=12.3) sim_rate=63244 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 07:03:38 2016
GPGPU-Sim uArch: cycles simulated: 228671  inst.: 6407638 (ipc=12.2) sim_rate=62819 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 07:03:39 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(5,0,0) tid=(406,0,0)
GPGPU-Sim uArch: cycles simulated: 230671  inst.: 6430334 (ipc=12.2) sim_rate=62430 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 07:03:40 2016
GPGPU-Sim uArch: cycles simulated: 232671  inst.: 6450851 (ipc=12.2) sim_rate=62027 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 07:03:41 2016
GPGPU-Sim uArch: cycles simulated: 235171  inst.: 6476365 (ipc=12.1) sim_rate=61679 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 07:03:42 2016
GPGPU-Sim uArch: cycles simulated: 237171  inst.: 6497665 (ipc=12.1) sim_rate=61298 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 07:03:43 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(6,0,0) tid=(469,0,0)
GPGPU-Sim uArch: cycles simulated: 239171  inst.: 6517562 (ipc=12.0) sim_rate=60911 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 07:03:44 2016
GPGPU-Sim uArch: cycles simulated: 241171  inst.: 6538205 (ipc=12.0) sim_rate=60538 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 07:03:45 2016
GPGPU-Sim uArch: cycles simulated: 243171  inst.: 6558672 (ipc=12.0) sim_rate=60171 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 07:03:46 2016
GPGPU-Sim uArch: cycles simulated: 245171  inst.: 6579278 (ipc=11.9) sim_rate=59811 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 07:03:47 2016
GPGPU-Sim uArch: cycles simulated: 247171  inst.: 6599846 (ipc=11.9) sim_rate=59458 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 07:03:48 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(2,0,0) tid=(308,0,0)
GPGPU-Sim uArch: cycles simulated: 249171  inst.: 6621829 (ipc=11.9) sim_rate=59123 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 07:03:49 2016
GPGPU-Sim uArch: cycles simulated: 251671  inst.: 6648873 (ipc=11.8) sim_rate=58839 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 07:03:50 2016
GPGPU-Sim uArch: cycles simulated: 253671  inst.: 6669672 (ipc=11.8) sim_rate=58505 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 07:03:51 2016
GPGPU-Sim uArch: cycles simulated: 255671  inst.: 6693006 (ipc=11.8) sim_rate=58200 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 07:03:52 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(15,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 257671  inst.: 6720925 (ipc=11.9) sim_rate=57939 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 07:03:53 2016
GPGPU-Sim uArch: cycles simulated: 259671  inst.: 6758400 (ipc=12.0) sim_rate=57764 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 07:03:54 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (113776,146671), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(113777,146671)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (114401,146671), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(114402,146671)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(11,0,0) tid=(470,0,0)
GPGPU-Sim uArch: cycles simulated: 262171  inst.: 6807713 (ipc=12.1) sim_rate=57692 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 07:03:55 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (117071,146671), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(117072,146671)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (117341,146671), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(117342,146671)
GPGPU-Sim uArch: cycles simulated: 264171  inst.: 6844291 (ipc=12.2) sim_rate=57515 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 07:03:56 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (117850,146671), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(117851,146671)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (118234,146671), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(118235,146671)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (118276,146671), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(118277,146671)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (118964,146671), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(118965,146671)
GPGPU-Sim uArch: cycles simulated: 266171  inst.: 6871220 (ipc=12.3) sim_rate=57260 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 07:03:57 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (119583,146671), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(119584,146671)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (120376,146671), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(120377,146671)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (120908,146671), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(120909,146671)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (120914,146671), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(120915,146671)
GPGPU-Sim uArch: cycles simulated: 267671  inst.: 6889449 (ipc=12.3) sim_rate=56937 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 07:03:58 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (121062,146671), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(121063,146671)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(26,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 269671  inst.: 6913851 (ipc=12.3) sim_rate=56670 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 07:03:59 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (124811,146671), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(124812,146671)
GPGPU-Sim uArch: cycles simulated: 271671  inst.: 6936214 (ipc=12.2) sim_rate=56391 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 07:04:00 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (126837,146671), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(126838,146671)
GPGPU-Sim uArch: cycles simulated: 273671  inst.: 6958450 (ipc=12.2) sim_rate=56116 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 07:04:01 2016
GPGPU-Sim uArch: cycles simulated: 275171  inst.: 6972653 (ipc=12.2) sim_rate=55781 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 07:04:02 2016
GPGPU-Sim uArch: cycles simulated: 277171  inst.: 6994118 (ipc=12.2) sim_rate=55508 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 07:04:03 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(25,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 279171  inst.: 7015192 (ipc=12.1) sim_rate=55237 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 07:04:04 2016
GPGPU-Sim uArch: cycles simulated: 281171  inst.: 7036893 (ipc=12.1) sim_rate=54975 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 07:04:05 2016
GPGPU-Sim uArch: cycles simulated: 282671  inst.: 7051784 (ipc=12.1) sim_rate=54664 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 07:04:06 2016
GPGPU-Sim uArch: cycles simulated: 284671  inst.: 7072852 (ipc=12.1) sim_rate=54406 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 07:04:07 2016
GPGPU-Sim uArch: cycles simulated: 286171  inst.: 7087882 (ipc=12.1) sim_rate=54105 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 07:04:08 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(17,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 288171  inst.: 7110135 (ipc=12.0) sim_rate=53864 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 07:04:09 2016
GPGPU-Sim uArch: cycles simulated: 289671  inst.: 7124714 (ipc=12.0) sim_rate=53569 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 07:04:10 2016
GPGPU-Sim uArch: cycles simulated: 291671  inst.: 7145196 (ipc=12.0) sim_rate=53322 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 07:04:11 2016
GPGPU-Sim uArch: cycles simulated: 293171  inst.: 7160891 (ipc=12.0) sim_rate=53043 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 07:04:12 2016
GPGPU-Sim uArch: cycles simulated: 295171  inst.: 7181044 (ipc=12.0) sim_rate=52801 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 07:04:13 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(18,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 296671  inst.: 7198435 (ipc=12.0) sim_rate=52543 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 07:04:14 2016
GPGPU-Sim uArch: cycles simulated: 298671  inst.: 7218971 (ipc=11.9) sim_rate=52311 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 07:04:15 2016
GPGPU-Sim uArch: cycles simulated: 300171  inst.: 7235658 (ipc=11.9) sim_rate=52055 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 07:04:16 2016
GPGPU-Sim uArch: cycles simulated: 302171  inst.: 7255059 (ipc=11.9) sim_rate=51821 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 07:04:17 2016
GPGPU-Sim uArch: cycles simulated: 303671  inst.: 7272371 (ipc=11.9) sim_rate=51577 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 07:04:18 2016
GPGPU-Sim uArch: cycles simulated: 305671  inst.: 7291592 (ipc=11.9) sim_rate=51349 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 07:04:19 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(28,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 307171  inst.: 7308219 (ipc=11.9) sim_rate=51106 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 07:04:20 2016
GPGPU-Sim uArch: cycles simulated: 309171  inst.: 7329917 (ipc=11.8) sim_rate=50902 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 07:04:21 2016
GPGPU-Sim uArch: cycles simulated: 311171  inst.: 7350850 (ipc=11.8) sim_rate=50695 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 07:04:22 2016
GPGPU-Sim uArch: cycles simulated: 312671  inst.: 7371600 (ipc=11.8) sim_rate=50490 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 07:04:23 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(19,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 314671  inst.: 7403234 (ipc=11.9) sim_rate=50362 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 07:04:24 2016
GPGPU-Sim uArch: cycles simulated: 316671  inst.: 7442990 (ipc=12.0) sim_rate=50290 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 07:04:25 2016
GPGPU-Sim uArch: cycles simulated: 318671  inst.: 7476304 (ipc=12.0) sim_rate=50176 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 07:04:26 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(28,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 320671  inst.: 7505665 (ipc=12.1) sim_rate=50037 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 07:04:27 2016
GPGPU-Sim uArch: cycles simulated: 323171  inst.: 7543074 (ipc=12.1) sim_rate=49954 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 07:04:28 2016
GPGPU-Sim uArch: cycles simulated: 325171  inst.: 7565794 (ipc=12.1) sim_rate=49774 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 07:04:29 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(27,0,0) tid=(404,0,0)
GPGPU-Sim uArch: cycles simulated: 327171  inst.: 7590542 (ipc=12.1) sim_rate=49611 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 07:04:30 2016
GPGPU-Sim uArch: cycles simulated: 329671  inst.: 7620467 (ipc=12.1) sim_rate=49483 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 07:04:31 2016
GPGPU-Sim uArch: cycles simulated: 331671  inst.: 7642528 (ipc=12.1) sim_rate=49306 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 07:04:32 2016
GPGPU-Sim uArch: cycles simulated: 334171  inst.: 7670402 (ipc=12.1) sim_rate=49169 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 07:04:33 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(21,0,0) tid=(389,0,0)
GPGPU-Sim uArch: cycles simulated: 336171  inst.: 7690985 (ipc=12.1) sim_rate=48987 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 07:04:34 2016
GPGPU-Sim uArch: cycles simulated: 338671  inst.: 7716296 (ipc=12.0) sim_rate=48837 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 07:04:35 2016
GPGPU-Sim uArch: cycles simulated: 340671  inst.: 7737300 (ipc=12.0) sim_rate=48662 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 07:04:36 2016
GPGPU-Sim uArch: cycles simulated: 342671  inst.: 7757487 (ipc=12.0) sim_rate=48484 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 07:04:37 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(23,0,0) tid=(508,0,0)
GPGPU-Sim uArch: cycles simulated: 345171  inst.: 7784510 (ipc=12.0) sim_rate=48350 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 07:04:38 2016
GPGPU-Sim uArch: cycles simulated: 347171  inst.: 7804530 (ipc=12.0) sim_rate=48176 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 07:04:39 2016
GPGPU-Sim uArch: cycles simulated: 349671  inst.: 7830730 (ipc=11.9) sim_rate=48041 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 07:04:40 2016
GPGPU-Sim uArch: cycles simulated: 351671  inst.: 7852557 (ipc=11.9) sim_rate=47881 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 07:04:41 2016
GPGPU-Sim uArch: cycles simulated: 354171  inst.: 7878002 (ipc=11.9) sim_rate=47745 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 07:04:42 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(28,0,0) tid=(343,0,0)
GPGPU-Sim uArch: cycles simulated: 356171  inst.: 7899804 (ipc=11.9) sim_rate=47589 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 07:04:43 2016
GPGPU-Sim uArch: cycles simulated: 358171  inst.: 7921213 (ipc=11.9) sim_rate=47432 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 07:04:44 2016
GPGPU-Sim uArch: cycles simulated: 360671  inst.: 7945893 (ipc=11.9) sim_rate=47296 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 07:04:45 2016
GPGPU-Sim uArch: cycles simulated: 362671  inst.: 7968200 (ipc=11.9) sim_rate=47149 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 07:04:46 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(22,0,0) tid=(372,0,0)
GPGPU-Sim uArch: cycles simulated: 365171  inst.: 7995311 (ipc=11.9) sim_rate=47031 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 07:04:47 2016
GPGPU-Sim uArch: cycles simulated: 367171  inst.: 8019076 (ipc=11.9) sim_rate=46895 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 07:04:48 2016
GPGPU-Sim uArch: cycles simulated: 369671  inst.: 8051829 (ipc=11.9) sim_rate=46812 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 07:04:49 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(34,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 371671  inst.: 8083793 (ipc=11.9) sim_rate=46727 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 07:04:50 2016
GPGPU-Sim uArch: cycles simulated: 373671  inst.: 8117321 (ipc=11.9) sim_rate=46651 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 07:04:51 2016
GPGPU-Sim uArch: cycles simulated: 376171  inst.: 8157205 (ipc=12.0) sim_rate=46612 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 07:04:52 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(39,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 378171  inst.: 8186414 (ipc=12.0) sim_rate=46513 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 07:04:53 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (232627,146671), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(232628,146671)
GPGPU-Sim uArch: cycles simulated: 380171  inst.: 8212565 (ipc=12.0) sim_rate=46398 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 07:04:54 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (234185,146671), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(234186,146671)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (234493,146671), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(234494,146671)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (235545,146671), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 382671  inst.: 8247570 (ipc=12.0) sim_rate=46334 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 07:04:55 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (236232,146671), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (236337,146671), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (237141,146671), 2 CTAs running
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(30,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 384671  inst.: 8276137 (ipc=12.1) sim_rate=46235 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 07:04:56 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (239347,146671), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (239440,146671), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (239691,146671), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 386671  inst.: 8298675 (ipc=12.1) sim_rate=46103 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 07:04:57 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (240242,146671), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (240676,146671), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (240812,146671), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (240818,146671), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 388671  inst.: 8323532 (ipc=12.1) sim_rate=45986 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 07:04:58 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (242367,146671), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 390671  inst.: 8345434 (ipc=12.0) sim_rate=45854 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 07:04:59 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(33,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 393171  inst.: 8372698 (ipc=12.0) sim_rate=45752 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 07:05:00 2016
GPGPU-Sim uArch: cycles simulated: 395171  inst.: 8393606 (ipc=12.0) sim_rate=45617 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 07:05:01 2016
GPGPU-Sim uArch: cycles simulated: 397171  inst.: 8415747 (ipc=12.0) sim_rate=45490 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 07:05:02 2016
GPGPU-Sim uArch: cycles simulated: 399671  inst.: 8442820 (ipc=12.0) sim_rate=45391 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 07:05:03 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(38,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 401671  inst.: 8462533 (ipc=12.0) sim_rate=45254 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 07:05:04 2016
GPGPU-Sim uArch: cycles simulated: 403671  inst.: 8485714 (ipc=12.0) sim_rate=45136 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 07:05:05 2016
GPGPU-Sim uArch: cycles simulated: 406171  inst.: 8510915 (ipc=12.0) sim_rate=45031 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 07:05:06 2016
GPGPU-Sim uArch: cycles simulated: 408171  inst.: 8531376 (ipc=12.0) sim_rate=44901 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 07:05:07 2016
GPGPU-Sim uArch: cycles simulated: 410171  inst.: 8552435 (ipc=11.9) sim_rate=44777 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 07:05:08 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(33,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 412171  inst.: 8574712 (ipc=11.9) sim_rate=44659 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 07:05:09 2016
GPGPU-Sim uArch: cycles simulated: 414671  inst.: 8600323 (ipc=11.9) sim_rate=44561 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 07:05:10 2016
GPGPU-Sim uArch: cycles simulated: 416671  inst.: 8622755 (ipc=11.9) sim_rate=44447 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 07:05:11 2016
GPGPU-Sim uArch: cycles simulated: 418671  inst.: 8644621 (ipc=11.9) sim_rate=44331 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 07:05:12 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(39,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 421171  inst.: 8672581 (ipc=11.9) sim_rate=44247 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 07:05:13 2016
GPGPU-Sim uArch: cycles simulated: 423171  inst.: 8697995 (ipc=11.9) sim_rate=44152 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 07:05:14 2016
GPGPU-Sim uArch: cycles simulated: 425671  inst.: 8730250 (ipc=11.9) sim_rate=44092 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 07:05:15 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(35,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 427671  inst.: 8762540 (ipc=11.9) sim_rate=44032 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 07:05:16 2016
GPGPU-Sim uArch: cycles simulated: 429671  inst.: 8794475 (ipc=12.0) sim_rate=43972 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 07:05:17 2016
GPGPU-Sim uArch: cycles simulated: 432171  inst.: 8828735 (ipc=12.0) sim_rate=43924 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 07:05:18 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(36,0,0) tid=(356,0,0)
GPGPU-Sim uArch: cycles simulated: 434171  inst.: 8856771 (ipc=12.0) sim_rate=43845 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 07:05:19 2016
GPGPU-Sim uArch: cycles simulated: 436671  inst.: 8891043 (ipc=12.0) sim_rate=43798 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 07:05:20 2016
GPGPU-Sim uArch: cycles simulated: 439171  inst.: 8923172 (ipc=12.0) sim_rate=43741 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 07:05:21 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(43,0,0) tid=(260,0,0)
GPGPU-Sim uArch: cycles simulated: 441171  inst.: 8947771 (ipc=12.0) sim_rate=43647 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 07:05:22 2016
GPGPU-Sim uArch: cycles simulated: 443671  inst.: 8981968 (ipc=12.0) sim_rate=43601 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 07:05:23 2016
GPGPU-Sim uArch: cycles simulated: 445671  inst.: 9005105 (ipc=12.0) sim_rate=43502 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 07:05:24 2016
GPGPU-Sim uArch: cycles simulated: 448171  inst.: 9033380 (ipc=12.0) sim_rate=43429 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 07:05:25 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(43,0,0) tid=(472,0,0)
GPGPU-Sim uArch: cycles simulated: 450171  inst.: 9055469 (ipc=12.0) sim_rate=43327 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 07:05:26 2016
GPGPU-Sim uArch: cycles simulated: 452671  inst.: 9082050 (ipc=12.0) sim_rate=43247 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 07:05:27 2016
GPGPU-Sim uArch: cycles simulated: 454671  inst.: 9102804 (ipc=12.0) sim_rate=43141 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 07:05:28 2016
GPGPU-Sim uArch: cycles simulated: 457171  inst.: 9128374 (ipc=12.0) sim_rate=43058 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 07:05:29 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(34,0,0) tid=(338,0,0)
GPGPU-Sim uArch: cycles simulated: 459171  inst.: 9149969 (ipc=12.0) sim_rate=42957 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 07:05:30 2016
GPGPU-Sim uArch: cycles simulated: 461671  inst.: 9176308 (ipc=12.0) sim_rate=42879 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 07:05:31 2016
GPGPU-Sim uArch: cycles simulated: 463671  inst.: 9196849 (ipc=12.0) sim_rate=42776 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 07:05:32 2016
GPGPU-Sim uArch: cycles simulated: 466171  inst.: 9222427 (ipc=11.9) sim_rate=42696 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 07:05:33 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(36,0,0) tid=(339,0,0)
GPGPU-Sim uArch: cycles simulated: 468171  inst.: 9243297 (ipc=11.9) sim_rate=42595 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 07:05:34 2016
GPGPU-Sim uArch: cycles simulated: 470671  inst.: 9268996 (ipc=11.9) sim_rate=42518 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 07:05:35 2016
GPGPU-Sim uArch: cycles simulated: 472671  inst.: 9290765 (ipc=11.9) sim_rate=42423 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 07:05:36 2016
GPGPU-Sim uArch: cycles simulated: 475171  inst.: 9319896 (ipc=11.9) sim_rate=42363 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 07:05:37 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(30,0,0) tid=(395,0,0)
GPGPU-Sim uArch: cycles simulated: 477171  inst.: 9342707 (ipc=11.9) sim_rate=42274 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 07:05:38 2016
GPGPU-Sim uArch: cycles simulated: 479671  inst.: 9371801 (ipc=11.9) sim_rate=42215 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 07:05:39 2016
GPGPU-Sim uArch: cycles simulated: 481671  inst.: 9396660 (ipc=11.9) sim_rate=42137 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 07:05:40 2016
GPGPU-Sim uArch: cycles simulated: 484171  inst.: 9435039 (ipc=11.9) sim_rate=42120 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 07:05:41 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(40,0,0) tid=(370,0,0)
GPGPU-Sim uArch: cycles simulated: 486171  inst.: 9461052 (ipc=11.9) sim_rate=42049 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 07:05:42 2016
GPGPU-Sim uArch: cycles simulated: 488671  inst.: 9494286 (ipc=12.0) sim_rate=42010 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 07:05:43 2016
GPGPU-Sim uArch: cycles simulated: 490671  inst.: 9521259 (ipc=12.0) sim_rate=41943 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 07:05:44 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(45,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 493171  inst.: 9557126 (ipc=12.0) sim_rate=41917 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 07:05:45 2016
GPGPU-Sim uArch: cycles simulated: 495171  inst.: 9581903 (ipc=12.0) sim_rate=41842 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 07:05:46 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (350158,146671), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 497671  inst.: 9616114 (ipc=12.0) sim_rate=41809 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 07:05:47 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (351285,146671), 2 CTAs running
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(58,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (352945,146671), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 500171  inst.: 9647092 (ipc=12.0) sim_rate=41762 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 07:05:48 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (353565,146671), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (354918,146671), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 502171  inst.: 9668866 (ipc=12.0) sim_rate=41676 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 07:05:49 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (356230,146671), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (356806,146671), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 504671  inst.: 9699227 (ipc=12.0) sim_rate=41627 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 07:05:50 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (358307,146671), 2 CTAs running
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(51,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (360419,146671), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 507171  inst.: 9728251 (ipc=12.0) sim_rate=41573 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 07:05:51 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (360840,146671), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (361016,146671), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (362857,146671), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 509671  inst.: 9756072 (ipc=12.0) sim_rate=41515 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 07:05:52 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (363690,146671), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (364180,146671), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (364960,146671), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 512171  inst.: 9784635 (ipc=12.0) sim_rate=41460 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 07:05:53 2016
GPGPU-Sim uArch: cycles simulated: 515171  inst.: 9816124 (ipc=12.0) sim_rate=41418 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 07:05:54 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(46,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 517671  inst.: 9842360 (ipc=12.0) sim_rate=41354 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 07:05:55 2016
GPGPU-Sim uArch: cycles simulated: 520171  inst.: 9869091 (ipc=12.0) sim_rate=41293 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 07:05:56 2016
GPGPU-Sim uArch: cycles simulated: 523171  inst.: 9899614 (ipc=11.9) sim_rate=41248 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 07:05:57 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(53,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 525671  inst.: 9926591 (ipc=11.9) sim_rate=41189 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 07:05:58 2016
GPGPU-Sim uArch: cycles simulated: 528171  inst.: 9953772 (ipc=11.9) sim_rate=41131 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 07:05:59 2016
GPGPU-Sim uArch: cycles simulated: 531171  inst.: 9988505 (ipc=11.9) sim_rate=41104 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 07:06:00 2016
GPGPU-Sim uArch: cycles simulated: 533671  inst.: 10016739 (ipc=11.9) sim_rate=41052 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 07:06:01 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(45,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 536171  inst.: 10048747 (ipc=11.9) sim_rate=41015 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 07:06:02 2016
GPGPU-Sim uArch: cycles simulated: 539171  inst.: 10088913 (ipc=11.9) sim_rate=41011 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 07:06:03 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(52,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 541671  inst.: 10121816 (ipc=11.9) sim_rate=40979 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 07:06:04 2016
GPGPU-Sim uArch: cycles simulated: 544171  inst.: 10154365 (ipc=11.9) sim_rate=40945 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 07:06:05 2016
GPGPU-Sim uArch: cycles simulated: 546671  inst.: 10184484 (ipc=11.9) sim_rate=40901 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 07:06:06 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(49,0,0) tid=(467,0,0)
GPGPU-Sim uArch: cycles simulated: 549171  inst.: 10218185 (ipc=12.0) sim_rate=40872 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 07:06:07 2016
GPGPU-Sim uArch: cycles simulated: 552171  inst.: 10260350 (ipc=12.0) sim_rate=40877 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 07:06:08 2016
GPGPU-Sim uArch: cycles simulated: 554671  inst.: 10292216 (ipc=12.0) sim_rate=40842 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 07:06:09 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(53,0,0) tid=(395,0,0)
GPGPU-Sim uArch: cycles simulated: 557171  inst.: 10322465 (ipc=12.0) sim_rate=40800 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 07:06:10 2016
GPGPU-Sim uArch: cycles simulated: 559671  inst.: 10352155 (ipc=12.0) sim_rate=40756 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 07:06:11 2016
GPGPU-Sim uArch: cycles simulated: 562171  inst.: 10381174 (ipc=12.0) sim_rate=40710 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 07:06:12 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(51,0,0) tid=(320,0,0)
GPGPU-Sim uArch: cycles simulated: 565171  inst.: 10417087 (ipc=12.0) sim_rate=40691 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 07:06:13 2016
GPGPU-Sim uArch: cycles simulated: 567671  inst.: 10443768 (ipc=12.0) sim_rate=40637 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 07:06:14 2016
GPGPU-Sim uArch: cycles simulated: 570171  inst.: 10470024 (ipc=12.0) sim_rate=40581 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 07:06:15 2016
GPGPU-Sim uArch: cycles simulated: 572671  inst.: 10497495 (ipc=12.0) sim_rate=40530 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 07:06:16 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(59,0,0) tid=(458,0,0)
GPGPU-Sim uArch: cycles simulated: 575671  inst.: 10529636 (ipc=11.9) sim_rate=40498 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 07:06:17 2016
GPGPU-Sim uArch: cycles simulated: 578171  inst.: 10556362 (ipc=11.9) sim_rate=40445 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 07:06:18 2016
GPGPU-Sim uArch: cycles simulated: 580671  inst.: 10582475 (ipc=11.9) sim_rate=40391 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 07:06:19 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(47,0,0) tid=(420,0,0)
GPGPU-Sim uArch: cycles simulated: 583171  inst.: 10609327 (ipc=11.9) sim_rate=40339 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 07:06:20 2016
GPGPU-Sim uArch: cycles simulated: 586171  inst.: 10640227 (ipc=11.9) sim_rate=40303 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 07:06:21 2016
GPGPU-Sim uArch: cycles simulated: 588671  inst.: 10667240 (ipc=11.9) sim_rate=40253 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 07:06:22 2016
GPGPU-Sim uArch: cycles simulated: 591171  inst.: 10694608 (ipc=11.9) sim_rate=40205 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 07:06:23 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(49,0,0) tid=(389,0,0)
GPGPU-Sim uArch: cycles simulated: 594171  inst.: 10728567 (ipc=11.9) sim_rate=40181 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 07:06:24 2016
GPGPU-Sim uArch: cycles simulated: 597171  inst.: 10762044 (ipc=11.9) sim_rate=40156 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 07:06:25 2016
GPGPU-Sim uArch: cycles simulated: 599671  inst.: 10791096 (ipc=11.9) sim_rate=40115 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 07:06:26 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (453324,146671), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(49,0,0) tid=(488,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (455066,146671), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (455098,146671), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 603171  inst.: 10829819 (ipc=11.9) sim_rate=40110 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 07:06:27 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (457045,146671), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (457062,146671), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (459022,146671), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (459771,146671), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (459884,146671), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (460450,146671), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (460475,146671), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 607671  inst.: 10866053 (ipc=11.8) sim_rate=40096 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 07:06:28 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (462079,146671), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (463792,146671), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (464315,146671), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (466227,146671), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (466372,146671), 1 CTAs running
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(62,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 614671  inst.: 10897129 (ipc=11.7) sim_rate=40062 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 07:06:29 2016
GPGPU-Sim uArch: cycles simulated: 621671  inst.: 10923381 (ipc=11.6) sim_rate=40012 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 07:06:30 2016
GPGPU-Sim uArch: cycles simulated: 629171  inst.: 10956316 (ipc=11.5) sim_rate=39986 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 07:06:31 2016
GPGPU-Sim uArch: cycles simulated: 637171  inst.: 10988137 (ipc=11.4) sim_rate=39956 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 07:06:32 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (491300,146671), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(60,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 646671  inst.: 11017801 (ipc=11.2) sim_rate=39919 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 07:06:33 2016
GPGPU-Sim uArch: cycles simulated: 656171  inst.: 11042114 (ipc=11.1) sim_rate=39863 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 07:06:34 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (519499,146671), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (519930,146671), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 10.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 519931
gpu_sim_insn = 5660327
gpu_ipc =      10.8867
gpu_tot_sim_cycle = 666602
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =      16.6002
gpu_tot_issued_cta = 567
gpu_stall_dramfull = 2239514
gpu_stall_icnt2sh    = 4863718
gpu_total_sim_rate=39804

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616315
	L1I_total_cache_misses = 885
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 74546, Miss = 55887, Miss_rate = 0.750, Pending_hits = 4249, Reservation_fails = 352693
	L1D_cache_core[1]: Access = 72430, Miss = 54156, Miss_rate = 0.748, Pending_hits = 3961, Reservation_fails = 349726
	L1D_cache_core[2]: Access = 72675, Miss = 54488, Miss_rate = 0.750, Pending_hits = 4122, Reservation_fails = 353007
	L1D_cache_core[3]: Access = 83969, Miss = 64090, Miss_rate = 0.763, Pending_hits = 4878, Reservation_fails = 388423
	L1D_cache_core[4]: Access = 72746, Miss = 54146, Miss_rate = 0.744, Pending_hits = 3909, Reservation_fails = 340895
	L1D_cache_core[5]: Access = 76579, Miss = 56016, Miss_rate = 0.731, Pending_hits = 4092, Reservation_fails = 348002
	L1D_cache_core[6]: Access = 73028, Miss = 54547, Miss_rate = 0.747, Pending_hits = 4044, Reservation_fails = 348569
	L1D_cache_core[7]: Access = 72412, Miss = 54225, Miss_rate = 0.749, Pending_hits = 4076, Reservation_fails = 349597
	L1D_cache_core[8]: Access = 80800, Miss = 60676, Miss_rate = 0.751, Pending_hits = 4527, Reservation_fails = 370320
	L1D_cache_core[9]: Access = 74757, Miss = 55076, Miss_rate = 0.737, Pending_hits = 3999, Reservation_fails = 346510
	L1D_cache_core[10]: Access = 84819, Miss = 64195, Miss_rate = 0.757, Pending_hits = 4856, Reservation_fails = 388874
	L1D_cache_core[11]: Access = 72250, Miss = 53919, Miss_rate = 0.746, Pending_hits = 3973, Reservation_fails = 345316
	L1D_cache_core[12]: Access = 72451, Miss = 54313, Miss_rate = 0.750, Pending_hits = 4022, Reservation_fails = 352695
	L1D_cache_core[13]: Access = 74895, Miss = 55823, Miss_rate = 0.745, Pending_hits = 4148, Reservation_fails = 346642
	L1D_cache_core[14]: Access = 75284, Miss = 55447, Miss_rate = 0.737, Pending_hits = 3934, Reservation_fails = 343777
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 847004
	L1D_total_cache_miss_rate = 0.7472
	L1D_total_cache_pending_hits = 62790
	L1D_total_cache_reservation_fails = 5325046
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.070
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 220510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 619933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5135143
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 103099
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 189903
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 615430
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2124, 2109, 1627, 2128, 2152, 2474, 2042, 2152, 2152, 2098, 2124, 2126, 2152, 2113, 2154, 2081, 1092, 1021, 1539, 1090, 1092, 1522, 1494, 649, 1506, 1100, 1083, 1085, 1085, 1543, 1070, 1018, 1509, 1077, 1460, 1077, 1077, 1470, 1047, 1062, 1533, 1075, 1021, 1494, 1468, 1077, 1049, 1077, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 6180486
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 619933
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6180486
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4121770	W0_Idle:324027	W0_Scoreboard:12224334	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4959464 {8:619933,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84310888 {136:619933,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 184 
maxdqlatency = 0 
maxmflatency = 1106 
averagemflatency = 341 
max_icnt2mem_latency = 931 
max_icnt2sh_latency = 666486 
mrq_lat_table:21574 	1978 	540 	1112 	2780 	543 	333 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247871 	519373 	83175 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	224175 	103967 	113575 	166143 	183758 	58401 	497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21368 	316257 	264289 	17562 	472 	0 	0 	1 	6 	22 	215 	6720 	29054 	76131 	32861 	61561 	23907 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	407 	927 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        31        37        36        32        32        25        25        46        37        25        54        32        32        32        32 
dram[1]:        33        32        54        34        31        31        25        26        37        29        39        31        30        31        32        31 
dram[2]:        32        32        45        23        31        32        32        18        32        50        47        25        32        30        31        32 
dram[3]:        32        32        38        62        34        31        18        16        45        50        48        40        32        31        31        31 
dram[4]:        32        32        41        28        33        31        23        24        33        39        39        46        32        30        32        32 
dram[5]:        32        32        40        40        33        32        27        25        35        31        31        42        32        32        31        31 
maximum service time to same row:
dram[0]:    110467    111713     64785     90242     52991    108058     51885     54068    109634    108969    137561     58303    110912    113142    111959    111102 
dram[1]:    110390    111695    113879    120781     87456    112510     87816     91274    110599    112182     82325    154157    110864    113022    112008    114996 
dram[2]:    110181    114218    102077     85323     55563    110391     52953     54585    110675    105290    123624     70209    111085    113089    111419    109618 
dram[3]:    110414    114128    107425    120867    113423    103753     54890     55939    110514     64906     59575    107658    110905    112690    115197    110914 
dram[4]:    110523    114097     90012     67586    111445    113188     53681     91389     52278    109678     58306     51305    110753    112638    107630    112262 
dram[5]:    111640    110872    101993    121197    111094    105983     55872     56229    153950    110701    107950    107715    110781    111068    111763    111682 
average row accesses per activate:
dram[0]:  5.627907  4.923077  3.391304  3.134615  3.211111  3.556962  4.197369  3.636364  4.955224  4.361111  3.707071  3.094828  3.159091  3.289157  3.214286  3.626667 
dram[1]:  5.354167  5.145833  3.772727  3.372340  3.392857  3.448718  3.951807  4.050000  4.358974  4.219512  3.103448  3.259259  3.746667  3.301205  3.493333  3.304878 
dram[2]:  6.486486  6.540541  4.063291  3.200000  3.273809  3.333333  3.705882  3.807229  3.963415  4.911765  3.314815  3.403846  3.469136  3.010989  3.676056  3.371795 
dram[3]:  5.658536  6.000000  3.220000  3.505155  3.760000  3.592592  4.142857  3.823529  4.071429  3.452830  3.425743  3.291262  3.736842  3.151163  3.247059  3.642857 
dram[4]:  5.229167  5.622222  3.373737  3.226804  3.358025  3.311111  4.360000  4.144737  4.534246  3.715790  3.459184  3.336449  3.423529  2.843750  3.214286  3.621622 
dram[5]:  6.200000  5.297873  3.339806  2.894737  4.444445  3.337349  4.078948  4.131579  4.757143  4.149426  3.384615  3.602041  3.091954  3.871428  3.333333  3.424658 
average row locality = 28886/7778 = 3.713808
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       242       256       255       267       274       269       300       299       295       279       314       309       274       269       270       272 
dram[1]:       257       247       262       262       268       253       301       302       301       306       313       308       272       270       262       271 
dram[2]:       240       242       260       260       262       260       292       293       289       298       311       303       273       269       261       263 
dram[3]:       232       252       266       263       268       279       295       301       296       319       302       295       279       269       276       255 
dram[4]:       251       253       273       259       260       281       304       291       296       310       301       305       287       271       270       268 
dram[5]:       248       249       281       266       264       265       290       294       297       317       312       307       263       269       270       250 
total reads: 26644
bank skew: 319/232 = 1.38
chip skew: 4480/4376 = 1.02
number of total write accesses:
dram[0]:         0         0        57        59        15        12        19        21        37        35        53        50         4         4         0         0 
dram[1]:         0         0        70        55        17        16        27        22        39        40        47        44         9         4         0         0 
dram[2]:         0         0        61        44        13        10        23        23        36        36        47        51         8         5         0         0 
dram[3]:         0         0        56        77        14        12        24        24        46        47        44        44         5         2         0         0 
dram[4]:         0         0        61        54        12        17        23        24        35        43        38        52         4         2         0         0 
dram[5]:         0         0        63        64        16        12        20        20        36        44        40        46         6         2         0         0 
total reads: 2242
min_bank_accesses = 0!
chip skew: 395/357 = 1.11
average mf latency per bank:
dram[0]:       4090      3936      3240      3132     18277     19563     25594     26262      6800      7194      5784      6328      4315      4610      3732      3877
dram[1]:       3598      4527      2865      3568     18048     24650     24506     28611      6338      6815      5837      6971      4027      4916      3780      4219
dram[2]:       4074      4640      3257      3839     19981     25060     26764     29939      7226      7697      6174      6986      4267      6720      3954      4422
dram[3]:       4273      4356      3188      3278     19264     23281     26108     29287      6724      7040      6684      7300      4202      4927      3674      4515
dram[4]:       4052      4264      3212      3711     20810     23450     26427     30543      7155      7233      6912      6917      4373      4548      3994      4395
dram[5]:       4242      4535      3097      3335     20799     25588     28772     30547      7372      7174      6898      7465      4700      5048      3991      4669
maximum mf latency per bank:
dram[0]:        809       819       759       811       921       837       938       772       895       770       775       791       769       837       727       755
dram[1]:        707       898       810       843       807       888       836       936       751       915       826       877       753       918       845       968
dram[2]:        745       771       735       927       949       929       732      1078       795       882       784       936       775       988       735       917
dram[3]:        835       934       763       841       790       965       799       981       843       958       829       943       769      1055       773       963
dram[4]:        761       821       775       854       825       926       790       881       775       870       847       956       834       829       888       850
dram[5]:        812       886       912       909       856       922       948      1106       832       880       843       934       838      1092       925       863

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=879908 n_nop=867941 n_act=1308 n_pre=1292 n_req=4810 n_rd=8888 n_write=479 bw_util=0.02129
n_activity=84158 dram_eff=0.2226
bk0: 484a 877427i bk1: 512a 877282i bk2: 510a 875650i bk3: 534a 875093i bk4: 548a 875841i bk5: 538a 876198i bk6: 600a 875875i bk7: 598a 875550i bk8: 590a 876358i bk9: 558a 876217i bk10: 628a 875085i bk11: 618a 874656i bk12: 548a 876085i bk13: 538a 876218i bk14: 540a 876244i bk15: 544a 876393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0306089
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=879908 n_nop=867897 n_act=1302 n_pre=1286 n_req=4845 n_rd=8910 n_write=513 bw_util=0.02142
n_activity=83925 dram_eff=0.2246
bk0: 514a 877255i bk1: 494a 877234i bk2: 524a 875528i bk3: 524a 875356i bk4: 536a 875993i bk5: 506a 876214i bk6: 602a 875473i bk7: 604a 875472i bk8: 602a 875962i bk9: 612a 875719i bk10: 626a 874718i bk11: 616a 874832i bk12: 544a 876327i bk13: 540a 876090i bk14: 524a 876261i bk15: 542a 875916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0337694
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=879908 n_nop=868181 n_act=1264 n_pre=1248 n_req=4733 n_rd=8752 n_write=463 bw_util=0.02095
n_activity=81897 dram_eff=0.225
bk0: 480a 877393i bk1: 484a 877466i bk2: 520a 875769i bk3: 520a 875497i bk4: 524a 875890i bk5: 520a 876165i bk6: 584a 875830i bk7: 586a 875491i bk8: 578a 876033i bk9: 596a 876237i bk10: 622a 874871i bk11: 606a 874906i bk12: 546a 876186i bk13: 538a 876051i bk14: 522a 876392i bk15: 526a 876203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0325784
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=879908 n_nop=867898 n_act=1309 n_pre=1293 n_req=4842 n_rd=8894 n_write=514 bw_util=0.02138
n_activity=84840 dram_eff=0.2218
bk0: 464a 877519i bk1: 504a 877271i bk2: 532a 875237i bk3: 526a 875036i bk4: 536a 876433i bk5: 558a 875915i bk6: 590a 875756i bk7: 602a 875138i bk8: 592a 875883i bk9: 638a 875006i bk10: 604a 875252i bk11: 590a 875116i bk12: 558a 876270i bk13: 538a 876152i bk14: 552a 876108i bk15: 510a 876598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0343945
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=879908 n_nop=867841 n_act=1323 n_pre=1307 n_req=4845 n_rd=8960 n_write=477 bw_util=0.02145
n_activity=84713 dram_eff=0.2228
bk0: 502a 877206i bk1: 506a 877301i bk2: 546a 875147i bk3: 518a 875230i bk4: 520a 876144i bk5: 562a 875605i bk6: 608a 875581i bk7: 582a 875628i bk8: 592a 876132i bk9: 620a 875574i bk10: 602a 875330i bk11: 610a 874938i bk12: 574a 876004i bk13: 542a 876001i bk14: 540a 876088i bk15: 536a 876410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.033433
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=879908 n_nop=868017 n_act=1272 n_pre=1256 n_req=4811 n_rd=8884 n_write=479 bw_util=0.02128
n_activity=83801 dram_eff=0.2235
bk0: 496a 877517i bk1: 498a 877279i bk2: 562a 875153i bk3: 532a 874761i bk4: 528a 876440i bk5: 530a 875968i bk6: 580a 875902i bk7: 588a 875718i bk8: 594a 876196i bk9: 634a 875656i bk10: 624a 875157i bk11: 614a 875070i bk12: 526a 876162i bk13: 538a 876499i bk14: 540a 876169i bk15: 500a 876351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0327182

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69826, Miss = 2224, Miss_rate = 0.032, Pending_hits = 30, Reservation_fails = 225
L2_cache_bank[1]: Access = 69963, Miss = 2220, Miss_rate = 0.032, Pending_hits = 25, Reservation_fails = 68
L2_cache_bank[2]: Access = 69351, Miss = 2236, Miss_rate = 0.032, Pending_hits = 39, Reservation_fails = 108
L2_cache_bank[3]: Access = 70972, Miss = 2219, Miss_rate = 0.031, Pending_hits = 22, Reservation_fails = 2
L2_cache_bank[4]: Access = 70484, Miss = 2188, Miss_rate = 0.031, Pending_hits = 37, Reservation_fails = 145
L2_cache_bank[5]: Access = 73640, Miss = 2188, Miss_rate = 0.030, Pending_hits = 18, Reservation_fails = 33
L2_cache_bank[6]: Access = 69824, Miss = 2214, Miss_rate = 0.032, Pending_hits = 29, Reservation_fails = 3
L2_cache_bank[7]: Access = 71701, Miss = 2233, Miss_rate = 0.031, Pending_hits = 37, Reservation_fails = 30
L2_cache_bank[8]: Access = 70310, Miss = 2242, Miss_rate = 0.032, Pending_hits = 28, Reservation_fails = 10
L2_cache_bank[9]: Access = 71920, Miss = 2238, Miss_rate = 0.031, Pending_hits = 22, Reservation_fails = 17
L2_cache_bank[10]: Access = 70722, Miss = 2225, Miss_rate = 0.031, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[11]: Access = 71803, Miss = 2217, Miss_rate = 0.031, Pending_hits = 30, Reservation_fails = 31
L2_total_cache_accesses = 850516
L2_total_cache_misses = 26644
L2_total_cache_miss_rate = 0.0313
L2_total_cache_pending_hits = 345
L2_total_cache_reservation_fails = 672
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 594525
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25389
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 194
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 228919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 311
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1248
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.326
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=3330638
icnt_total_pkts_simt_to_mem=1081256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.6965
	minimum = 6
	maximum = 549
Network latency average = 33.3607
	minimum = 6
	maximum = 469
Slowest packet = 376418
Flit latency average = 22.574
	minimum = 6
	maximum = 469
Slowest flit = 1703222
Fragmentation average = 0.0823621
	minimum = 0
	maximum = 377
Injected packet rate average = 0.0949922
	minimum = 0.0807684 (at node 14)
	maximum = 0.10934 (at node 26)
Accepted packet rate average = 0.0949922
	minimum = 0.0807684 (at node 14)
	maximum = 0.10934 (at node 26)
Injected flit rate average = 0.261022
	minimum = 0.0943144 (at node 14)
	maximum = 0.475075 (at node 24)
Accepted flit rate average= 0.261022
	minimum = 0.122159 (at node 17)
	maximum = 0.441772 (at node 10)
Injected packet length average = 2.74783
Accepted packet length average = 2.74783
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7532 (9 samples)
	minimum = 6 (9 samples)
	maximum = 179 (9 samples)
Network latency average = 15.1397 (9 samples)
	minimum = 6 (9 samples)
	maximum = 143 (9 samples)
Flit latency average = 13.5615 (9 samples)
	minimum = 6 (9 samples)
	maximum = 142.222 (9 samples)
Fragmentation average = 0.0125036 (9 samples)
	minimum = 0 (9 samples)
	maximum = 63.8889 (9 samples)
Injected packet rate average = 0.0512341 (9 samples)
	minimum = 0.0392314 (9 samples)
	maximum = 0.117092 (9 samples)
Accepted packet rate average = 0.0512341 (9 samples)
	minimum = 0.0392314 (9 samples)
	maximum = 0.117092 (9 samples)
Injected flit rate average = 0.10515 (9 samples)
	minimum = 0.0552885 (9 samples)
	maximum = 0.20701 (9 samples)
Accepted flit rate average = 0.10515 (9 samples)
	minimum = 0.0686739 (9 samples)
	maximum = 0.266337 (9 samples)
Injected packet size average = 2.05234 (9 samples)
Accepted packet size average = 2.05234 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 38 sec (278 sec)
gpgpu_simulation_rate = 39804 (inst/sec)
gpgpu_simulation_rate = 2397 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,666602)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,666602)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,666602)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,666602)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,666602)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,666602)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,666602)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,666602)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,666602)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,666602)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,666602)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,666602)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,666602)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,666602)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,666602)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,666602)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,666602)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,666602)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,666602)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,666602)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,666602)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,666602)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,666602)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,666602)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,666602)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,666602)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,666602)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,666602)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,666602)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,666602)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,666602)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,666602)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,666602)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,666602)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,666602)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,666602)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,666602)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,666602)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,666602)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,666602)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,666602)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,666602)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,666602)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,666602)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,666602)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(7,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 667102  inst.: 11159521 (ipc=187.6) sim_rate=40142 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 07:06:35 2016
GPGPU-Sim uArch: cycles simulated: 667602  inst.: 11179755 (ipc=114.0) sim_rate=40070 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 07:06:36 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(22,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1285,666602), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1286,666602)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1420,666602), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1421,666602)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1446,666602), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1447,666602)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1462,666602), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1463,666602)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1476,666602), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1477,666602)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1477,666602), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1478,666602)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1489,666602), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1490,666602)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1513,666602), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1514,666602)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1519,666602), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1520,666602)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1525,666602), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1526,666602)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1577,666602), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1578,666602)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1579,666602), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1580,666602)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1599,666602), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1600,666602)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1608,666602), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1609,666602)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1646,666602), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1647,666602)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(16,0,0) tid=(311,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2048,666602), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2049,666602)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2138,666602), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2139,666602)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2180,666602), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2181,666602)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2272,666602), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2374,666602), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2401,666602), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2435,666602), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2458,666602), 2 CTAs running
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(32,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2474,666602), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2496,666602), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2555,666602), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2616,666602), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2637,666602), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2697,666602), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2708,666602), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2832,666602), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2960,666602), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2990,666602), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 669602  inst.: 11447110 (ipc=127.1) sim_rate=40882 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 07:06:37 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3044,666602), 1 CTAs running
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(36,0,0) tid=(410,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3149,666602), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3176,666602), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3207,666602), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3263,666602), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3381,666602), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3515,666602), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3579,666602), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3580,666602), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3631,666602), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3669,666602), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3718,666602), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3757,666602), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3808,666602), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3871,666602), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3880,666602), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(62,0,0) tid=(364,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3982,666602), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4174,666602), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4189,666602), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4213,666602), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4225,666602), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4231,666602), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4258,666602), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4312,666602), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4351,666602), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4363,666602), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4372,666602), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4420,666602), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4471,666602), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4559,666602), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 13.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4560
gpu_sim_insn = 507084
gpu_ipc =     111.2026
gpu_tot_sim_cycle = 671162
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =      17.2429
gpu_tot_issued_cta = 630
gpu_stall_dramfull = 2239670
gpu_stall_icnt2sh    = 4863748
gpu_total_sim_rate=41331

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 630325
	L1I_total_cache_misses = 885
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 74866, Miss = 56138, Miss_rate = 0.750, Pending_hits = 4297, Reservation_fails = 353529
	L1D_cache_core[1]: Access = 72830, Miss = 54471, Miss_rate = 0.748, Pending_hits = 4021, Reservation_fails = 350150
	L1D_cache_core[2]: Access = 72995, Miss = 54736, Miss_rate = 0.750, Pending_hits = 4170, Reservation_fails = 353855
	L1D_cache_core[3]: Access = 84289, Miss = 64339, Miss_rate = 0.763, Pending_hits = 4926, Reservation_fails = 389427
	L1D_cache_core[4]: Access = 73066, Miss = 54396, Miss_rate = 0.744, Pending_hits = 3957, Reservation_fails = 341265
	L1D_cache_core[5]: Access = 76899, Miss = 56266, Miss_rate = 0.732, Pending_hits = 4140, Reservation_fails = 348935
	L1D_cache_core[6]: Access = 73340, Miss = 54791, Miss_rate = 0.747, Pending_hits = 4092, Reservation_fails = 349223
	L1D_cache_core[7]: Access = 72772, Miss = 54505, Miss_rate = 0.749, Pending_hits = 4130, Reservation_fails = 350101
	L1D_cache_core[8]: Access = 81116, Miss = 60922, Miss_rate = 0.751, Pending_hits = 4575, Reservation_fails = 371300
	L1D_cache_core[9]: Access = 75077, Miss = 55328, Miss_rate = 0.737, Pending_hits = 4047, Reservation_fails = 347667
	L1D_cache_core[10]: Access = 85135, Miss = 64443, Miss_rate = 0.757, Pending_hits = 4904, Reservation_fails = 389469
	L1D_cache_core[11]: Access = 72562, Miss = 54159, Miss_rate = 0.746, Pending_hits = 4021, Reservation_fails = 346022
	L1D_cache_core[12]: Access = 72771, Miss = 54566, Miss_rate = 0.750, Pending_hits = 4070, Reservation_fails = 353498
	L1D_cache_core[13]: Access = 75295, Miss = 56135, Miss_rate = 0.746, Pending_hits = 4208, Reservation_fails = 347135
	L1D_cache_core[14]: Access = 75604, Miss = 55700, Miss_rate = 0.737, Pending_hits = 3982, Reservation_fails = 344613
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 850895
	L1D_total_cache_miss_rate = 0.7473
	L1D_total_cache_pending_hits = 63540
	L1D_total_cache_reservation_fails = 5336189
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 220510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 620183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5139640
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 108089
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 196549
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 629440
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2180, 2165, 1683, 2184, 2208, 2530, 2098, 2208, 2208, 2154, 2180, 2182, 2208, 2169, 2210, 2137, 1120, 1049, 1567, 1118, 1120, 1550, 1522, 677, 1534, 1128, 1111, 1113, 1113, 1571, 1098, 1046, 1537, 1105, 1488, 1105, 1105, 1498, 1075, 1090, 1561, 1103, 1049, 1522, 1496, 1105, 1077, 1105, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 6191629
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 620183
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6191629
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4138030	W0_Idle:333319	W0_Scoreboard:12298826	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4961464 {8:620183,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84344888 {136:620183,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 184 
maxdqlatency = 0 
maxmflatency = 1106 
averagemflatency = 340 
max_icnt2mem_latency = 931 
max_icnt2sh_latency = 671161 
mrq_lat_table:21768 	1988 	563 	1311 	2935 	811 	477 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	249876 	521532 	83237 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	224849 	104529 	114112 	167149 	184816 	58790 	497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	21555 	316318 	264291 	17562 	472 	0 	0 	1 	6 	22 	215 	6720 	29054 	76131 	32861 	61561 	27883 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	413 	931 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        31        37        36        32        32        25        25        46        37        25        54        32        32        32        32 
dram[1]:        33        32        54        34        31        31        25        26        37        29        39        31        30        31        32        31 
dram[2]:        32        32        45        23        31        32        32        31        32        50        47        25        32        30        31        32 
dram[3]:        32        32        38        62        34        31        32        32        45        50        48        40        32        31        31        31 
dram[4]:        32        32        41        28        33        31        23        24        33        39        39        46        32        30        32        32 
dram[5]:        32        32        40        40        33        32        27        28        35        31        31        42        32        32        31        31 
maximum service time to same row:
dram[0]:    110467    111713     64785     90242     52991    108058     51885     54068    109634    108969    137561     58303    110912    113142    111959    111102 
dram[1]:    110390    111695    113879    120781     87456    112510     87816     91274    110599    112182     82325    154157    110864    113022    112008    114996 
dram[2]:    110181    114218    102077     85323     55563    110391     52953     54585    110675    105290    123624     70209    111085    113089    111419    109618 
dram[3]:    110414    114128    107425    120867    113423    103753     54890     55939    110514     64906     59575    107658    110905    112690    115197    110914 
dram[4]:    110523    114097     90012     67586    111445    113188     53681     91389     52278    109678     58306     51305    110753    112638    107630    112262 
dram[5]:    111640    110872    101993    121197    111094    105983     55872     56229    153950    110701    107950    107715    110781    111068    111763    111682 
average row accesses per activate:
dram[0]:  5.627907  4.923077  4.141304  3.788461  3.322222  3.556962  4.197369  3.636364  4.955224  4.361111  3.707071  3.094828  3.159091  3.289157  3.214286  3.626667 
dram[1]:  5.354167  5.145833  4.568182  4.117021  3.690476  3.833333  3.951807  4.050000  4.358974  4.219512  3.103448  3.259259  3.746667  3.301205  3.493333  3.304878 
dram[2]:  6.486486  6.540541  4.936709  3.905263  3.392857  3.365854  3.705882  3.773809  3.963415  4.911765  3.314815  3.403846  3.469136  3.032609  3.676056  3.371795 
dram[3]:  5.658536  6.000000  3.910000  4.309278  3.880000  3.703704  4.102564  3.790698  4.071429  3.452830  3.425743  3.291262  3.736842  3.151163  3.247059  3.642857 
dram[4]:  5.229167  5.622222  4.080808  4.000000  3.358025  3.311111  4.360000  4.144737  4.534246  3.715790  3.459184  3.314815  3.423529  2.843750  3.214286  3.621622 
dram[5]:  6.200000  5.297873  4.019417  3.596491  4.825397  3.397590  4.078948  4.090909  4.757143  4.149426  3.384615  3.602041  3.091954  3.871428  3.333333  3.424658 
average row locality = 29879/7785 = 3.838022
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       242       256       269       281       276       269       300       299       295       279       314       309       274       269       270       272 
dram[1]:       257       247       276       276       273       259       301       302       301       306       313       308       272       270       262       271 
dram[2]:       240       242       274       274       264       261       292       293       289       298       311       303       273       270       261       263 
dram[3]:       232       252       280       279       270       281       295       301       296       319       302       295       279       269       276       255 
dram[4]:       251       253       287       275       260       281       304       291       296       310       301       305       287       271       270       268 
dram[5]:       248       249       295       282       269       266       290       294       297       317       312       307       263       269       270       250 
total reads: 26845
bank skew: 319/232 = 1.38
chip skew: 4510/4408 = 1.02
number of total write accesses:
dram[0]:         0         0       112       113        23        12        19        21        37        35        53        50         4         4         0         0 
dram[1]:         0         0       126       111        37        40        27        22        39        40        47        44         9         4         0         0 
dram[2]:         0         0       116        97        21        15        23        24        36        36        47        51         8         9         0         0 
dram[3]:         0         0       111       139        21        19        25        25        46        47        44        44         5         2         0         0 
dram[4]:         0         0       117       113        12        17        23        24        35        43        38        53         4         2         0         0 
dram[5]:         0         0       119       128        35        16        20        21        36        44        40        46         6         2         0         0 
total reads: 3034
min_bank_accesses = 0!
chip skew: 546/481 = 1.14
average mf latency per bank:
dram[0]:       4090      3936      2698      2631     17787     19698     25634     26320      6800      7194      5784      6328      4315      4610      3732      3877
dram[1]:       3598      4527      2411      2969     16728     22314     24550     28649      6338      6815      5837      6971      4027      4916      3780      4219
dram[2]:       4074      4640      2724      3199     19411     24687     26803     29896      7226      7697      6174      6986      4267      7587      3954      4422
dram[3]:       4273      4356      2671      2716     18828     22716     26063     29233      6724      7040      6684      7300      4202      4927      3674      4515
dram[4]:       4052      4264      2699      3043     20940     23570     26462     30581      7155      7233      6912      6898      4373      4548      3994      4395
dram[5]:       4242      4535      2614      2732     19288     25262     28810     30489      7372      7174      6898      7465      4700      5048      3991      4669
maximum mf latency per bank:
dram[0]:        809       819       759       811       921       837       938       772       895       770       775       791       769       837       727       755
dram[1]:        707       898       810       843       807       888       836       936       751       915       826       877       753       918       845       968
dram[2]:        745       771       735       927       949       929       732      1078       795       882       784       936       775       988       735       917
dram[3]:        835       934       763       841       790       965       799       981       843       958       829       943       769      1055       773       963
dram[4]:        761       821       775       854       825       926       790       881       775       870       847       956       834       829       888       850
dram[5]:        812       886       912       909       856       922       948      1106       832       880       843       934       838      1092       925       863

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885926 n_nop=873782 n_act=1308 n_pre=1292 n_req=4957 n_rd=8948 n_write=596 bw_util=0.02155
n_activity=85194 dram_eff=0.2241
bk0: 484a 883445i bk1: 512a 883300i bk2: 538a 881126i bk3: 562a 880553i bk4: 552a 881772i bk5: 538a 882216i bk6: 600a 881893i bk7: 598a 881568i bk8: 590a 882376i bk9: 558a 882235i bk10: 628a 881103i bk11: 618a 880674i bk12: 548a 882103i bk13: 538a 882236i bk14: 540a 882262i bk15: 544a 882411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0357998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885926 n_nop=873681 n_act=1302 n_pre=1286 n_req=5040 n_rd=8988 n_write=669 bw_util=0.0218
n_activity=85246 dram_eff=0.2266
bk0: 514a 883273i bk1: 494a 883252i bk2: 552a 880916i bk3: 552a 880700i bk4: 546a 881813i bk5: 518a 882030i bk6: 602a 881491i bk7: 604a 881490i bk8: 602a 881980i bk9: 612a 881737i bk10: 626a 880736i bk11: 616a 880850i bk12: 544a 882345i bk13: 540a 882108i bk14: 524a 882279i bk15: 542a 881934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0438942
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885926 n_nop=874001 n_act=1267 n_pre=1251 n_req=4891 n_rd=8816 n_write=591 bw_util=0.02124
n_activity=83132 dram_eff=0.2263
bk0: 480a 883411i bk1: 484a 883484i bk2: 548a 881197i bk3: 548a 880996i bk4: 528a 881841i bk5: 522a 882140i bk6: 584a 881848i bk7: 586a 881458i bk8: 578a 882048i bk9: 596a 882254i bk10: 622a 880888i bk11: 606a 880924i bk12: 546a 882204i bk13: 540a 882008i bk14: 522a 882409i bk15: 526a 882221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0371611
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885926 n_nop=873709 n_act=1311 n_pre=1295 n_req=5009 n_rd=8962 n_write=649 bw_util=0.0217
n_activity=85955 dram_eff=0.2236
bk0: 464a 883537i bk1: 504a 883290i bk2: 560a 880637i bk3: 558a 880376i bk4: 540a 882388i bk5: 562a 881871i bk6: 590a 881744i bk7: 602a 881117i bk8: 592a 881898i bk9: 638a 881023i bk10: 604a 881269i bk11: 590a 881133i bk12: 558a 882287i bk13: 538a 882169i bk14: 552a 882125i bk15: 510a 882616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0433614
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885926 n_nop=873680 n_act=1324 n_pre=1308 n_req=4991 n_rd=9020 n_write=594 bw_util=0.0217
n_activity=85755 dram_eff=0.2242
bk0: 502a 883224i bk1: 506a 883319i bk2: 574a 880592i bk3: 550a 880612i bk4: 520a 882162i bk5: 562a 881623i bk6: 608a 881599i bk7: 582a 881646i bk8: 592a 882151i bk9: 620a 881594i bk10: 602a 881350i bk11: 610a 880933i bk12: 574a 882020i bk13: 542a 882017i bk14: 540a 882104i bk15: 536a 882427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0404661
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885926 n_nop=873816 n_act=1273 n_pre=1257 n_req=4991 n_rd=8956 n_write=624 bw_util=0.02163
n_activity=85080 dram_eff=0.2252
bk0: 496a 883535i bk1: 498a 883297i bk2: 590a 880583i bk3: 564a 880099i bk4: 538a 882295i bk5: 532a 881954i bk6: 580a 881921i bk7: 588a 881697i bk8: 594a 882212i bk9: 634a 881673i bk10: 624a 881174i bk11: 614a 881087i bk12: 526a 882179i bk13: 538a 882516i bk14: 540a 882187i bk15: 500a 882369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.039474

========= L2 cache stats =========
L2_cache_bank[0]: Access = 70093, Miss = 2240, Miss_rate = 0.032, Pending_hits = 77, Reservation_fails = 225
L2_cache_bank[1]: Access = 70231, Miss = 2234, Miss_rate = 0.032, Pending_hits = 65, Reservation_fails = 68
L2_cache_bank[2]: Access = 69617, Miss = 2255, Miss_rate = 0.032, Pending_hits = 96, Reservation_fails = 108
L2_cache_bank[3]: Access = 71239, Miss = 2239, Miss_rate = 0.031, Pending_hits = 82, Reservation_fails = 2
L2_cache_bank[4]: Access = 70753, Miss = 2204, Miss_rate = 0.031, Pending_hits = 84, Reservation_fails = 145
L2_cache_bank[5]: Access = 74898, Miss = 2204, Miss_rate = 0.029, Pending_hits = 63, Reservation_fails = 165
L2_cache_bank[6]: Access = 70091, Miss = 2230, Miss_rate = 0.032, Pending_hits = 75, Reservation_fails = 3
L2_cache_bank[7]: Access = 71977, Miss = 2251, Miss_rate = 0.031, Pending_hits = 88, Reservation_fails = 30
L2_cache_bank[8]: Access = 70579, Miss = 2256, Miss_rate = 0.032, Pending_hits = 70, Reservation_fails = 10
L2_cache_bank[9]: Access = 72194, Miss = 2254, Miss_rate = 0.031, Pending_hits = 65, Reservation_fails = 17
L2_cache_bank[10]: Access = 70992, Miss = 2244, Miss_rate = 0.032, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[11]: Access = 72078, Miss = 2234, Miss_rate = 0.031, Pending_hits = 81, Reservation_fails = 31
L2_total_cache_accesses = 854742
L2_total_cache_misses = 26845
L2_total_cache_miss_rate = 0.0314
L2_total_cache_pending_hits = 930
L2_total_cache_reservation_fails = 804
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 594775
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25389
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 194
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.325
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=3335864
icnt_total_pkts_simt_to_mem=1089458
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 37.5174
	minimum = 6
	maximum = 396
Network latency average = 22.9912
	minimum = 6
	maximum = 301
Slowest packet = 1701338
Flit latency average = 25.7658
	minimum = 6
	maximum = 300
Slowest flit = 4412580
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0686485
	minimum = 0.0578947 (at node 6)
	maximum = 0.275877 (at node 20)
Accepted packet rate average = 0.0686485
	minimum = 0.0578947 (at node 6)
	maximum = 0.275877 (at node 20)
Injected flit rate average = 0.109064
	minimum = 0.0758772 (at node 17)
	maximum = 0.293421 (at node 20)
Accepted flit rate average= 0.109064
	minimum = 0.0719298 (at node 6)
	maximum = 0.547368 (at node 20)
Injected packet length average = 1.58874
Accepted packet length average = 1.58874
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.4296 (10 samples)
	minimum = 6 (10 samples)
	maximum = 200.7 (10 samples)
Network latency average = 15.9248 (10 samples)
	minimum = 6 (10 samples)
	maximum = 158.8 (10 samples)
Flit latency average = 14.7819 (10 samples)
	minimum = 6 (10 samples)
	maximum = 158 (10 samples)
Fragmentation average = 0.0112532 (10 samples)
	minimum = 0 (10 samples)
	maximum = 57.5 (10 samples)
Injected packet rate average = 0.0529755 (10 samples)
	minimum = 0.0410978 (10 samples)
	maximum = 0.132971 (10 samples)
Accepted packet rate average = 0.0529755 (10 samples)
	minimum = 0.0410978 (10 samples)
	maximum = 0.132971 (10 samples)
Injected flit rate average = 0.105541 (10 samples)
	minimum = 0.0573474 (10 samples)
	maximum = 0.215651 (10 samples)
Accepted flit rate average = 0.105541 (10 samples)
	minimum = 0.0689995 (10 samples)
	maximum = 0.29444 (10 samples)
Injected packet size average = 1.99226 (10 samples)
Accepted packet size average = 1.99226 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 40 sec (280 sec)
gpgpu_simulation_rate = 41331 (inst/sec)
gpgpu_simulation_rate = 2397 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,671162)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,671162)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,671162)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,671162)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,671162)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,671162)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,671162)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,671162)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,671162)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,671162)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,671162)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,671162)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,671162)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,671162)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,671162)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,671162)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,671162)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,671162)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,671162)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,671162)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,671162)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,671162)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,671162)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,671162)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,671162)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,671162)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,671162)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,671162)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,671162)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,671162)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,671162)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,671162)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,671162)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,671162)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,671162)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,671162)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,671162)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,671162)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,671162)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,671162)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,671162)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,671162)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,671162)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,671162)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,671162)
GPGPU-Sim uArch: cycles simulated: 671662  inst.: 11625405 (ipc=105.2) sim_rate=41371 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 07:06:38 2016
GPGPU-Sim uArch: cycles simulated: 673662  inst.: 11648108 (ipc=30.1) sim_rate=41305 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 07:06:39 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(5,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 676662  inst.: 11696815 (ipc=22.5) sim_rate=41331 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 07:06:40 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(5,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 678662  inst.: 11750952 (ipc=23.8) sim_rate=41376 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 07:06:41 2016
GPGPU-Sim uArch: cycles simulated: 681162  inst.: 11816418 (ipc=24.4) sim_rate=41461 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 07:06:42 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(11,0,0) tid=(393,0,0)
GPGPU-Sim uArch: cycles simulated: 683162  inst.: 11850948 (ipc=23.2) sim_rate=41436 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 07:06:43 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14486,671162), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14487,671162)
GPGPU-Sim uArch: cycles simulated: 685662  inst.: 11908558 (ipc=23.2) sim_rate=41493 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 07:06:44 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(23,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16085,671162), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16086,671162)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16205,671162), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16206,671162)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16389,671162), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16390,671162)
GPGPU-Sim uArch: cycles simulated: 687662  inst.: 11959619 (ipc=23.4) sim_rate=41526 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 07:06:45 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16537,671162), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16538,671162)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16591,671162), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16592,671162)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16888,671162), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16889,671162)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17225,671162), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17226,671162)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17421,671162), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17422,671162)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17620,671162), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17621,671162)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18011,671162), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18012,671162)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18222,671162), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18223,671162)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18765,671162), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18766,671162)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18829,671162), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18830,671162)
GPGPU-Sim uArch: cycles simulated: 690162  inst.: 12010947 (ipc=23.1) sim_rate=41560 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 07:06:46 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19151,671162), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19152,671162)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(18,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 692162  inst.: 12055278 (ipc=23.0) sim_rate=41569 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 07:06:47 2016
GPGPU-Sim uArch: cycles simulated: 694162  inst.: 12108470 (ipc=23.3) sim_rate=41609 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 07:06:48 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(16,0,0) tid=(434,0,0)
GPGPU-Sim uArch: cycles simulated: 696162  inst.: 12151704 (ipc=23.2) sim_rate=41615 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 07:06:49 2016
GPGPU-Sim uArch: cycles simulated: 698662  inst.: 12205837 (ipc=23.0) sim_rate=41658 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 07:06:50 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28060,671162), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(28061,671162)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(19,0,0) tid=(481,0,0)
GPGPU-Sim uArch: cycles simulated: 701162  inst.: 12264833 (ipc=23.1) sim_rate=41717 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 07:06:51 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30978,671162), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(30979,671162)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (31138,671162), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(31139,671162)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (31440,671162), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31488,671162), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (31562,671162), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31796,671162), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31888,671162), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31893,671162), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 703162  inst.: 12311174 (ipc=23.1) sim_rate=41732 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 07:06:52 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(38,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (33203,671162), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (33403,671162), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33436,671162), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (33473,671162), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 705662  inst.: 12362402 (ipc=22.9) sim_rate=41764 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 07:06:53 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (34961,671162), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (35087,671162), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 707662  inst.: 12412012 (ipc=23.0) sim_rate=41791 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 07:06:54 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(31,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 710162  inst.: 12468217 (ipc=23.0) sim_rate=41839 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 07:06:55 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(56,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 712662  inst.: 12524813 (ipc=22.9) sim_rate=41889 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 07:06:56 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (43386,671162), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (43863,671162), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 715162  inst.: 12585422 (ipc=23.0) sim_rate=41951 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 07:06:57 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (44139,671162), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (44706,671162), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (45280,671162), 1 CTAs running
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(45,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (45594,671162), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 717162  inst.: 12628803 (ipc=23.0) sim_rate=41956 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 07:06:58 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46449,671162), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (46501,671162), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (47877,671162), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (48046,671162), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (48097,671162), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (48753,671162), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (48947,671162), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 720162  inst.: 12698102 (ipc=23.0) sim_rate=42046 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 07:06:59 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (49125,671162), 1 CTAs running
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(55,0,0) tid=(262,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (50962,671162), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 722662  inst.: 12753507 (ipc=22.9) sim_rate=42090 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 07:07:00 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(55,0,0) tid=(370,0,0)
GPGPU-Sim uArch: cycles simulated: 725662  inst.: 12816253 (ipc=22.8) sim_rate=42158 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 07:07:01 2016
GPGPU-Sim uArch: cycles simulated: 728662  inst.: 12863989 (ipc=22.5) sim_rate=42177 (inst/sec) elapsed = 0:0:05:05 / Tue Mar 22 07:07:02 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58023,671162), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (58316,671162), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (58470,671162), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (58478,671162), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (58628,671162), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (58743,671162), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (59108,671162), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (59131,671162), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (59257,671162), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (59972,671162), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (59972,671162), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (60065,671162), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (60690,671162), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (60987,671162), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (61723,671162), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 733162  inst.: 12902544 (ipc=21.4) sim_rate=42165 (inst/sec) elapsed = 0:0:05:06 / Tue Mar 22 07:07:03 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(61,0,0) tid=(482,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (64278,671162), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (69623,671162), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (69921,671162), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 69922
gpu_sim_insn = 1348629
gpu_ipc =      19.2876
gpu_tot_sim_cycle = 741084
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =      17.4359
gpu_tot_issued_cta = 693
gpu_stall_dramfull = 2246091
gpu_stall_icnt2sh    = 5199087
gpu_total_sim_rate=42226

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 762292
	L1I_total_cache_misses = 885
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 84729, Miss = 60315, Miss_rate = 0.712, Pending_hits = 4496, Reservation_fails = 355261
	L1D_cache_core[1]: Access = 83674, Miss = 59070, Miss_rate = 0.706, Pending_hits = 4281, Reservation_fails = 351273
	L1D_cache_core[2]: Access = 82843, Miss = 58867, Miss_rate = 0.711, Pending_hits = 4385, Reservation_fails = 354549
	L1D_cache_core[3]: Access = 93984, Miss = 68473, Miss_rate = 0.729, Pending_hits = 5142, Reservation_fails = 390597
	L1D_cache_core[4]: Access = 83032, Miss = 58666, Miss_rate = 0.707, Pending_hits = 4163, Reservation_fails = 342250
	L1D_cache_core[5]: Access = 86712, Miss = 60448, Miss_rate = 0.697, Pending_hits = 4344, Reservation_fails = 350572
	L1D_cache_core[6]: Access = 83601, Miss = 59424, Miss_rate = 0.711, Pending_hits = 4296, Reservation_fails = 350360
	L1D_cache_core[7]: Access = 82781, Miss = 58821, Miss_rate = 0.711, Pending_hits = 4352, Reservation_fails = 351136
	L1D_cache_core[8]: Access = 93087, Miss = 65984, Miss_rate = 0.709, Pending_hits = 4846, Reservation_fails = 371833
	L1D_cache_core[9]: Access = 85128, Miss = 59829, Miss_rate = 0.703, Pending_hits = 4247, Reservation_fails = 348948
	L1D_cache_core[10]: Access = 94304, Miss = 68323, Miss_rate = 0.724, Pending_hits = 5081, Reservation_fails = 390025
	L1D_cache_core[11]: Access = 84258, Miss = 59103, Miss_rate = 0.701, Pending_hits = 4239, Reservation_fails = 346660
	L1D_cache_core[12]: Access = 82794, Miss = 59043, Miss_rate = 0.713, Pending_hits = 4275, Reservation_fails = 355019
	L1D_cache_core[13]: Access = 84661, Miss = 60210, Miss_rate = 0.711, Pending_hits = 4439, Reservation_fails = 347971
	L1D_cache_core[14]: Access = 85338, Miss = 59852, Miss_rate = 0.701, Pending_hits = 4194, Reservation_fails = 346347
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 916428
	L1D_total_cache_miss_rate = 0.7099
	L1D_total_cache_pending_hits = 66780
	L1D_total_cache_reservation_fails = 5352801
	L1D_cache_data_port_util = 0.031
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 303248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 685520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5156119
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 113079
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 196682
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 761407
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2605, 2590, 2119, 2620, 2633, 2955, 2534, 2633, 2644, 2590, 2594, 2618, 2644, 2605, 2646, 2573, 1338, 1267, 1785, 1336, 1338, 1768, 1740, 884, 1741, 1346, 1329, 1320, 1331, 1789, 1316, 1264, 1755, 1323, 1706, 1312, 1312, 1716, 1293, 1308, 1779, 1321, 1267, 1729, 1714, 1323, 1295, 1312, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 6323150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685520
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6323150
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4138621	W0_Idle:364931	W0_Scoreboard:13891762	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5484160 {8:685520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93230720 {136:685520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 184 
maxdqlatency = 0 
maxmflatency = 1106 
averagemflatency = 331 
max_icnt2mem_latency = 931 
max_icnt2sh_latency = 736714 
mrq_lat_table:28870 	2370 	643 	1492 	4003 	1004 	605 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304257 	533376 	83343 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	286505 	108657 	114465 	167293 	184864 	58792 	497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29522 	351610 	285117 	18809 	477 	0 	0 	1 	6 	22 	215 	6720 	29054 	76131 	32861 	61561 	28877 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	551 	933 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        89        87        32        32        31        25        46        37        25        54        32        32        32        32 
dram[1]:        33        32        88        88        31        36        25        32        37        29        39        31        30        31        32        31 
dram[2]:        32        32        89        86        31        32        32        31        32        50        47        25        32        30        31        32 
dram[3]:        32        32        87        94        34        31        32        32        45        50        48        40        32        31        31        31 
dram[4]:        32        32        87        93        33        31        32        32        33        39        39        46        32        30        32        32 
dram[5]:        32        32        82        95        33        32        27        28        35        31        31        42        32        32        31        31 
maximum service time to same row:
dram[0]:    110467    111713     64785     90242     52991    108058     51885     54068    109634    108969    137561     58303    110912    113142    111959    111102 
dram[1]:    110390    111695    113879    120781     87456    112510     87816     91274    110599    112182     82325    154157    110864    113022    112008    114996 
dram[2]:    110181    114218    102077     85323     55563    110391     52953     54585    110675    105290    123624     70209    111085    113089    111419    109618 
dram[3]:    110414    114128    107425    120867    113423    103753     54890     55939    110514     64906     59575    107658    110905    112690    115197    110914 
dram[4]:    110523    114097     90012     67586    111445    113188     53681     91389     52278    109678     58306     51305    110753    112638    107630    112262 
dram[5]:    111640    110872    101993    121197    111094    105983     55872     56229    153950    110701    107950    107715    110781    111068    111763    111682 
average row accesses per activate:
dram[0]:  5.033898  4.486111  3.590551  3.466165  2.889706  3.055556  3.471074  3.379845  3.412214  3.192593  2.928144  2.560847  3.016393  2.984252  3.050420  3.230088 
dram[1]:  4.909091  4.720588  4.201835  3.921053  3.278688  3.053435  3.358779  3.620690  3.282759  3.350365  2.577540  2.608938  3.345133  3.075000  3.438776  3.223214 
dram[2]:  5.213115  6.019231  4.616162  3.507936  2.992481  2.778571  3.312500  3.242188  3.132867  3.551181  2.758621  2.881988  3.182609  2.944444  3.436893  3.392157 
dram[3]:  5.192983  5.892857  3.596899  3.914062  3.196721  3.319672  3.361538  3.290076  3.000000  2.938272  2.825301  2.847561  3.369369  2.929134  3.051282  3.500000 
dram[4]:  4.378378  5.229508  3.697675  3.639344  2.776119  2.871212  3.801802  3.491667  3.194245  2.895062  2.676471  2.633880  3.081301  2.738806  3.017391  3.330189 
dram[5]:  5.571429  4.937500  3.967480  3.524476  3.695238  3.033058  3.292308  3.336000  3.410853  3.243243  2.692737  2.950310  3.000000  3.554456  3.130435  3.235849 
average row locality = 39026/11790 = 3.310093
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       297       323       337       343       351       348       385       399       380       365       405       403       360       371       363       365 
dram[1]:       324       321       325       334       343       341       398       385       405       391       405       395       365       361       337       361 
dram[2]:       318       313       337       341       352       352       385       376       380       384       403       384       355       359       354       346 
dram[3]:       296       330       345       352       346       365       398       391       398       401       396       392       365       368       357       343 
dram[4]:       324       319       355       325       337       345       384       380       378       397       387       398       371       364       347       353 
dram[5]:       312       316       360       366       335       332       392       382       374       407       410       398       347       355       360       343 
total reads: 34721
bank skew: 410/296 = 1.39
chip skew: 5843/5739 = 1.02
number of total write accesses:
dram[0]:         0         0       119       118        42        37        35        37        67        66        84        81         8         8         0         0 
dram[1]:         0         0       133       113        57        59        42        35        71        68        77        72        13         8         0         0 
dram[2]:         0         0       120       101        46        37        39        39        68        67        77        80        11        12         0         0 
dram[3]:         0         0       119       149        44        40        39        40        76        75        73        75         9         4         0         0 
dram[4]:         0         0       122       119        35        34        38        39        66        72        68        84         8         3         0         0 
dram[5]:         0         0       128       138        53        35        36        35        66        73        72        77        10         4         0         0 
total reads: 4305
min_bank_accesses = 0!
chip skew: 748/688 = 1.09
average mf latency per bank:
dram[0]:       3430      3233      2381      2354     14049     14908     20994     20821      5145      5337      4435      4805      3379      3465      2901      3015
dram[1]:       2960      3594      2207      2686     13436     17414     19746     23681      4627      5226      4456      5354      3110      3767      3050      3280
dram[2]:       3198      3700      2420      2815     14423     18252     21393     24369      5336      5782      4692      5414      3388      5815      3038      3477
dram[3]:       3450      3454      2360      2391     14538     17540     20476     23687      4950      5490      5029      5402      3293      3725      2954      3494
dram[4]:       3242      3498      2396      2761     15858     19251     21988     24573      5415      5540      5240      5218      3451      3519      3210      3439
dram[5]:       3469      3698      2324      2351     15596     20170     22324     24634      5660      5494      5134      5640      3666      3923      3104      3538
maximum mf latency per bank:
dram[0]:        809       819       759       811       921       837       938       772       895       770       775       791       769       837       727       755
dram[1]:        707       898       810       843       807       888       836       936       751       915       826       877       753       918       845       968
dram[2]:        745       771       735       927       949       929       732      1078       795       882       784       936       775       988       735       917
dram[3]:        835       934       763       841       790       965       799       981       843       958       829       943       769      1055       773       963
dram[4]:        761       821       775       854       825       926       790       881       775       870       847       956       834       829       888       850
dram[5]:        812       886       912       909       856       922       948      1106       832       880       843       934       838      1092       925       863

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=978222 n_nop=961602 n_act=2006 n_pre=1990 n_req=6497 n_rd=11590 n_write=1034 bw_util=0.02581
n_activity=115584 dram_eff=0.2184
bk0: 594a 974955i bk1: 646a 974658i bk2: 674a 972145i bk3: 686a 971581i bk4: 702a 972143i bk5: 696a 972408i bk6: 770a 972235i bk7: 798a 971867i bk8: 760a 972307i bk9: 730a 972076i bk10: 810a 970681i bk11: 806a 970074i bk12: 720a 972822i bk13: 742a 972671i bk14: 726a 972926i bk15: 730a 973096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0434441
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=978222 n_nop=961687 n_act=1948 n_pre=1932 n_req=6539 n_rd=11582 n_write=1073 bw_util=0.02587
n_activity=114892 dram_eff=0.2203
bk0: 648a 974698i bk1: 642a 974615i bk2: 650a 972384i bk3: 668a 972113i bk4: 686a 972672i bk5: 682a 972304i bk6: 796a 971674i bk7: 770a 971962i bk8: 810a 971653i bk9: 782a 971935i bk10: 810a 970373i bk11: 790a 970433i bk12: 730a 972938i bk13: 722a 972739i bk14: 674a 973452i bk15: 722a 972828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0502279
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=978222 n_nop=961905 n_act=1918 n_pre=1902 n_req=6436 n_rd=11478 n_write=1019 bw_util=0.02555
n_activity=113007 dram_eff=0.2212
bk0: 636a 974641i bk1: 626a 974998i bk2: 674a 972676i bk3: 682a 972181i bk4: 704a 972208i bk5: 704a 972049i bk6: 770a 972236i bk7: 752a 971749i bk8: 760a 971925i bk9: 768a 972102i bk10: 806a 970482i bk11: 768a 970832i bk12: 710a 972932i bk13: 718a 972635i bk14: 708a 973058i bk15: 692a 973219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0452515
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=978222 n_nop=961517 n_act=1978 n_pre=1962 n_req=6586 n_rd=11686 n_write=1079 bw_util=0.0261
n_activity=115557 dram_eff=0.2209
bk0: 592a 975025i bk1: 660a 974750i bk2: 690a 971786i bk3: 704a 971252i bk4: 692a 972755i bk5: 730a 972071i bk6: 796a 971822i bk7: 782a 971211i bk8: 796a 971470i bk9: 802a 971041i bk10: 792a 970838i bk11: 784a 970633i bk12: 730a 972953i bk13: 736a 972604i bk14: 714a 972998i bk15: 686a 973612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0504814
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=978222 n_nop=961672 n_act=2015 n_pre=1999 n_req=6452 n_rd=11528 n_write=1008 bw_util=0.02563
n_activity=115336 dram_eff=0.2174
bk0: 648a 974455i bk1: 638a 974849i bk2: 710a 971782i bk3: 650a 971978i bk4: 674a 972532i bk5: 690a 972364i bk6: 768a 972304i bk7: 760a 972183i bk8: 756a 971930i bk9: 794a 971384i bk10: 774a 970886i bk11: 796a 970096i bk12: 742a 972536i bk13: 728a 972603i bk14: 694a 973105i bk15: 706a 973312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0453547
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=978222 n_nop=961758 n_act=1925 n_pre=1909 n_req=6516 n_rd=11578 n_write=1052 bw_util=0.02582
n_activity=114612 dram_eff=0.2204
bk0: 624a 974950i bk1: 632a 974729i bk2: 720a 971967i bk3: 732a 971079i bk4: 670a 972902i bk5: 664a 972610i bk6: 784a 971879i bk7: 764a 971888i bk8: 748a 972160i bk9: 814a 971679i bk10: 820a 970663i bk11: 796a 970803i bk12: 694a 972978i bk13: 710a 973405i bk14: 720a 973052i bk15: 686a 973235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0458945

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75494, Miss = 2878, Miss_rate = 0.038, Pending_hits = 77, Reservation_fails = 226
L2_cache_bank[1]: Access = 75741, Miss = 2917, Miss_rate = 0.039, Pending_hits = 65, Reservation_fails = 70
L2_cache_bank[2]: Access = 75002, Miss = 2902, Miss_rate = 0.039, Pending_hits = 96, Reservation_fails = 108
L2_cache_bank[3]: Access = 76975, Miss = 2889, Miss_rate = 0.038, Pending_hits = 82, Reservation_fails = 2
L2_cache_bank[4]: Access = 76171, Miss = 2884, Miss_rate = 0.038, Pending_hits = 84, Reservation_fails = 154
L2_cache_bank[5]: Access = 80536, Miss = 2855, Miss_rate = 0.035, Pending_hits = 63, Reservation_fails = 224
L2_cache_bank[6]: Access = 75352, Miss = 2901, Miss_rate = 0.038, Pending_hits = 75, Reservation_fails = 3
L2_cache_bank[7]: Access = 77812, Miss = 2942, Miss_rate = 0.038, Pending_hits = 88, Reservation_fails = 86
L2_cache_bank[8]: Access = 75910, Miss = 2883, Miss_rate = 0.038, Pending_hits = 70, Reservation_fails = 10
L2_cache_bank[9]: Access = 77853, Miss = 2881, Miss_rate = 0.037, Pending_hits = 65, Reservation_fails = 17
L2_cache_bank[10]: Access = 76338, Miss = 2890, Miss_rate = 0.038, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[11]: Access = 77889, Miss = 2899, Miss_rate = 0.037, Pending_hits = 81, Reservation_fails = 31
L2_total_cache_accesses = 921073
L2_total_cache_misses = 34721
L2_total_cache_miss_rate = 0.0377
L2_total_cache_pending_hits = 930
L2_total_cache_reservation_fails = 931
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 652236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 321
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 233103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.321
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=3663543
icnt_total_pkts_simt_to_mem=1156783
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.5125
	minimum = 6
	maximum = 141
Network latency average = 14.3692
	minimum = 6
	maximum = 107
Slowest packet = 1710795
Flit latency average = 14.0217
	minimum = 6
	maximum = 107
Slowest flit = 4526015
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0702698
	minimum = 0.0561626 (at node 10)
	maximum = 0.0834501 (at node 22)
Accepted packet rate average = 0.0702698
	minimum = 0.0561626 (at node 10)
	maximum = 0.0834501 (at node 22)
Injected flit rate average = 0.20923
	minimum = 0.0570636 (at node 10)
	maximum = 0.412216 (at node 22)
Accepted flit rate average= 0.20923
	minimum = 0.0763708 (at node 21)
	maximum = 0.361832 (at node 8)
Injected packet length average = 2.97752
Accepted packet length average = 2.97752
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.9826 (11 samples)
	minimum = 6 (11 samples)
	maximum = 195.273 (11 samples)
Network latency average = 15.7834 (11 samples)
	minimum = 6 (11 samples)
	maximum = 154.091 (11 samples)
Flit latency average = 14.7128 (11 samples)
	minimum = 6 (11 samples)
	maximum = 153.364 (11 samples)
Fragmentation average = 0.0102302 (11 samples)
	minimum = 0 (11 samples)
	maximum = 52.2727 (11 samples)
Injected packet rate average = 0.0545477 (11 samples)
	minimum = 0.0424673 (11 samples)
	maximum = 0.128469 (11 samples)
Accepted packet rate average = 0.0545477 (11 samples)
	minimum = 0.0424673 (11 samples)
	maximum = 0.128469 (11 samples)
Injected flit rate average = 0.114967 (11 samples)
	minimum = 0.0573216 (11 samples)
	maximum = 0.233521 (11 samples)
Accepted flit rate average = 0.114967 (11 samples)
	minimum = 0.0696696 (11 samples)
	maximum = 0.300567 (11 samples)
Injected packet size average = 2.10765 (11 samples)
Accepted packet size average = 2.10765 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 6 sec (306 sec)
gpgpu_simulation_rate = 42226 (inst/sec)
gpgpu_simulation_rate = 2421 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,741084)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,741084)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,741084)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,741084)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,741084)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,741084)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,741084)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,741084)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,741084)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,741084)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,741084)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,741084)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,741084)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,741084)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,741084)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,741084)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,741084)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,741084)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,741084)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,741084)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,741084)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,741084)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,741084)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,741084)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,741084)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,741084)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,741084)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,741084)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,741084)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,741084)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,741084)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,741084)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,741084)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,741084)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,741084)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,741084)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,741084)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,741084)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,741084)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,741084)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,741084)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,741084)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,741084)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,741084)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,741084)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(7,0,0) tid=(359,0,0)
GPGPU-Sim uArch: cycles simulated: 741584  inst.: 13013590 (ipc=184.3) sim_rate=42389 (inst/sec) elapsed = 0:0:05:07 / Tue Mar 22 07:07:04 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (621,741084), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(622,741084)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (715,741084), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(716,741084)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (726,741084), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(727,741084)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (736,741084), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(737,741084)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (738,741084), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(739,741084)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (743,741084), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (743,741084), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(744,741084)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(744,741084)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (747,741084), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(748,741084)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (752,741084), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(753,741084)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (753,741084), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(754,741084)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (758,741084), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(759,741084)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (760,741084), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(761,741084)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (761,741084), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(762,741084)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (767,741084), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(768,741084)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (770,741084), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(771,741084)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(26,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1279,741084), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1280,741084)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,741084), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1286,741084)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1301,741084), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1302,741084)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1302,741084), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1305,741084), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1334,741084), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1395,741084), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1408,741084), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1423,741084), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1424,741084), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1430,741084), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1440,741084), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1446,741084), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1451,741084), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1462,741084), 2 CTAs running
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(43,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1955,741084), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1961,741084), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1973,741084), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1978,741084), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 743084  inst.: 13253654 (ipc=166.1) sim_rate=43031 (inst/sec) elapsed = 0:0:05:08 / Tue Mar 22 07:07:05 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2003,741084), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2009,741084), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2058,741084), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2076,741084), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2077,741084), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2091,741084), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2091,741084), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2098,741084), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2118,741084), 1 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(57,0,0) tid=(263,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2134,741084), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2137,741084), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2507,741084), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2619,741084), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2625,741084), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2627,741084), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2631,741084), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2641,741084), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2650,741084), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2656,741084), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2676,741084), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2722,741084), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2748,741084), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2758,741084), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2758,741084), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2801,741084), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2806,741084), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2978,741084), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3076,741084), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3289,741084), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 6.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 3290
gpu_sim_insn = 450048
gpu_ipc =     136.7927
gpu_tot_sim_cycle = 744374
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =      17.9634
gpu_tot_issued_cta = 756
gpu_stall_dramfull = 2246091
gpu_stall_icnt2sh    = 5199087
gpu_total_sim_rate=43413

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 771332
	L1I_total_cache_misses = 885
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 84793, Miss = 60331, Miss_rate = 0.712, Pending_hits = 4544, Reservation_fails = 355261
	L1D_cache_core[1]: Access = 83738, Miss = 59086, Miss_rate = 0.706, Pending_hits = 4329, Reservation_fails = 351273
	L1D_cache_core[2]: Access = 82907, Miss = 58883, Miss_rate = 0.710, Pending_hits = 4433, Reservation_fails = 354549
	L1D_cache_core[3]: Access = 94048, Miss = 68489, Miss_rate = 0.728, Pending_hits = 5190, Reservation_fails = 390597
	L1D_cache_core[4]: Access = 83096, Miss = 58682, Miss_rate = 0.706, Pending_hits = 4211, Reservation_fails = 342250
	L1D_cache_core[5]: Access = 86776, Miss = 60464, Miss_rate = 0.697, Pending_hits = 4392, Reservation_fails = 350572
	L1D_cache_core[6]: Access = 83681, Miss = 59444, Miss_rate = 0.710, Pending_hits = 4356, Reservation_fails = 350360
	L1D_cache_core[7]: Access = 82845, Miss = 58837, Miss_rate = 0.710, Pending_hits = 4400, Reservation_fails = 351136
	L1D_cache_core[8]: Access = 93151, Miss = 66000, Miss_rate = 0.709, Pending_hits = 4894, Reservation_fails = 371833
	L1D_cache_core[9]: Access = 85192, Miss = 59845, Miss_rate = 0.702, Pending_hits = 4295, Reservation_fails = 348948
	L1D_cache_core[10]: Access = 94368, Miss = 68339, Miss_rate = 0.724, Pending_hits = 5129, Reservation_fails = 390025
	L1D_cache_core[11]: Access = 84322, Miss = 59119, Miss_rate = 0.701, Pending_hits = 4287, Reservation_fails = 346660
	L1D_cache_core[12]: Access = 82874, Miss = 59063, Miss_rate = 0.713, Pending_hits = 4335, Reservation_fails = 355019
	L1D_cache_core[13]: Access = 84733, Miss = 60228, Miss_rate = 0.711, Pending_hits = 4493, Reservation_fails = 347971
	L1D_cache_core[14]: Access = 85402, Miss = 59868, Miss_rate = 0.701, Pending_hits = 4242, Reservation_fails = 346347
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 916678
	L1D_total_cache_miss_rate = 0.7095
	L1D_total_cache_pending_hits = 67530
	L1D_total_cache_reservation_fails = 5352801
	L1D_cache_data_port_util = 0.031
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 303248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 685770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5156119
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 115087
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 196682
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 770447
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 885
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2635, 2620, 2149, 2650, 2663, 2985, 2564, 2663, 2674, 2620, 2624, 2648, 2674, 2635, 2676, 2603, 1353, 1282, 1800, 1351, 1353, 1783, 1755, 899, 1756, 1361, 1344, 1335, 1346, 1804, 1331, 1279, 1770, 1338, 1721, 1327, 1327, 1731, 1308, 1323, 1794, 1336, 1282, 1744, 1729, 1338, 1310, 1327, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 6323150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685770
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6323150
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4138733	W0_Idle:366533	W0_Scoreboard:13958632	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5486160 {8:685770,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93264720 {136:685770,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 184 
maxdqlatency = 0 
maxmflatency = 1106 
averagemflatency = 331 
max_icnt2mem_latency = 931 
max_icnt2sh_latency = 736714 
mrq_lat_table:29057 	2382 	647 	1495 	4010 	1004 	605 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304294 	533589 	83343 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	286755 	108657 	114465 	167293 	184864 	58792 	497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29764 	351618 	285117 	18809 	477 	0 	0 	1 	6 	22 	215 	6720 	29054 	76131 	32861 	61561 	28877 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	558 	933 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        89        87        32        32        31        25        46        37        25        54        32        32        32        32 
dram[1]:        33        32        88        88        31        36        25        32        37        29        39        31        30        31        32        31 
dram[2]:        32        32        89        86        31        32        32        31        32        50        47        25        32        30        31        32 
dram[3]:        32        32        87        94        34        31        32        32        45        50        48        40        32        31        31        31 
dram[4]:        32        32        87        93        33        31        32        32        33        39        39        46        32        30        32        32 
dram[5]:        32        32        82        95        33        32        27        28        35        31        31        42        32        32        31        31 
maximum service time to same row:
dram[0]:    110467    111713     64785     90242     52991    108058     51885     54068    109634    108969    137561     58303    110912    113142    111959    111102 
dram[1]:    110390    111695    113879    120781     87456    112510     87816     91274    110599    112182     82325    154157    110864    113022    112008    114996 
dram[2]:    110181    114218    102077     85323     55563    110391     52953     54585    110675    105290    123624     70209    111085    113089    111419    109618 
dram[3]:    110414    114128    107425    120867    113423    103753     54890     55939    110514     64906     59575    107658    110905    112690    115197    110914 
dram[4]:    110523    114097     90012     67586    111445    113188     53681     91389     52278    109678     58306     51305    110753    112638    107630    112262 
dram[5]:    111640    110872    101993    121197    111094    105983     55872     56229    153950    110701    107950    107715    110781    111068    111763    111682 
average row accesses per activate:
dram[0]:  5.033898  4.486111  3.590551  3.466165  2.992647  3.206349  3.471074  3.379845  3.412214  3.192593  2.928144  2.560847  3.016393  2.984252  3.050420  3.230088 
dram[1]:  4.909091  4.720588  4.201835  3.921053  3.398374  3.198473  3.358779  3.620690  3.282759  3.350365  2.577540  2.608938  3.345133  3.075000  3.438776  3.223214 
dram[2]:  5.213115  6.019231  4.616162  3.507936  3.150376  2.907143  3.312500  3.242188  3.132867  3.551181  2.758621  2.881988  3.182609  2.944444  3.436893  3.392157 
dram[3]:  5.192983  5.892857  3.596899  3.914062  3.352459  3.475410  3.361538  3.290076  3.000000  2.938272  2.825301  2.847561  3.369369  2.929134  3.051282  3.500000 
dram[4]:  4.378378  5.229508  3.697675  3.639344  2.910448  2.984848  3.801802  3.491667  3.194245  2.895062  2.676471  2.633880  3.081301  2.738806  3.017391  3.330189 
dram[5]:  5.571429  4.937500  3.967480  3.524476  3.857143  3.165289  3.292308  3.336000  3.410853  3.243243  2.692737  2.950310  3.000000  3.554456  3.130435  3.235849 
average row locality = 39239/11791 = 3.327877
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       297       323       337       343       365       367       385       399       380       365       405       403       360       371       363       365 
dram[1]:       324       321       325       334       361       360       398       385       405       391       405       395       365       361       337       361 
dram[2]:       318       313       337       341       373       370       385       376       380       384       403       384       355       359       354       346 
dram[3]:       296       330       345       352       365       384       398       391       398       401       396       392       365       368       357       343 
dram[4]:       324       319       355       325       355       360       384       380       378       397       387       398       371       364       347       353 
dram[5]:       312       316       360       366       352       348       392       382       374       407       410       398       347       355       360       343 
total reads: 34934
bank skew: 410/296 = 1.39
chip skew: 5881/5778 = 1.02
number of total write accesses:
dram[0]:         0         0       119       118        42        37        35        37        67        66        84        81         8         8         0         0 
dram[1]:         0         0       133       113        57        59        42        35        71        68        77        72        13         8         0         0 
dram[2]:         0         0       120       101        46        37        39        39        68        67        77        80        11        12         0         0 
dram[3]:         0         0       119       149        44        40        39        40        76        75        73        75         9         4         0         0 
dram[4]:         0         0       122       119        35        34        38        39        66        72        68        84         8         3         0         0 
dram[5]:         0         0       128       138        53        35        36        35        66        73        72        77        10         4         0         0 
total reads: 4305
min_bank_accesses = 0!
chip skew: 748/688 = 1.09
average mf latency per bank:
dram[0]:       3430      3233      2381      2354     13577     14220     20994     20821      5145      5337      4435      4805      3379      3465      2901      3015
dram[1]:       2960      3594      2207      2686     12870     16636     19746     23681      4627      5226      4456      5354      3110      3767      3050      3280
dram[2]:       3198      3700      2420      2815     13714     17457     21393     24369      5336      5782      4692      5414      3388      5815      3038      3477
dram[3]:       3450      3454      2360      2391     13876     16766     20476     23687      4950      5490      5029      5402      3293      3725      2954      3494
dram[4]:       3242      3498      2396      2761     15140     18530     21988     24573      5415      5540      5240      5218      3451      3519      3210      3439
dram[5]:       3469      3698      2324      2351     14954     19339     22324     24634      5660      5494      5134      5640      3666      3923      3104      3538
maximum mf latency per bank:
dram[0]:        809       819       759       811       921       837       938       772       895       770       775       791       769       837       727       755
dram[1]:        707       898       810       843       807       888       836       936       751       915       826       877       753       918       845       968
dram[2]:        745       771       735       927       949       929       732      1078       795       882       784       936       775       988       735       917
dram[3]:        835       934       763       841       790       965       799       981       843       958       829       943       769      1055       773       963
dram[4]:        761       821       775       854       825       926       790       881       775       870       847       956       834       829       888       850
dram[5]:        812       886       912       909       856       922       948      1106       832       880       843       934       838      1092       925       863

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=982564 n_nop=965878 n_act=2006 n_pre=1990 n_req=6530 n_rd=11656 n_write=1034 bw_util=0.02583
n_activity=115968 dram_eff=0.2189
bk0: 594a 979297i bk1: 646a 979000i bk2: 674a 976487i bk3: 686a 975923i bk4: 730a 976422i bk5: 734a 976634i bk6: 770a 976577i bk7: 798a 976209i bk8: 760a 976649i bk9: 730a 976418i bk10: 810a 975023i bk11: 806a 974416i bk12: 720a 977164i bk13: 742a 977013i bk14: 726a 977268i bk15: 730a 977438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0433519
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=982564 n_nop=965953 n_act=1949 n_pre=1933 n_req=6576 n_rd=11656 n_write=1073 bw_util=0.02591
n_activity=115380 dram_eff=0.2206
bk0: 648a 979041i bk1: 642a 978958i bk2: 650a 976727i bk3: 668a 976456i bk4: 722a 976915i bk5: 720a 976565i bk6: 796a 976015i bk7: 770a 976303i bk8: 810a 975994i bk9: 782a 976276i bk10: 810a 974714i bk11: 790a 974774i bk12: 730a 977280i bk13: 722a 977081i bk14: 674a 977795i bk15: 722a 977171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0500079
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=982564 n_nop=966169 n_act=1918 n_pre=1902 n_req=6475 n_rd=11556 n_write=1019 bw_util=0.0256
n_activity=113438 dram_eff=0.2217
bk0: 636a 978983i bk1: 626a 979340i bk2: 674a 977018i bk3: 682a 976523i bk4: 746a 976450i bk5: 740a 976254i bk6: 770a 976578i bk7: 752a 976091i bk8: 760a 976267i bk9: 768a 976444i bk10: 806a 974824i bk11: 768a 975174i bk12: 710a 977274i bk13: 718a 976977i bk14: 708a 977400i bk15: 692a 977561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.045134
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=982564 n_nop=965783 n_act=1978 n_pre=1962 n_req=6624 n_rd=11762 n_write=1079 bw_util=0.02614
n_activity=116003 dram_eff=0.2214
bk0: 592a 979367i bk1: 660a 979092i bk2: 690a 976128i bk3: 704a 975594i bk4: 730a 977011i bk5: 768a 976305i bk6: 796a 976164i bk7: 782a 975553i bk8: 796a 975812i bk9: 802a 975383i bk10: 792a 975180i bk11: 784a 974975i bk12: 730a 977295i bk13: 736a 976946i bk14: 714a 977340i bk15: 686a 977954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0502695
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=982564 n_nop=965948 n_act=2015 n_pre=1999 n_req=6485 n_rd=11594 n_write=1008 bw_util=0.02565
n_activity=115729 dram_eff=0.2178
bk0: 648a 978797i bk1: 638a 979191i bk2: 710a 976124i bk3: 650a 976320i bk4: 710a 976791i bk5: 720a 976604i bk6: 768a 976646i bk7: 760a 976525i bk8: 756a 976272i bk9: 794a 975726i bk10: 774a 975228i bk11: 796a 974438i bk12: 742a 976878i bk13: 728a 976945i bk14: 694a 977447i bk15: 706a 977654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0452357
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=982564 n_nop=966034 n_act=1925 n_pre=1909 n_req=6549 n_rd=11644 n_write=1052 bw_util=0.02584
n_activity=115027 dram_eff=0.2207
bk0: 624a 979292i bk1: 632a 979071i bk2: 720a 976309i bk3: 732a 975421i bk4: 704a 977173i bk5: 696a 976880i bk6: 784a 976221i bk7: 764a 976230i bk8: 748a 976502i bk9: 814a 976021i bk10: 820a 975005i bk11: 796a 975145i bk12: 694a 977320i bk13: 710a 977747i bk14: 720a 977394i bk15: 686a 977577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0456937

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75514, Miss = 2892, Miss_rate = 0.038, Pending_hits = 77, Reservation_fails = 226
L2_cache_bank[1]: Access = 75763, Miss = 2936, Miss_rate = 0.039, Pending_hits = 65, Reservation_fails = 70
L2_cache_bank[2]: Access = 75022, Miss = 2920, Miss_rate = 0.039, Pending_hits = 96, Reservation_fails = 108
L2_cache_bank[3]: Access = 76995, Miss = 2908, Miss_rate = 0.038, Pending_hits = 82, Reservation_fails = 2
L2_cache_bank[4]: Access = 76193, Miss = 2905, Miss_rate = 0.038, Pending_hits = 84, Reservation_fails = 154
L2_cache_bank[5]: Access = 80556, Miss = 2873, Miss_rate = 0.036, Pending_hits = 63, Reservation_fails = 224
L2_cache_bank[6]: Access = 75374, Miss = 2920, Miss_rate = 0.039, Pending_hits = 75, Reservation_fails = 3
L2_cache_bank[7]: Access = 77832, Miss = 2961, Miss_rate = 0.038, Pending_hits = 88, Reservation_fails = 86
L2_cache_bank[8]: Access = 75932, Miss = 2901, Miss_rate = 0.038, Pending_hits = 70, Reservation_fails = 10
L2_cache_bank[9]: Access = 77873, Miss = 2896, Miss_rate = 0.037, Pending_hits = 65, Reservation_fails = 17
L2_cache_bank[10]: Access = 76360, Miss = 2907, Miss_rate = 0.038, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[11]: Access = 77909, Miss = 2915, Miss_rate = 0.037, Pending_hits = 81, Reservation_fails = 31
L2_total_cache_accesses = 921323
L2_total_cache_misses = 34934
L2_total_cache_miss_rate = 0.0379
L2_total_cache_pending_hits = 930
L2_total_cache_reservation_fails = 931
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 652273
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 321
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 233103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.319
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=3664793
icnt_total_pkts_simt_to_mem=1157033
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.28
	minimum = 6
	maximum = 16
Network latency average = 8.206
	minimum = 6
	maximum = 14
Slowest packet = 1842191
Flit latency average = 6.226
	minimum = 6
	maximum = 10
Slowest flit = 4820333
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00562873
	minimum = 0.00486322 (at node 0)
	maximum = 0.00668693 (at node 16)
Accepted packet rate average = 0.00562873
	minimum = 0.00486322 (at node 0)
	maximum = 0.00668693 (at node 16)
Injected flit rate average = 0.0168862
	minimum = 0.00486322 (at node 0)
	maximum = 0.0334347 (at node 16)
Accepted flit rate average= 0.0168862
	minimum = 0.00607903 (at node 15)
	maximum = 0.0303951 (at node 6)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8407 (12 samples)
	minimum = 6 (12 samples)
	maximum = 180.333 (12 samples)
Network latency average = 15.152 (12 samples)
	minimum = 6 (12 samples)
	maximum = 142.417 (12 samples)
Flit latency average = 14.0056 (12 samples)
	minimum = 6 (12 samples)
	maximum = 141.417 (12 samples)
Fragmentation average = 0.00937767 (12 samples)
	minimum = 0 (12 samples)
	maximum = 47.9167 (12 samples)
Injected packet rate average = 0.0504712 (12 samples)
	minimum = 0.0393336 (12 samples)
	maximum = 0.11832 (12 samples)
Accepted packet rate average = 0.0504712 (12 samples)
	minimum = 0.0393336 (12 samples)
	maximum = 0.11832 (12 samples)
Injected flit rate average = 0.106794 (12 samples)
	minimum = 0.05295 (12 samples)
	maximum = 0.216847 (12 samples)
Accepted flit rate average = 0.106794 (12 samples)
	minimum = 0.0643704 (12 samples)
	maximum = 0.278053 (12 samples)
Injected packet size average = 2.11594 (12 samples)
Accepted packet size average = 2.11594 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 8 sec (308 sec)
gpgpu_simulation_rate = 43413 (inst/sec)
gpgpu_simulation_rate = 2416 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
