/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [4:0] _01_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire [48:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire [7:0] celloutsig_0_32z;
  wire [12:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire [9:0] celloutsig_0_36z;
  wire [24:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_41z;
  wire [15:0] celloutsig_0_44z;
  wire [12:0] celloutsig_0_46z;
  wire [4:0] celloutsig_0_49z;
  wire [18:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_50z;
  wire [18:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [25:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_1z & celloutsig_1_2z[0]);
  assign celloutsig_0_25z = ~(celloutsig_0_2z[9] & celloutsig_0_7z);
  assign celloutsig_0_34z = ~(celloutsig_0_12z & celloutsig_0_20z[8]);
  assign celloutsig_0_9z = ~celloutsig_0_4z[1];
  assign celloutsig_0_10z = ~celloutsig_0_1z[3];
  assign celloutsig_0_28z = ~celloutsig_0_7z;
  assign celloutsig_0_41z = { celloutsig_0_2z[6], celloutsig_0_0z } + { celloutsig_0_33z[8:1], celloutsig_0_10z };
  assign celloutsig_0_5z = { celloutsig_0_2z[6:3], celloutsig_0_3z, celloutsig_0_2z } + { celloutsig_0_0z[6:4], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[169:167] + _00_;
  assign celloutsig_0_2z = { in_data[80:77], celloutsig_0_0z } + { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_33z = { celloutsig_0_30z[47:39], celloutsig_0_1z } + { celloutsig_0_4z[17:8], celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_9z };
  reg [21:0] _13_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _13_ <= 22'h000000;
    else _13_ <= { celloutsig_0_50z, celloutsig_0_36z, celloutsig_0_19z };
  assign out_data[21:0] = _13_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _00_ <= 3'h0;
    else _00_ <= in_data[112:110];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[21:14] & in_data[78:71];
  assign celloutsig_0_44z = { celloutsig_0_32z[6:0], celloutsig_0_41z } & celloutsig_0_39z[15:0];
  assign celloutsig_0_46z = { celloutsig_0_18z[4:1], celloutsig_0_41z } & { celloutsig_0_20z[9:2], celloutsig_0_34z, celloutsig_0_8z, celloutsig_0_34z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_6z = celloutsig_0_5z[11:9] & in_data[83:81];
  assign celloutsig_1_4z = { in_data[175:153], celloutsig_1_2z } & { celloutsig_1_2z[1:0], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_4z[4:2], celloutsig_1_1z } & { celloutsig_1_7z, _00_ };
  assign celloutsig_0_27z = { celloutsig_0_20z[6:2], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_15z } & { celloutsig_0_2z[4:1], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_29z = { celloutsig_0_5z[12:4], celloutsig_0_8z, celloutsig_0_28z } & { celloutsig_0_2z[5:0], _01_ };
  assign celloutsig_0_30z = { celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_19z, _01_ } & { celloutsig_0_5z[18:7], celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_22z };
  assign celloutsig_0_31z = celloutsig_0_5z[17:10] & { celloutsig_0_20z[9:3], celloutsig_0_24z };
  assign celloutsig_1_18z = celloutsig_1_4z[24:7] == celloutsig_1_4z[22:5];
  assign celloutsig_0_21z = celloutsig_0_5z[7:0] == { celloutsig_0_1z[2:0], celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_0_12z = ! { in_data[29:13], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_13z = ! { in_data[82:78], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_19z = ! { celloutsig_0_5z[17:6], celloutsig_0_13z };
  assign celloutsig_0_24z = ! { celloutsig_0_22z[2], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_36z = { celloutsig_0_6z[0], celloutsig_0_0z, celloutsig_0_13z } % { 1'h1, celloutsig_0_18z[4:0], celloutsig_0_1z };
  assign celloutsig_0_1z = celloutsig_0_0z[3:0] % { 1'h1, celloutsig_0_0z[4:2] };
  assign celloutsig_0_16z = { celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_12z } % { 1'h1, celloutsig_0_0z[2:1], celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_0_18z = celloutsig_0_2z[8:3] % { 1'h1, celloutsig_0_0z[6:2] };
  assign celloutsig_0_3z = celloutsig_0_2z[10] ? celloutsig_0_2z[2:0] : celloutsig_0_2z[3:1];
  assign celloutsig_0_35z = celloutsig_0_3z[1] ? celloutsig_0_1z : { _01_[1], celloutsig_0_3z[2], 1'h0, celloutsig_0_3z[0] };
  assign celloutsig_1_19z = celloutsig_1_2z[1] ? { celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_10z } : { celloutsig_1_12z, celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_20z = celloutsig_0_5z[0] ? { celloutsig_0_4z[14:7], celloutsig_0_8z, celloutsig_0_8z } : celloutsig_0_4z[11:2];
  assign celloutsig_1_12z = celloutsig_1_4z[20:17] != { celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_8z = { in_data[60:52], celloutsig_0_1z } != celloutsig_0_5z[17:5];
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z } != { celloutsig_0_2z[11:5], celloutsig_0_10z };
  assign celloutsig_1_3z = in_data[138:123] !== { in_data[152:142], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_1z = _00_[0] & in_data[116];
  assign celloutsig_0_7z = celloutsig_0_2z[10] & in_data[77];
  assign celloutsig_0_14z = celloutsig_0_8z & celloutsig_0_5z[4];
  assign celloutsig_0_17z = celloutsig_0_1z[1] & celloutsig_0_10z;
  assign celloutsig_0_62z = ~^ { celloutsig_0_31z[7:6], celloutsig_0_14z, celloutsig_0_32z, celloutsig_0_49z };
  assign celloutsig_1_5z = ~^ { _00_[2:1], celloutsig_1_3z, celloutsig_1_1z, _00_, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, _00_ };
  assign celloutsig_1_6z = ~^ { _00_, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_10z = ~^ in_data[172:170];
  assign celloutsig_0_15z = ~^ { celloutsig_0_5z[9:6], celloutsig_0_11z };
  assign celloutsig_0_4z = in_data[55:37] - { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_50z = { celloutsig_0_0z[5:3], celloutsig_0_32z } - celloutsig_0_46z[11:1];
  assign celloutsig_0_22z = celloutsig_0_4z[13:2] - { celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_7z };
  assign celloutsig_0_32z = celloutsig_0_27z[9:2] - celloutsig_0_27z[7:0];
  assign celloutsig_0_39z = { celloutsig_0_5z[18:2], celloutsig_0_35z, celloutsig_0_1z } ~^ { celloutsig_0_22z[10:0], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_36z };
  assign celloutsig_0_49z = { celloutsig_0_44z[5:2], celloutsig_0_17z } ~^ celloutsig_0_0z[4:0];
  assign { out_data[128], out_data[101:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z };
endmodule
