<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<title>Verilisp</title>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1">
<META HTTP-EQUIV="Pragma" CONTENT="no-cache">
<META HTTP-EQUIV="cache-control" CONTENT="no-cache">
<META NAME="Description" CONTENT="i am faulkner, and this is my site.">
<META NAME="Keywords" CONTENT="faulkner, faulkner612, faulkner52501">
<META NAME="ROBOTS" CONTENT="NOARCHIVE">
<META NAME="Author" CONTENT="faulkner">
<META NAME="Generator" CONTENT="fingers of faulkner">
<style type="text/css">
a {
    text-decoration: underline;
    color : #395b79;
}
</style>
</head>

<body>

<center><h1>Verilisp</h1>
<a href="#about">About</a>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a href="#non">Verilisp for non-Lispers</a>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a href="#lib">Library</a>
</center>

<hr>

<a name="about"></a>
<center><h2>About Verilisp</h2></center>
Verilisp is a collection of common lisp macros which spit out verilog HDL code, effectively turning common lisp into a prettier frontend to verilog.
<br>The frontend to verilisp is a python script "verilisp.py" which munges names so you can say 'and' when you're talking about the verilog primitive 'and' gate instead of the builtin common lisp macro. To access the builtin macro 'and', use 'l_and' [which stands for 'lisp and']. If you want to say 'v_and' for the verilog primitive, and 'and' for the builtin macro, feel free to bypass verilisp.py by piping your verilisp file right to __verilisp__.cl.
<br>For sample verilisp code, see the files in the tests directory in the zip.
<br>Note that verilisp.py also wraps all of its input file in an eval-backquote-progn, so you don't have to.
<br>To generate verilog code from verilisp code,
    <ol>
        <li>Install Python [version 2.0 or later].
        <li>Install Common Lisp.
        <li>Unzip verilisp.zip somewhere convenient ["C:\verilisp\", "/usr/share/verilisp/", "~/verilisp/", etc.].
        <li>Open a command line.
        <li>Navigate to the directory containing verilisp.py.
        <li>Run "python verilisp.py YOUR_VERILISP_FILE".
            <ol>If a verilog file is not created in the same directory as your verilisp file,
                <li>make sure that your verilisp code is valid common lisp syntax,
                <li>make sure that running 'python' runs the interactive python interpreter,
                <li>make sure that running 'clisp' runs the interactive common lisp interpreter,
                <li>determine whether the error messages are generated by python or by lisp, and post the messages to a relevant mailing list/forum, or email me.
            </ol>
    </ol>
I implemented a read-eval-print loop in both verilisp.py [which munges the names for you] and __verilisp__.cl [which does no munging]. Pass a single argument "-" to verilisp.py for the REP loop; run __verilisp__.cl normally.
<br>Run "python verilisp.py" to run the automated test benches.

<h2><a href="verilisp.zip">Download here.</a></h2>

<hr>

<a name="non"></a>
<center><h2>Verilisp for non-Lispers</h2></center>
If you don't speak lisp, the first question in your mind is probably why verilisp exists in the first place.
<br>First, lisp is one of the better ways to notate trees using ASCII. Trees come up very often in computer science, and hardware design is no exception. Verilog source can be structured like a tree, and lisp syntax allows elimination of extraneous keywords such as "begin", "end", "endmodule", "endfunction", etc.: <pre>
(module name (signature signature)
    declarations
    (if (condition)
        statements
    )
    (always (signals)
        statements
    )
    (initial
        statements
    )
)
</pre>
Additionally, boolean expressions can be structured like trees:<pre>
    (
        a
        and
        (b or c)
        and
        (c or (d and e))
    )
</pre>
or, in lisp syntax:<pre>
    (and
        a
        (or b c)
        (or
            c
            (and d e)
        )
    )
</pre>
Verilisp's expand macro allows the above boolean expression to be translated into the equivalent verilog code:<pre>
    and and0 (out, a, temp0, temp1);
    or or0 (temp0, b, c);
    or or1 (temp1, c, temp2);
    and and1 (temp2, d, e);
</pre>
Now that you are looking for trees, which is more intuitive? Which would you trust yourself to write at 4am? [Imagine that, instead of an example boolean expression which simplifies to (and a c (or b (and d e))), you have a pipelined cpu with hundreds of wires and busses whizzing overhead.]

<p>"Just wait! It gets better! I'll throw in macros FOR FREE!"
<br>One of the main reasons common lisp was chosen as the language for verilisp was for its macro system.
<br>For normal functions [eg. those named "foo"], when you say "(foo a b)", lisp first evaluates the arguments before passing their values to the function foo. So, if i wanted verilisp to name wires "a" and "b", i would have to tell the interpreter that i didn't want it to evaluate a and b before calling foo -- i would have to quote them: "(foo 'a 'b)".
<br>But, if foo were a macro, i wouldn't have to do this. i wouldn't have to sprinkle quotes all over my code and pull my hair out when i forget one. If foo were a macro, the arguments wouldn't be evaluated -- they'd be passed to the macro as symbols or lists of symbols. Now, i can say "(foo a b)".
<br>"Ok, that's nice. So what if i don't know what i want to name a and b?"
<br>Another feature of common lisp's macro system is the reader macros known as backquote, comma, and comma-at. They work together to let you build lists [and therefore lisp code] more easily. For example, " `(foo ,a ,b)" is the same as "(list 'foo a b)" and " `(foo ,@(list a b))", all of which first look up a and b in the current namespace, and insert their values into a list whose first element is the symbol 'foo. This is how you force lisp to evaluate arguments before passing them to a macro: you build code which calls the macro.
<br>Also, a feature that verilisp uses behind the scenes is that, when a macro returns code [lists of symbols], that code is evaluated in place of the macro call. You don't really need to know about this feature until you want to write a macro which generates verilog code.

<hr>

<a name="lib"></a>
<center><h2>Library</h2></center>
I've taken the liberty of writing a few macros which generate handy things. Say "(use adders)" or "(use muxes)" to import macros which generate arbitrarily-sized adders or muxes, respectively. The 'use' macro is intelligent enough not to import a package more than once, but not smart enough to find the package unless you a) link ./lib/ to /usr/lib/verilisp/, or b) say '(add-verilisp-path "/home/user/verilisp/lib/")' in your code. The default path includes "./lib/" and "/usr/lib/verilisp/"
<ul>
    <!--
    TEMPLATE
    
    <li><h3></h3>
        <b>Uses:</b>
        <br>
        <b>Generates on import:</b>
        <ul>
            <li>
        </ul>
        <b>Defines macros:</b>
        <ul>
            <li>
            <li>
        </ul>
    </li>
    
    -->
    
    <li><h3>adders</h3>
        <b>Uses:</b> muxes
        <br>
        <b>Generates on import:</b>
        <ul>
            <li>1-bit full adder named "full_adder" with signature ((output sum c_out) (input a b c_in))
        </ul>
        <b>Defines macros:</b>
        <ul>
            <li>(make-adder name n-bits)
                <br>make a n-bits -bit ripple/carry adder with signature ((output (,n-bits out) overflow) (input (,n-bits a b)))
            <li>(make-addsuber name n-bits)
                <br>make a n-bits -bit ripple/carry adder/subtracter with signature ((output (,n-bits out) overflow) (input (,n-bits a b) subtract))
            <li>(make-csaddsuber name n-bits)
                <br>make a n-bits -bit optimized carry-select adder/subtracter with signature ((output (,n-bits out) overflow) (input (,n-bits a b) subtract))
        </ul>
    </li>
    
    <li><h3>alus</h3>
        <br>
        <b>Uses:</b> adders cloers dividers multipliers muxes shifters 
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-alu name n-bits &key addsuber multer divider shifter mux-n slice cloer)
                <br>generates an alu with the signature (name  (output (,n-bits out) zero overflow c_out (,n-bits hi lo) hilo_wren) (input (,n-bits a b) (6 op)))
                <br>with the opcode table:
                    <pre>
                        and    000000
                        or     000001
                        xor    000010
                        nor    000011
                        
                        add    100000
                        addu   110000
                        sub    100001
                        subu   110001
                        
                        slt    100011
                        sltu   110011
                        
                        mult   101000
                        multu  111000
                        div    101001
                        divu   111001
                        
                        clo    111010    ; count leading ones
                        clz    111011    ; count leading zeros
                        
                        sll    111100
                        srl    111101
                        sra    111111
                    </pre>
                <br>if the keywords are not specified, appropriate modules will be created for you.
        </ul>
    </li>
    
    <li><h3>clocks</h3>
        <b>Uses:</b> nil
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-clock name &optional (clock-time 1))
                <br>make a behavioral clock with signature ((output clk)) which rises every clock-time simulation steps.
        </ul>
    </li>
    
    <li><h3>cloers</h3>
        <b>Uses:</b> muxes adders
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-log-adder name n-in-bits)
                <br>make a module with signature ((output (,(+ 1 (log n-in-bits 2)) out)) (input (,n-in-bits in)))
                <br>where "out" counts the number of wires in "in" which are on/high/true.
            <li>(make-cloer name n-bits)
                <br>makes a module with signature ((output (,n-bits out)) (input (,n-bits in)))
                <br>where out counts the leading ones in in.
                <br>eg, if n-bits=8, if n=11101010, then out=00000011=3<sub>10</sub>.
        </ul>
    </li>
    
    <li><h3>counters</h3>
        *unfinished*
        <br><b>Uses:</b> ffs
        <br>
        <b>Generates on import:</b>
        <ul>
            <li>(jkff q clk j k) ; as made by (make-ff jkff jk)
        </ul>
        <b>Defines macros:</b>
        <ul>
            <li>(make-counter name n-bits)
                <br>make a frequency divider with signature ((output (,n-bits out)) (input in))
                <br>out represents the number of times in has gone from low to high.
        </ul>
    </li>
    
    <li><h3>decoders</h3>
        <b>Uses:</b> nil
        <br>
        <br><b>Defines macros:</b>
        <ul>
            <li>(make-dec name n-bits &optional enable)
                <br>make a decoder with signature ((output (,(1<< n-bits) out)) (input (,n-bits in)))
                <br>if enable is specified and non-nil, take an additional input "enable".
        </ul>
    </li>
    
    <li><h3>dff</h3>
        <b>Uses:</b> ffs
        <br><b>Generates on import:</b>
        <ul>
            <li>(dff (output q) (input clk d)) # transparent nand dff
        </ul>
        <b>Defines macros:</b> nil
    </li>
    
    <li><h3>dividers</h3>
        *unfinished*
        <br><b>Uses:</b> adders
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-divider name n-bits)
                <br>make a divider with signature ((output (,(* n-bits 2) out)) (input (,n-bits a b) signed))
        </ul>
    </li>
    
    <li><h3>ffs</h3>
        <b>Uses:</b> clock muxes
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-ff name type &key auto enable)
                <br>type is one of "p" [for a user-defined <b>p</b>rimitive], "dt" [for a transparent nand d flip flip], "d" [for a nand dff], "sr", "jk". any other type generates a behavioral dff.
                <br>if auto is not nil, an additional module wrapping "name" will be generated [named ,auto] which does not take a clock input, using instead the clock generated by use-ing the unit_clock module.
                <br>if enable is not nil, an additional module wrapping "name" will be generated [named ,enable] which takes an additional input which determines whether or not to update q, effectively acting as a "write-enable" flag.
                <br>if both auto and enable are specified, only a single wrapper module will be generated [named ,auto].
        </ul>
    </li>
    
    <li><h3>fpadders</h3>
        *unfinished*
        <br>
        <b>Uses:</b> adders
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-fpaddsuber name n-bits)
                <br>make a floating point adder with signature ((output (,n-bits out) overflow) (input (,n-bits a b) subtract))
        </ul>
    </li>
    
    <li><h3>fpmultipliers</h3>
        *unfinished*
        <br>
        <b>Uses:</b> adders multipliers
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-fpmultiplier name n-bits)
                <br>make a floating point multiplier with signature ((output (,n-bits out) overflow) (input (,n-bits a b)))
        </ul>
    </li>
    
    <li><h3>fpshifters</h3>
        *unfinished*
        <br>
        <b>Uses:</b> adders
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-fpshifter name n-bits n-bits-exp &key adder)
                <br>make a floating point shifter with signature ((output (,n-bits out) overflow)  (input (,n-bits in) (,n-bits-exp shamt)))
        </ul>
    </li>
    
    <li><h3>fpus</h3>
        *unfinished*
        <br>
        <b>Uses:</b> nil
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-fpu
        </ul>
    </li>
    
    <li><h3>mems</h3>
        <b>Uses:</b>
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-mem name word-size input-file &key n-words (input-format 'b) (buf-delay 100) addr-size writable debug-on-write)
                <br>make a behavioral memory unit which $readmemb's input-file initially [unless input-format is specified to be 'h, in which case it is $readmemh'd].
                <br>if addr-size is not specified, it defaults to word-size.
                <br>if n-words is not specified, it is calculated to be (1<< addr-size).
                <br>if writable is specified and non-nil, the signature of the generated module is ((output (,word-size out)) (input (,addr-size addr) (,word-size wr_data) wren clk)); if writable is nil, the signature is ((output (,word-size out)) (input (,addr-size addr))).
                <br>if debug-on-write, a message is $display'd when data is written.
        </ul>
    </li>
    
    <li><h3>multipliers</h3>
        <b>Uses:</b> nil
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-multiplier mul32 32)
                <br>make a multiplier with signature (mul32 (64 out) (32 a b)).
        </ul>
    </li>
    
    <li><h3>muxes</h3>
        <b>Uses:</b> nil
        <br>
        <b>Generates on import:</b>
        <ul>
            <li>(unit_mux (output out) (input sel a b))
        </ul>
        <b>Defines macros:</b>
        <ul>
            <li>(make-mux n-bits &optional (width 1))
                <br>make a mux named name with (1<< n-bits) inputs, each of which is width bits wide.
                <br>for example, the signature of the module created by (make-mux foo 3 4) is ((output (4 out)) (input (3 selectors) (4 in0 in1 in2 in3 in4 in5 in6 in7))).
                <br>note that this macro tries to cut down on the number of generated lines of verilog by keeping a global variable mapping 1-bit mux names to widths, and using a bob-barker function to re-use the largest usable mux.
        </ul>
    </li>
    
    <li><h3>negaters</h3>
        <b>Uses:</b> adders
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-negater name n-bits &key adder)
                <br>generates a module named name with the signature ((output (,n-bits out) overflow) (input (,n-bits in))), and which adds 1 to the <b>not</b> of in.
        </ul>
    </li>
    
    <li><h3>regfiles</h3>
        <b>Uses:</b> ffs muxes decoders 
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-reg name word-size &key dffe resettable)
                <br>make a register with signature
                <br>((output (,word-size out)) (input (,word-size in) write_enable clk reset))    ; if resettable is specified and non-nil
                <br>((output (,word-size out)) (input (,word-size in) write_enable clk))    ; otherwise
                <br>note that this macro tries to cut down on the number of generated lines of verilog by keeping a global variable mapping register names to sizes, and using a bob-barker function to re-use the largest usable register.
            <li>(make-regfilename word-size &key address-size n-readers reg dffe decoder mux zero-reg)
               <br>make a register file with signature ((output (,word-size out_a out_b)) (input (,address-size address_a address_b address_w) (,word-size data_w) write_flag clk))
        </ul>
    </li>
    
    <li><h3>shifters</h3>
        <b>Uses:</b> muxes
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-arithmetic-shifter ash32 32)
                <br>make a 32-bit arithmetic shifter with signature ((output (32 out)) (input (32 in) (5 shamt) direction))
            <li>(make-circular-shifter bsh32 32)
                <br>make a 32-bit barrel shifter with signature ((output (32 out)) (input (32 in) (5 shamt)))
            <li>(make-logical-shifter bsh32 32)
                <br>make a 32-bit logical shifter with signature ((output (32 out)) (input (32 in) (5 shamt) direction))
        </ul>
    </li>
    
    <li><h3>signexts</h3>
        <b>Uses:</b> nil
        <br>
        <b>Generates on import:</b> nil
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-sign-extender signext16to32 16 32)
                <br>generates a module with the signature (signext16to32 (output (32 out)) (input (32 in)))
        </ul>
    </li>
    
    <li><h3>tables</h3>
        <b>Uses:</b> adders
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-table name sig table)
                <br>make a module with signature sig, and with the truth table table. table is a list of rows [lists] of values:
                    <pre>
                    (make-table foobar ((output a b) (input c d))
                        (   ;c d a b
                            (0 0 1 1)
                            (1 * 0 0)
                            (* * 0 1)
                        )
                    )
                    </pre>
                <br>note that inputs precede outputs in the table. if one of the values for an input is an asterisk, it is not included in the verilog "if" conditional. if one of the outputs is an asterisk, it is not included in the body of the respective conditional. it may be useful to make a final row which specifies no inputs, and sets the outputs to safe values. "cpu.vl" does this, so unsupported instructions are treated as nops.
        </ul>
    </li>
    
    <li><h3>testers</h3>
        <b>Uses:</b> nil
        <br>
        <b>Defines macros:</b>
        <ul>
            <li>(make-tester tester alu32 "alu32.vcd" ((32 1) 3) ((32 2) (5 1) (6 1))) ; make a module named tester which exhaustively tests module alu32, dumping everything to "alu32.vcd". specify that the module alu32 outputs a 32-bit bus and 3 wires, and takes for input two 32-bit busses, a 5-bit bus, and a 6-bit bus.
        </ul>
    </li>
    
    <li><h3>unit_clock</h3>
        <b>Uses:</b> clocks
        <br>
        <b>Generates on import:</b>
        <ul>
            <li>unit_clock, as made by make-clock. used in ffs if the auto keyword is specified.
        </ul>
    </li>
    
</ul>


</body>
</html>
