Classic Timing Analyzer report for DE2Bot
Fri Mar 13 12:04:16 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
  7. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
  8. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
  9. Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
 10. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
 11. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
 12. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
 13. Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
 14. tsu
 15. tco
 16. th
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                                         ; To                                                                        ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A       ; None                              ; 11.599 ns                        ; SRAM_DQ[5]                                                                                                                   ; SCOMP:inst8|AC[5]                                                         ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A       ; None                              ; 14.498 ns                        ; LEDS:inst59|BLED[3]                                                                                                          ; LEDG[3]                                                                   ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case th                                               ; N/A       ; None                              ; 4.038 ns                         ; SW[12]                                                                                                                       ; DIG_IN:inst5|B_DI[12]                                                     ; --                                           ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'   ; 3.933 ns  ; 12.50 MHz ( period = 80.000 ns )  ; N/A                              ; SRAM:inst2|OE                                                                                                                ; SCOMP:inst8|AC[15]                                                        ; altpll0:inst|altpll:altpll_component|_clk2   ; altpll0:inst|altpll:altpll_component|_clk0   ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'   ; 6.701 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; SCOMP:inst8|IO_WRITE_INT                                                                                                     ; SRAM:inst2|STATE.IDLE                                                     ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'   ; 32.206 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; SLCD:inst55|data_in[1]                                                                                                       ; SLCD:inst55|LCD_D[6]                                                      ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk1   ; 0            ;
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0' ; 63.086 ns ; 14.73 MHz ( period = 67.901 ns )  ; 207.68 MHz ( period = 4.815 ns ) ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'    ; -4.899 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk0   ; 165          ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'    ; 0.391 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; SLCD:inst55|LCD_D[6]                                                                                                         ; SLCD:inst55|LCD_D[6]                                                      ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'    ; 0.391 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; SRAM:inst2|OE                                                                                                                ; SRAM:inst2|OE                                                             ; altpll0:inst|altpll:altpll_component|_clk2   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 14.73 MHz ( period = 67.901 ns )  ; N/A                              ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                                ;           ;                                   ;                                  ;                                                                                                                              ;                                                                           ;                                              ;                                              ; 165          ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; On                 ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_qtl1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_qtl1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                            ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; altpll0:inst|altpll:altpll_component|_clk0   ;                    ; PLL output ; 12.5 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 4                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk1   ;                    ; PLL output ; 25.0 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 2                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk2   ;                    ; PLL output ; 100.0 MHz        ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 2                     ; 1                   ; AUTO   ;              ;
; altpll1:inst11|altpll:altpll_component|_clk0 ;                    ; PLL output ; 14.73 MHz        ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 6                     ; 11                  ; AUTO   ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_27                                     ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                          ; To                                                                                                                                                   ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 3.933 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 5.843 ns                ;
; 4.020 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 5.751 ns                ;
; 4.152 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SCOMP:inst8|AC[8]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 5.626 ns                ;
; 4.179 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SCOMP:inst8|AC[11]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.777 ns                  ; 5.598 ns                ;
; 4.298 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SCOMP:inst8|AC[5]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.773 ns                  ; 5.475 ns                ;
; 4.344 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.773 ns                  ; 5.429 ns                ;
; 4.371 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg5 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 5.403 ns                ;
; 4.495 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SCOMP:inst8|AC[2]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 5.288 ns                ;
; 4.580 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg2 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 5.194 ns                ;
; 4.732 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SCOMP:inst8|AC[12]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 5.048 ns                ;
; 4.862 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg0 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 4.912 ns                ;
; 5.027 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SCOMP:inst8|AC[9]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 4.749 ns                ;
; 5.190 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SCOMP:inst8|AC[0]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 4.591 ns                ;
; 5.213 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SCOMP:inst8|AC[10]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 4.570 ns                ;
; 5.419 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg3 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 4.355 ns                ;
; 5.470 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SCOMP:inst8|AC[4]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 4.310 ns                ;
; 5.487 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SCOMP:inst8|AC[3]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.777 ns                  ; 4.290 ns                ;
; 5.540 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg7 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 4.234 ns                ;
; 5.780 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SCOMP:inst8|AC[6]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 3.994 ns                ;
; 5.985 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SCOMP:inst8|AC[1]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 3.796 ns                ;
; 6.031 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg1 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 3.743 ns                ;
; 6.176 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SCOMP:inst8|AC[7]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.775 ns                  ; 3.599 ns                ;
; 6.180 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg6 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 3.594 ns                ;
; 6.193 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg4 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 3.581 ns                ;
; 6.454 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst58|BLED[5]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.421 ns                 ; 6.967 ns                ;
; 6.727 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst58|BLED[15]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.397 ns                 ; 6.670 ns                ;
; 6.754 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst58|BLED[2]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.431 ns                 ; 6.677 ns                ;
; 7.068 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.356 ns                 ; 7.288 ns                ;
; 7.194 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst58|BLED[9]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.404 ns                 ; 6.210 ns                ;
; 7.281 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst58|BLED[0]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.431 ns                 ; 6.150 ns                ;
; 7.284 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.591 ns                 ; 7.307 ns                ;
; 7.405 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst58|BLED[7]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.421 ns                 ; 6.016 ns                ;
; 7.506 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.608 ns                 ; 7.102 ns                ;
; 7.518 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.591 ns                 ; 7.073 ns                ;
; 7.573 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst58|BLED[3]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.431 ns                 ; 5.858 ns                ;
; 7.595 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst58|BLED[4]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.421 ns                 ; 5.826 ns                ;
; 7.685 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst58|BLED[6]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.421 ns                 ; 5.736 ns                ;
; 7.801 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.584 ns                 ; 6.783 ns                ;
; 7.803 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.618 ns                 ; 6.815 ns                ;
; 7.822 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.584 ns                 ; 6.762 ns                ;
; 8.069 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.584 ns                 ; 6.515 ns                ;
; 8.111 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.618 ns                 ; 6.507 ns                ;
; 8.238 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.351 ns                 ; 6.113 ns                ;
; 8.303 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst58|BLED[14]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.401 ns                 ; 5.098 ns                ;
; 8.314 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.584 ns                 ; 6.270 ns                ;
; 8.322 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.591 ns                 ; 6.269 ns                ;
; 8.341 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.351 ns                 ; 6.010 ns                ;
; 8.354 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SLCD:inst55|data_in[5]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.653 ns                 ; 6.299 ns                ;
; 8.384 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.591 ns                 ; 6.207 ns                ;
; 8.443 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst58|BLED[1]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.431 ns                 ; 4.988 ns                ;
; 8.526 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SLCD:inst55|data_in[0]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.653 ns                 ; 6.127 ns                ;
; 8.590 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.608 ns                 ; 6.018 ns                ;
; 8.621 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.618 ns                 ; 5.997 ns                ;
; 8.731 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.608 ns                 ; 5.877 ns                ;
; 8.765 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst58|BLED[12]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.421 ns                 ; 4.656 ns                ;
; 8.783 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.608 ns                 ; 5.825 ns                ;
; 8.852 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.343 ns                 ; 5.491 ns                ;
; 8.954 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.343 ns                 ; 5.389 ns                ;
; 9.013 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.345 ns                 ; 5.332 ns                ;
; 9.014 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.343 ns                 ; 5.329 ns                ;
; 9.040 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.356 ns                 ; 5.316 ns                ;
; 9.068 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.345 ns                 ; 5.277 ns                ;
; 9.091 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.351 ns                 ; 5.260 ns                ;
; 9.119 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.345 ns                 ; 5.226 ns                ;
; 9.196 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst58|BLED[8]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.411 ns                 ; 4.215 ns                ;
; 9.258 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SLCD:inst55|data_in[8]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.656 ns                 ; 5.398 ns                ;
; 9.280 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.618 ns                 ; 5.338 ns                ;
; 9.283 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SLCD:inst55|data_in[2]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.653 ns                 ; 5.370 ns                ;
; 9.341 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.343 ns                 ; 5.002 ns                ;
; 9.416 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SLCD:inst55|data_in[11]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.656 ns                 ; 5.240 ns                ;
; 9.451 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.351 ns                 ; 4.900 ns                ;
; 9.491 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.345 ns                 ; 4.854 ns                ;
; 9.514 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SLCD:inst55|data_in[13]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.656 ns                 ; 5.142 ns                ;
; 9.519 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SLCD:inst55|data_in[10]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.656 ns                 ; 5.137 ns                ;
; 9.557 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SLCD:inst55|data_in[3]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.653 ns                 ; 5.096 ns                ;
; 9.589 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SLCD:inst55|data_in[1]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.653 ns                 ; 5.064 ns                ;
; 9.703 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SLCD:inst55|data_in[7]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.653 ns                 ; 4.950 ns                ;
; 9.715 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.356 ns                 ; 4.641 ns                ;
; 9.808 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst58|BLED[13]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.411 ns                 ; 3.603 ns                ;
; 9.867 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst58|BLED[11]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.411 ns                 ; 3.544 ns                ;
; 9.979 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; SLCD:inst55|data_in[4]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.653 ns                 ; 4.674 ns                ;
; 9.995 ns                                ; None                                                ; SRAM:inst2|OE                                                                                 ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.356 ns                 ; 4.361 ns                ;
; 10.065 ns                               ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst58|BLED[10]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 13.411 ns                 ; 3.346 ns                ;
; 10.201 ns                               ; None                                                ; SRAM:inst2|OE                                                                                 ; SLCD:inst55|data_in[9]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.656 ns                 ; 4.455 ns                ;
; 10.351 ns                               ; None                                                ; SRAM:inst2|OE                                                                                 ; SLCD:inst55|data_in[6]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.653 ns                 ; 4.302 ns                ;
; 10.696 ns                               ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst59|BLED[5]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 15.056 ns                 ; 4.360 ns                ;
; 10.789 ns                               ; None                                                ; SRAM:inst2|OE                                                                                 ; SLCD:inst55|data_in[15]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.656 ns                 ; 3.867 ns                ;
; 10.846 ns                               ; None                                                ; SRAM:inst2|OE                                                                                 ; SLCD:inst55|data_in[14]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.627 ns                 ; 3.781 ns                ;
; 10.857 ns                               ; None                                                ; SRAM:inst2|OE                                                                                 ; SLCD:inst55|data_in[12]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 14.656 ns                 ; 3.799 ns                ;
; 11.211 ns                               ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst59|BLED[2]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 15.046 ns                 ; 3.835 ns                ;
; 11.262 ns                               ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst59|BLED[0]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 15.064 ns                 ; 3.802 ns                ;
; 11.380 ns                               ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst59|BLED[8]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 15.045 ns                 ; 3.665 ns                ;
; 11.764 ns                               ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst59|BLED[3]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 15.061 ns                 ; 3.297 ns                ;
; 11.871 ns                               ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst59|BLED[7]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 15.058 ns                 ; 3.187 ns                ;
; 12.116 ns                               ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst59|BLED[9]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 15.062 ns                 ; 2.946 ns                ;
; 12.363 ns                               ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst59|BLED[1]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 15.064 ns                 ; 2.701 ns                ;
; 12.516 ns                               ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst59|BLED[6]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 15.064 ns                 ; 2.548 ns                ;
; 12.561 ns                               ; None                                                ; TIMER:inst20|COUNT[4]                                                                         ; SCOMP:inst8|AC[4]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.198 ns                 ; 4.637 ns                ;
; 12.599 ns                               ; None                                                ; SRAM:inst2|OE                                                                                 ; LEDS:inst59|BLED[4]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 15.064 ns                 ; 2.465 ns                ;
; 12.867 ns                               ; None                                                ; TIMER:inst20|COUNT[6]                                                                         ; SCOMP:inst8|AC[6]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.192 ns                 ; 4.325 ns                ;
; 12.874 ns                               ; None                                                ; TIMER:inst20|COUNT[9]                                                                         ; SCOMP:inst8|AC[9]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.194 ns                 ; 4.320 ns                ;
; 13.267 ns                               ; None                                                ; TIMER:inst20|COUNT[6]                                                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg6 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.192 ns                 ; 3.925 ns                ;
; 13.284 ns                               ; None                                                ; TIMER:inst20|COUNT[4]                                                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg4 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.192 ns                 ; 3.908 ns                ;
; 13.352 ns                               ; None                                                ; TIMER:inst20|COUNT[15]                                                                        ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.194 ns                 ; 3.842 ns                ;
; 13.977 ns                               ; None                                                ; TIMER:inst20|COUNT[8]                                                                         ; SCOMP:inst8|AC[8]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.196 ns                 ; 3.219 ns                ;
; 14.022 ns                               ; None                                                ; TIMER:inst20|COUNT[11]                                                                        ; SCOMP:inst8|AC[11]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.195 ns                 ; 3.173 ns                ;
; 14.109 ns                               ; None                                                ; TIMER:inst20|COUNT[13]                                                                        ; SCOMP:inst8|AC[13]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.191 ns                 ; 3.082 ns                ;
; 14.174 ns                               ; None                                                ; TIMER:inst20|COUNT[14]                                                                        ; SCOMP:inst8|AC[14]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.189 ns                 ; 3.015 ns                ;
; 14.325 ns                               ; None                                                ; TIMER:inst20|COUNT[3]                                                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg3 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.192 ns                 ; 2.867 ns                ;
; 14.393 ns                               ; None                                                ; TIMER:inst20|COUNT[3]                                                                         ; SCOMP:inst8|AC[3]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.195 ns                 ; 2.802 ns                ;
; 14.423 ns                               ; None                                                ; TIMER:inst20|COUNT[2]                                                                         ; SCOMP:inst8|AC[2]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.201 ns                 ; 2.778 ns                ;
; 14.455 ns                               ; None                                                ; TIMER:inst20|COUNT[1]                                                                         ; SCOMP:inst8|AC[1]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.199 ns                 ; 2.744 ns                ;
; 14.501 ns                               ; None                                                ; TIMER:inst20|COUNT[1]                                                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg1 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.192 ns                 ; 2.691 ns                ;
; 14.508 ns                               ; None                                                ; TIMER:inst20|COUNT[2]                                                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg2 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.192 ns                 ; 2.684 ns                ;
; 14.599 ns                               ; None                                                ; TIMER:inst20|COUNT[5]                                                                         ; SCOMP:inst8|AC[5]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.191 ns                 ; 2.592 ns                ;
; 14.616 ns                               ; None                                                ; TIMER:inst20|COUNT[7]                                                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg7 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.192 ns                 ; 2.576 ns                ;
; 14.619 ns                               ; None                                                ; TIMER:inst20|COUNT[12]                                                                        ; SCOMP:inst8|AC[12]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.198 ns                 ; 2.579 ns                ;
; 14.672 ns                               ; None                                                ; TIMER:inst20|COUNT[5]                                                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg5 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.192 ns                 ; 2.520 ns                ;
; 14.686 ns                               ; None                                                ; TIMER:inst20|COUNT[4]                                                                         ; LEDS:inst58|BLED[4]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.839 ns                 ; 6.153 ns                ;
; 14.716 ns                               ; None                                                ; TIMER:inst20|COUNT[10]                                                                        ; SCOMP:inst8|AC[10]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.201 ns                 ; 2.485 ns                ;
; 14.772 ns                               ; None                                                ; TIMER:inst20|COUNT[6]                                                                         ; LEDS:inst58|BLED[6]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.839 ns                 ; 6.067 ns                ;
; 15.032 ns                               ; None                                                ; TIMER:inst20|COUNT[0]                                                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg0 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.189 ns                 ; 2.157 ns                ;
; 15.041 ns                               ; None                                                ; TIMER:inst20|COUNT[9]                                                                         ; LEDS:inst58|BLED[9]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.822 ns                 ; 5.781 ns                ;
; 15.252 ns                               ; None                                                ; TIMER:inst20|COUNT[7]                                                                         ; SCOMP:inst8|AC[7]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.193 ns                 ; 1.941 ns                ;
; 15.360 ns                               ; None                                                ; TIMER:inst20|COUNT[0]                                                                         ; SCOMP:inst8|AC[0]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.196 ns                 ; 1.836 ns                ;
; 15.818 ns                               ; None                                                ; TIMER:inst20|COUNT[6]                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.026 ns                 ; 6.208 ns                ;
; 15.874 ns                               ; None                                                ; TIMER:inst20|COUNT[4]                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.026 ns                 ; 6.152 ns                ;
; 16.146 ns                               ; None                                                ; TIMER:inst20|COUNT[15]                                                                        ; LEDS:inst58|BLED[15]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.815 ns                 ; 4.669 ns                ;
; 16.231 ns                               ; None                                                ; TIMER:inst20|COUNT[9]                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.009 ns                 ; 5.778 ns                ;
; 16.479 ns                               ; None                                                ; TIMER:inst20|COUNT[3]                                                                         ; LEDS:inst58|BLED[3]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.849 ns                 ; 4.370 ns                ;
; 16.481 ns                               ; None                                                ; TIMER:inst20|COUNT[7]                                                                         ; LEDS:inst58|BLED[7]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.839 ns                 ; 4.358 ns                ;
; 16.682 ns                               ; None                                                ; TIMER:inst20|COUNT[2]                                                                         ; LEDS:inst58|BLED[2]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.849 ns                 ; 4.167 ns                ;
; 16.755 ns                               ; None                                                ; TIMER:inst20|COUNT[5]                                                                         ; LEDS:inst58|BLED[5]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.839 ns                 ; 4.084 ns                ;
; 16.802 ns                               ; None                                                ; TIMER:inst20|COUNT[6]                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.774 ns                 ; 4.972 ns                ;
; 16.913 ns                               ; None                                                ; TIMER:inst20|COUNT[1]                                                                         ; LEDS:inst58|BLED[1]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.849 ns                 ; 3.936 ns                ;
; 16.915 ns                               ; None                                                ; TIMER:inst20|COUNT[9]                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.763 ns                 ; 4.848 ns                ;
; 17.070 ns                               ; None                                                ; TIMER:inst20|COUNT[4]                                                                         ; SLCD:inst55|data_in[4]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.071 ns                 ; 5.001 ns                ;
; 17.086 ns                               ; None                                                ; TIMER:inst20|COUNT[4]                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.774 ns                 ; 4.688 ns                ;
; 17.109 ns                               ; None                                                ; TIMER:inst20|COUNT[8]                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.009 ns                 ; 4.900 ns                ;
; 17.220 ns                               ; None                                                ; TIMER:inst20|COUNT[15]                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.002 ns                 ; 4.782 ns                ;
; 17.361 ns                               ; None                                                ; TIMER:inst20|COUNT[11]                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.009 ns                 ; 4.648 ns                ;
; 17.369 ns                               ; None                                                ; TIMER:inst20|COUNT[5]                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.774 ns                 ; 4.405 ns                ;
; 17.438 ns                               ; None                                                ; TIMER:inst20|COUNT[6]                                                                         ; SLCD:inst55|data_in[6]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.071 ns                 ; 4.633 ns                ;
; 17.451 ns                               ; None                                                ; TIMER:inst20|COUNT[0]                                                                         ; LEDS:inst58|BLED[0]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.846 ns                 ; 3.395 ns                ;
; 17.527 ns                               ; None                                                ; TIMER:inst20|COUNT[3]                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.036 ns                 ; 4.509 ns                ;
; 17.666 ns                               ; None                                                ; TIMER:inst20|COUNT[7]                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.026 ns                 ; 4.360 ns                ;
; 17.731 ns                               ; None                                                ; TIMER:inst20|COUNT[2]                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.036 ns                 ; 4.305 ns                ;
; 17.750 ns                               ; None                                                ; TIMER:inst20|COUNT[1]                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.036 ns                 ; 4.286 ns                ;
; 17.807 ns                               ; None                                                ; TIMER:inst20|COUNT[5]                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.026 ns                 ; 4.219 ns                ;
; 17.825 ns                               ; None                                                ; TIMER:inst20|COUNT[10]                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.009 ns                 ; 4.184 ns                ;
; 17.921 ns                               ; None                                                ; TIMER:inst20|COUNT[1]                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.769 ns                 ; 3.848 ns                ;
; 17.956 ns                               ; None                                                ; TIMER:inst20|COUNT[12]                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.002 ns                 ; 4.046 ns                ;
; 17.976 ns                               ; None                                                ; TIMER:inst20|COUNT[14]                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.002 ns                 ; 4.026 ns                ;
; 17.997 ns                               ; None                                                ; TIMER:inst20|COUNT[3]                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.769 ns                 ; 3.772 ns                ;
; 18.048 ns                               ; None                                                ; TIMER:inst20|COUNT[9]                                                                         ; SLCD:inst55|data_in[9]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.074 ns                 ; 4.026 ns                ;
; 18.059 ns                               ; None                                                ; TIMER:inst20|COUNT[1]                                                                         ; SLCD:inst55|data_in[1]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.071 ns                 ; 4.012 ns                ;
; 18.079 ns                               ; None                                                ; TIMER:inst20|COUNT[13]                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.002 ns                 ; 3.923 ns                ;
; 18.116 ns                               ; None                                                ; TIMER:inst20|COUNT[7]                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.774 ns                 ; 3.658 ns                ;
; 18.166 ns                               ; None                                                ; TIMER:inst20|COUNT[2]                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.769 ns                 ; 3.603 ns                ;
; 18.271 ns                               ; None                                                ; TIMER:inst20|COUNT[15]                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.761 ns                 ; 3.490 ns                ;
; 18.281 ns                               ; None                                                ; TIMER:inst20|COUNT[0]                                                                         ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.033 ns                 ; 3.752 ns                ;
; 18.457 ns                               ; None                                                ; TIMER:inst20|COUNT[14]                                                                        ; LEDS:inst58|BLED[14]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.819 ns                 ; 2.362 ns                ;
; 18.463 ns                               ; None                                                ; TIMER:inst20|COUNT[3]                                                                         ; SLCD:inst55|data_in[3]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.071 ns                 ; 3.608 ns                ;
; 18.511 ns                               ; None                                                ; TIMER:inst20|COUNT[0]                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.766 ns                 ; 3.255 ns                ;
; 18.652 ns                               ; None                                                ; TIMER:inst20|COUNT[12]                                                                        ; LEDS:inst58|BLED[12]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.839 ns                 ; 2.187 ns                ;
; 18.655 ns                               ; None                                                ; TIMER:inst20|COUNT[5]                                                                         ; SLCD:inst55|data_in[5]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.071 ns                 ; 3.416 ns                ;
; 18.696 ns                               ; None                                                ; TIMER:inst20|COUNT[0]                                                                         ; SLCD:inst55|data_in[0]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.068 ns                 ; 3.372 ns                ;
; 18.719 ns                               ; None                                                ; TIMER:inst20|COUNT[13]                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.761 ns                 ; 3.042 ns                ;
; 18.779 ns                               ; None                                                ; TIMER:inst20|COUNT[7]                                                                         ; SLCD:inst55|data_in[7]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.071 ns                 ; 3.292 ns                ;
; 18.838 ns                               ; None                                                ; TIMER:inst20|COUNT[8]                                                                         ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.763 ns                 ; 2.925 ns                ;
; 18.901 ns                               ; None                                                ; TIMER:inst20|COUNT[12]                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.761 ns                 ; 2.860 ns                ;
; 18.962 ns                               ; None                                                ; TIMER:inst20|COUNT[11]                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.763 ns                 ; 2.801 ns                ;
; 18.994 ns                               ; None                                                ; TIMER:inst20|COUNT[10]                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.763 ns                 ; 2.769 ns                ;
; 19.021 ns                               ; None                                                ; TIMER:inst20|COUNT[8]                                                                         ; LEDS:inst58|BLED[8]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.829 ns                 ; 1.808 ns                ;
; 19.022 ns                               ; None                                                ; TIMER:inst20|COUNT[10]                                                                        ; SLCD:inst55|data_in[10]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.074 ns                 ; 3.052 ns                ;
; 19.083 ns                               ; None                                                ; TIMER:inst20|COUNT[8]                                                                         ; SLCD:inst55|data_in[8]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.074 ns                 ; 2.991 ns                ;
; 19.211 ns                               ; None                                                ; TIMER:inst20|COUNT[2]                                                                         ; SLCD:inst55|data_in[2]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.071 ns                 ; 2.860 ns                ;
; 19.259 ns                               ; None                                                ; TIMER:inst20|COUNT[11]                                                                        ; SLCD:inst55|data_in[11]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.074 ns                 ; 2.815 ns                ;
; 19.279 ns                               ; None                                                ; TIMER:inst20|COUNT[13]                                                                        ; SLCD:inst55|data_in[13]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.074 ns                 ; 2.795 ns                ;
; 19.495 ns                               ; None                                                ; TIMER:inst20|COUNT[14]                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.761 ns                 ; 2.266 ns                ;
; 19.568 ns                               ; None                                                ; TIMER:inst20|COUNT[10]                                                                        ; LEDS:inst58|BLED[10]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.829 ns                 ; 1.261 ns                ;
; 19.573 ns                               ; None                                                ; TIMER:inst20|COUNT[13]                                                                        ; LEDS:inst58|BLED[13]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.829 ns                 ; 1.256 ns                ;
; 19.603 ns                               ; None                                                ; TIMER:inst20|COUNT[6]                                                                         ; LEDS:inst59|BLED[6]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.482 ns                 ; 2.879 ns                ;
; 19.690 ns                               ; None                                                ; TIMER:inst20|COUNT[4]                                                                         ; LEDS:inst59|BLED[4]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.482 ns                 ; 2.792 ns                ;
; 19.710 ns                               ; None                                                ; TIMER:inst20|COUNT[11]                                                                        ; LEDS:inst58|BLED[11]                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.829 ns                 ; 1.119 ns                ;
; 19.963 ns                               ; None                                                ; TIMER:inst20|COUNT[9]                                                                         ; LEDS:inst59|BLED[9]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.480 ns                 ; 2.517 ns                ;
; 20.208 ns                               ; None                                                ; TIMER:inst20|COUNT[15]                                                                        ; SLCD:inst55|data_in[15]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.074 ns                 ; 1.866 ns                ;
; 20.670 ns                               ; None                                                ; TIMER:inst20|COUNT[3]                                                                         ; LEDS:inst59|BLED[3]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.479 ns                 ; 1.809 ns                ;
; 20.744 ns                               ; None                                                ; TIMER:inst20|COUNT[12]                                                                        ; SLCD:inst55|data_in[12]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.074 ns                 ; 1.330 ns                ;
; 20.833 ns                               ; None                                                ; TIMER:inst20|COUNT[1]                                                                         ; LEDS:inst59|BLED[1]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.482 ns                 ; 1.649 ns                ;
; 20.947 ns                               ; None                                                ; TIMER:inst20|COUNT[7]                                                                         ; LEDS:inst59|BLED[7]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.476 ns                 ; 1.529 ns                ;
; 20.997 ns                               ; None                                                ; TIMER:inst20|COUNT[5]                                                                         ; LEDS:inst59|BLED[5]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.474 ns                 ; 1.477 ns                ;
; 21.000 ns                               ; None                                                ; TIMER:inst20|COUNT[14]                                                                        ; SLCD:inst55|data_in[14]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.045 ns                 ; 1.045 ns                ;
; 21.139 ns                               ; None                                                ; TIMER:inst20|COUNT[2]                                                                         ; LEDS:inst59|BLED[2]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.464 ns                 ; 1.325 ns                ;
; 21.205 ns                               ; None                                                ; TIMER:inst20|COUNT[8]                                                                         ; LEDS:inst59|BLED[8]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.463 ns                 ; 1.258 ns                ;
; 21.432 ns                               ; None                                                ; TIMER:inst20|COUNT[0]                                                                         ; LEDS:inst59|BLED[0]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 22.479 ns                 ; 1.047 ns                ;
; 28.615 ns                               ; 43.92 MHz ( period = 22.770 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg10 ; SCOMP:inst8|AC[10]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 11.151 ns               ;
; 28.615 ns                               ; 43.92 MHz ( period = 22.770 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg9  ; SCOMP:inst8|AC[10]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 11.151 ns               ;
; 28.615 ns                               ; 43.92 MHz ( period = 22.770 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg8  ; SCOMP:inst8|AC[10]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 11.151 ns               ;
; 28.615 ns                               ; 43.92 MHz ( period = 22.770 ns )                    ; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg7  ; SCOMP:inst8|AC[10]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.766 ns                 ; 11.151 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                               ;                                                                                                                                                      ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 32.206 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 4.249 ns                ;
; 32.211 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 4.244 ns                ;
; 32.511 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 3.944 ns                ;
; 32.514 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 3.941 ns                ;
; 32.516 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 3.939 ns                ;
; 32.519 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 3.936 ns                ;
; 32.784 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 3.671 ns                ;
; 32.789 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 3.666 ns                ;
; 32.862 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 3.593 ns                ;
; 32.867 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 3.588 ns                ;
; 32.950 ns                               ; None                                                ; SLCD:inst55|data_in[7]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 3.505 ns                ;
; 32.955 ns                               ; None                                                ; SLCD:inst55|data_in[7]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 3.500 ns                ;
; 33.115 ns                               ; None                                                ; SLCD:inst55|data_in[4]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.456 ns                 ; 3.341 ns                ;
; 33.118 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.481 ns                 ; 3.363 ns                ;
; 33.123 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.481 ns                 ; 3.358 ns                ;
; 33.125 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.456 ns                 ; 3.331 ns                ;
; 33.178 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 3.274 ns                ;
; 33.194 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 3.258 ns                ;
; 33.216 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.456 ns                 ; 3.240 ns                ;
; 33.241 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.481 ns                 ; 3.240 ns                ;
; 33.265 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.481 ns                 ; 3.216 ns                ;
; 33.342 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 3.110 ns                ;
; 33.347 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 3.105 ns                ;
; 33.380 ns                               ; None                                                ; SLCD:inst55|data_in[0]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 3.075 ns                ;
; 33.399 ns                               ; None                                                ; SLCD:inst55|data_in[7]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.456 ns                 ; 3.057 ns                ;
; 33.411 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 3.044 ns                ;
; 33.447 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.456 ns                 ; 3.009 ns                ;
; 33.489 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.966 ns                ;
; 33.491 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.961 ns                ;
; 33.518 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.482 ns                 ; 2.964 ns                ;
; 33.532 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.920 ns                ;
; 33.542 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.910 ns                ;
; 33.560 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.456 ns                 ; 2.896 ns                ;
; 33.577 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.878 ns                ;
; 33.579 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.873 ns                ;
; 33.634 ns                               ; None                                                ; SLCD:inst55|data_in[8]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.818 ns                ;
; 33.639 ns                               ; None                                                ; SLCD:inst55|data_in[8]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.813 ns                ;
; 33.721 ns                               ; None                                                ; SLCD:inst55|data_in[0]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.456 ns                 ; 2.735 ns                ;
; 33.744 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.711 ns                ;
; 33.783 ns                               ; None                                                ; SLCD:inst55|data_in[14]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.481 ns                 ; 2.698 ns                ;
; 33.788 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.664 ns                ;
; 33.790 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.662 ns                ;
; 33.795 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.657 ns                ;
; 33.806 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.649 ns                ;
; 33.838 ns                               ; None                                                ; SLCD:inst55|data_in[1]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.617 ns                ;
; 33.877 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.456 ns                 ; 2.579 ns                ;
; 33.884 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.571 ns                ;
; 33.889 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.563 ns                ;
; 33.894 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.558 ns                ;
; 33.899 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.553 ns                ;
; 33.901 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.551 ns                ;
; 33.916 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.536 ns                ;
; 33.922 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.453 ns                 ; 2.531 ns                ;
; 33.966 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.486 ns                ;
; 33.997 ns                               ; None                                                ; SLCD:inst55|data_in[8]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.453 ns                 ; 2.456 ns                ;
; 34.023 ns                               ; None                                                ; SLCD:inst55|data_in[3]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.432 ns                ;
; 34.043 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.409 ns                ;
; 34.046 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.406 ns                ;
; 34.063 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.453 ns                 ; 2.390 ns                ;
; 34.073 ns                               ; None                                                ; SLCD:inst55|data_in[11]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.453 ns                 ; 2.380 ns                ;
; 34.078 ns                               ; None                                                ; SLCD:inst55|data_in[2]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.377 ns                ;
; 34.081 ns                               ; None                                                ; SLCD:inst55|data_in[12]          ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.371 ns                ;
; 34.083 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.372 ns                ;
; 34.086 ns                               ; None                                                ; SLCD:inst55|data_in[7]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.369 ns                ;
; 34.119 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.336 ns                ;
; 34.186 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.266 ns                ;
; 34.191 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.261 ns                ;
; 34.192 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.453 ns                 ; 2.261 ns                ;
; 34.228 ns                               ; None                                                ; SLCD:inst55|data_in[9]           ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.453 ns                 ; 2.225 ns                ;
; 34.232 ns                               ; None                                                ; SLCD:inst55|data_in[0]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.223 ns                ;
; 34.249 ns                               ; None                                                ; SLCD:inst55|data_in[7]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.206 ns                ;
; 34.282 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.173 ns                ;
; 34.288 ns                               ; None                                                ; SLCD:inst55|data_in[4]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.167 ns                ;
; 34.309 ns                               ; None                                                ; SLCD:inst55|data_in[7]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.146 ns                ;
; 34.329 ns                               ; None                                                ; SLCD:inst55|data_in[13]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.123 ns                ;
; 34.337 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[6]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.115 ns                ;
; 34.342 ns                               ; None                                                ; SLCD:inst55|data_in[10]          ; SLCD:inst55|LCD_D[5]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 2.110 ns                ;
; 34.357 ns                               ; None                                                ; SLCD:inst55|data_in[12]          ; SLCD:inst55|LCD_D[1]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.453 ns                 ; 2.096 ns                ;
; 34.393 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[0]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 2.062 ns                ;
; 34.457 ns                               ; None                                                ; SLCD:inst55|data_in[15]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 1.995 ns                ;
; 34.470 ns                               ; None                                                ; SLCD:inst55|data_in[6]           ; SLCD:inst55|LCD_D[3]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 1.985 ns                ;
; 34.555 ns                               ; None                                                ; SLCD:inst55|data_in[5]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 1.900 ns                ;
; 34.623 ns                               ; None                                                ; SLCD:inst55|data_in[12]          ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.452 ns                 ; 1.829 ns                ;
; 34.720 ns                               ; None                                                ; SLCD:inst55|data_in[4]           ; SLCD:inst55|LCD_D[2]              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 36.455 ns                 ; 1.735 ns                ;
; 34.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.031 ns                ;
; 34.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.031 ns                ;
; 34.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.031 ns                ;
; 34.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.031 ns                ;
; 34.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.031 ns                ;
; 34.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.031 ns                ;
; 34.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.031 ns                ;
; 34.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.031 ns                ;
; 34.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.031 ns                ;
; 34.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 5.031 ns                ;
; 35.014 ns                               ; 200.56 MHz ( period = 4.986 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.772 ns                ;
; 35.014 ns                               ; 200.56 MHz ( period = 4.986 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.772 ns                ;
; 35.014 ns                               ; 200.56 MHz ( period = 4.986 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.772 ns                ;
; 35.014 ns                               ; 200.56 MHz ( period = 4.986 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.772 ns                ;
; 35.014 ns                               ; 200.56 MHz ( period = 4.986 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.772 ns                ;
; 35.014 ns                               ; 200.56 MHz ( period = 4.986 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.772 ns                ;
; 35.014 ns                               ; 200.56 MHz ( period = 4.986 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.772 ns                ;
; 35.014 ns                               ; 200.56 MHz ( period = 4.986 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.772 ns                ;
; 35.014 ns                               ; 200.56 MHz ( period = 4.986 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.772 ns                ;
; 35.014 ns                               ; 200.56 MHz ( period = 4.986 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.772 ns                ;
; 35.048 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.737 ns                ;
; 35.048 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.737 ns                ;
; 35.048 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.737 ns                ;
; 35.048 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.737 ns                ;
; 35.048 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.737 ns                ;
; 35.048 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.737 ns                ;
; 35.048 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.737 ns                ;
; 35.048 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.737 ns                ;
; 35.048 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.737 ns                ;
; 35.048 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.737 ns                ;
; 35.048 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|count_10hz[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.737 ns                ;
; 35.130 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.656 ns                ;
; 35.130 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.656 ns                ;
; 35.130 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.656 ns                ;
; 35.130 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.656 ns                ;
; 35.130 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.656 ns                ;
; 35.130 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.656 ns                ;
; 35.130 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.656 ns                ;
; 35.130 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.656 ns                ;
; 35.130 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.656 ns                ;
; 35.130 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.656 ns                ;
; 35.296 ns                               ; 212.59 MHz ( period = 4.704 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.490 ns                ;
; 35.296 ns                               ; 212.59 MHz ( period = 4.704 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.490 ns                ;
; 35.296 ns                               ; 212.59 MHz ( period = 4.704 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.490 ns                ;
; 35.296 ns                               ; 212.59 MHz ( period = 4.704 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.490 ns                ;
; 35.296 ns                               ; 212.59 MHz ( period = 4.704 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.490 ns                ;
; 35.296 ns                               ; 212.59 MHz ( period = 4.704 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.490 ns                ;
; 35.296 ns                               ; 212.59 MHz ( period = 4.704 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.490 ns                ;
; 35.296 ns                               ; 212.59 MHz ( period = 4.704 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.490 ns                ;
; 35.296 ns                               ; 212.59 MHz ( period = 4.704 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.490 ns                ;
; 35.296 ns                               ; 212.59 MHz ( period = 4.704 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.490 ns                ;
; 35.307 ns                               ; 213.08 MHz ( period = 4.693 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.478 ns                ;
; 35.307 ns                               ; 213.08 MHz ( period = 4.693 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.478 ns                ;
; 35.307 ns                               ; 213.08 MHz ( period = 4.693 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.478 ns                ;
; 35.307 ns                               ; 213.08 MHz ( period = 4.693 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.478 ns                ;
; 35.307 ns                               ; 213.08 MHz ( period = 4.693 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.478 ns                ;
; 35.307 ns                               ; 213.08 MHz ( period = 4.693 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.478 ns                ;
; 35.307 ns                               ; 213.08 MHz ( period = 4.693 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.478 ns                ;
; 35.307 ns                               ; 213.08 MHz ( period = 4.693 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.478 ns                ;
; 35.307 ns                               ; 213.08 MHz ( period = 4.693 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.478 ns                ;
; 35.307 ns                               ; 213.08 MHz ( period = 4.693 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.478 ns                ;
; 35.307 ns                               ; 213.08 MHz ( period = 4.693 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[1] ; ACC_CLK_GEN:inst60|count_10hz[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.478 ns                ;
; 35.332 ns                               ; 214.22 MHz ( period = 4.668 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.454 ns                ;
; 35.332 ns                               ; 214.22 MHz ( period = 4.668 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.454 ns                ;
; 35.332 ns                               ; 214.22 MHz ( period = 4.668 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.454 ns                ;
; 35.332 ns                               ; 214.22 MHz ( period = 4.668 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.454 ns                ;
; 35.332 ns                               ; 214.22 MHz ( period = 4.668 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.454 ns                ;
; 35.332 ns                               ; 214.22 MHz ( period = 4.668 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.454 ns                ;
; 35.332 ns                               ; 214.22 MHz ( period = 4.668 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.454 ns                ;
; 35.332 ns                               ; 214.22 MHz ( period = 4.668 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.454 ns                ;
; 35.332 ns                               ; 214.22 MHz ( period = 4.668 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.454 ns                ;
; 35.332 ns                               ; 214.22 MHz ( period = 4.668 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[4] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.454 ns                ;
; 35.423 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.362 ns                ;
; 35.423 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.362 ns                ;
; 35.423 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.362 ns                ;
; 35.423 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.362 ns                ;
; 35.423 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.362 ns                ;
; 35.423 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.362 ns                ;
; 35.423 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.362 ns                ;
; 35.423 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.362 ns                ;
; 35.423 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.362 ns                ;
; 35.423 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.362 ns                ;
; 35.423 ns                               ; 218.48 MHz ( period = 4.577 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[3] ; ACC_CLK_GEN:inst60|count_10hz[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.362 ns                ;
; 35.468 ns                               ; 220.65 MHz ( period = 4.532 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.318 ns                ;
; 35.468 ns                               ; 220.65 MHz ( period = 4.532 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.318 ns                ;
; 35.468 ns                               ; 220.65 MHz ( period = 4.532 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.318 ns                ;
; 35.468 ns                               ; 220.65 MHz ( period = 4.532 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.318 ns                ;
; 35.468 ns                               ; 220.65 MHz ( period = 4.532 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.318 ns                ;
; 35.468 ns                               ; 220.65 MHz ( period = 4.532 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.318 ns                ;
; 35.468 ns                               ; 220.65 MHz ( period = 4.532 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.318 ns                ;
; 35.468 ns                               ; 220.65 MHz ( period = 4.532 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.318 ns                ;
; 35.468 ns                               ; 220.65 MHz ( period = 4.532 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.318 ns                ;
; 35.468 ns                               ; 220.65 MHz ( period = 4.532 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[5] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.318 ns                ;
; 35.555 ns                               ; 224.97 MHz ( period = 4.445 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[7] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.231 ns                ;
; 35.555 ns                               ; 224.97 MHz ( period = 4.445 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[7] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.231 ns                ;
; 35.555 ns                               ; 224.97 MHz ( period = 4.445 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[7] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.231 ns                ;
; 35.555 ns                               ; 224.97 MHz ( period = 4.445 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[7] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.231 ns                ;
; 35.555 ns                               ; 224.97 MHz ( period = 4.445 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[7] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.231 ns                ;
; 35.555 ns                               ; 224.97 MHz ( period = 4.445 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[7] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.231 ns                ;
; 35.555 ns                               ; 224.97 MHz ( period = 4.445 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[7] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.231 ns                ;
; 35.555 ns                               ; 224.97 MHz ( period = 4.445 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[7] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.231 ns                ;
; 35.555 ns                               ; 224.97 MHz ( period = 4.445 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[7] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.231 ns                ;
; 35.555 ns                               ; 224.97 MHz ( period = 4.445 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[7] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.231 ns                ;
; 35.587 ns                               ; 226.60 MHz ( period = 4.413 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[2] ; ACC_CLK_GEN:inst60|clock_10hz_int ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.198 ns                ;
; 35.588 ns                               ; 226.65 MHz ( period = 4.412 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[6] ; ACC_CLK_GEN:inst60|count_10hz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.198 ns                ;
; 35.588 ns                               ; 226.65 MHz ( period = 4.412 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[6] ; ACC_CLK_GEN:inst60|count_10hz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.198 ns                ;
; 35.588 ns                               ; 226.65 MHz ( period = 4.412 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[6] ; ACC_CLK_GEN:inst60|count_10hz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.198 ns                ;
; 35.588 ns                               ; 226.65 MHz ( period = 4.412 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[6] ; ACC_CLK_GEN:inst60|count_10hz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.198 ns                ;
; 35.588 ns                               ; 226.65 MHz ( period = 4.412 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[6] ; ACC_CLK_GEN:inst60|count_10hz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.198 ns                ;
; 35.588 ns                               ; 226.65 MHz ( period = 4.412 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[6] ; ACC_CLK_GEN:inst60|count_10hz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.198 ns                ;
; 35.588 ns                               ; 226.65 MHz ( period = 4.412 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[6] ; ACC_CLK_GEN:inst60|count_10hz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.198 ns                ;
; 35.588 ns                               ; 226.65 MHz ( period = 4.412 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[6] ; ACC_CLK_GEN:inst60|count_10hz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.198 ns                ;
; 35.588 ns                               ; 226.65 MHz ( period = 4.412 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[6] ; ACC_CLK_GEN:inst60|count_10hz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.198 ns                ;
; 35.588 ns                               ; 226.65 MHz ( period = 4.412 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[6] ; ACC_CLK_GEN:inst60|count_10hz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.786 ns                 ; 4.198 ns                ;
; 35.589 ns                               ; 226.71 MHz ( period = 4.411 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.196 ns                ;
; 35.589 ns                               ; 226.71 MHz ( period = 4.411 ns )                    ; ACC_CLK_GEN:inst60|count_10hz[0] ; ACC_CLK_GEN:inst60|count_10hz[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 39.785 ns                 ; 4.196 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                   ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                        ;
+----------+---------------------------------------------+-----------------------------+-----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack    ; Actual fmax (period)                        ; From                        ; To                          ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+----------+---------------------------------------------+-----------------------------+-----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 6.701 ns ; None                                        ; SCOMP:inst8|IO_WRITE_INT    ; SRAM:inst2|STATE.IDLE       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 3.088 ns                ;
; 8.169 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; SRAM:inst2|STATE.IDLE       ; SRAM:inst2|STATE.IDLE       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.617 ns                ;
; 8.301 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; SRAM:inst2|OE               ; SRAM:inst2|STATE.IDLE       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.485 ns                ;
; 8.595 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; SRAM:inst2|STATE.FETCH      ; SRAM:inst2|STATE.IDLE       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.191 ns                ;
; 8.913 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; SRAM:inst2|OE               ; SRAM:inst2|STATE.WRITE_INIT ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 0.873 ns                ;
; 8.961 ns ; None                                        ; SCOMP:inst8|IO_WRITE_INT    ; SRAM:inst2|STATE.FETCH      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.789 ns                  ; 0.828 ns                ;
; 9.047 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; SRAM:inst2|STATE.IDLE       ; SRAM:inst2|STATE.FETCH      ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 0.739 ns                ;
; 9.231 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; SRAM:inst2|STATE.FETCH      ; SRAM:inst2|STATE.WRITE_INIT ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 0.555 ns                ;
; 9.232 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; SRAM:inst2|STATE.FETCH      ; SRAM:inst2|OE               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 0.554 ns                ;
; 9.252 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; SRAM:inst2|STATE.WRITE_INIT ; SRAM:inst2|STATE.IDLE       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 0.534 ns                ;
; 9.379 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; SRAM:inst2|OE               ; SRAM:inst2|OE               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 0.407 ns                ;
+----------+---------------------------------------------+-----------------------------+-----------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                       ; To                                                                                                                                      ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 63.086 ns                               ; 207.68 MHz ( period = 4.815 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 4.607 ns                ;
; 63.260 ns                               ; 215.47 MHz ( period = 4.641 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 4.429 ns                ;
; 63.454 ns                               ; 224.87 MHz ( period = 4.447 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 4.191 ns                ;
; 63.454 ns                               ; 224.87 MHz ( period = 4.447 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 4.191 ns                ;
; 63.454 ns                               ; 224.87 MHz ( period = 4.447 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 4.191 ns                ;
; 63.454 ns                               ; 224.87 MHz ( period = 4.447 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 4.191 ns                ;
; 63.454 ns                               ; 224.87 MHz ( period = 4.447 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 4.191 ns                ;
; 63.463 ns                               ; 225.33 MHz ( period = 4.438 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 4.226 ns                ;
; 63.488 ns                               ; 226.60 MHz ( period = 4.413 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 4.205 ns                ;
; 63.516 ns                               ; 228.05 MHz ( period = 4.385 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 4.173 ns                ;
; 63.541 ns                               ; 229.36 MHz ( period = 4.360 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 4.153 ns                ;
; 63.579 ns                               ; 231.37 MHz ( period = 4.322 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 4.110 ns                ;
; 63.607 ns                               ; 232.88 MHz ( period = 4.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 4.084 ns                ;
; 63.607 ns                               ; 232.88 MHz ( period = 4.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 4.084 ns                ;
; 63.607 ns                               ; 232.88 MHz ( period = 4.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 4.084 ns                ;
; 63.607 ns                               ; 232.88 MHz ( period = 4.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 4.084 ns                ;
; 63.607 ns                               ; 232.88 MHz ( period = 4.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 4.084 ns                ;
; 63.607 ns                               ; 232.88 MHz ( period = 4.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 4.084 ns                ;
; 63.607 ns                               ; 232.88 MHz ( period = 4.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 4.084 ns                ;
; 63.607 ns                               ; 232.88 MHz ( period = 4.294 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 4.084 ns                ;
; 63.662 ns                               ; 235.90 MHz ( period = 4.239 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 4.027 ns                ;
; 63.698 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.947 ns                ;
; 63.698 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.947 ns                ;
; 63.698 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.947 ns                ;
; 63.698 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.947 ns                ;
; 63.698 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.947 ns                ;
; 63.715 ns                               ; 238.89 MHz ( period = 4.186 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.975 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.923 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.923 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.923 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.923 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.923 ns                ;
; 63.723 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.922 ns                ;
; 63.723 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.922 ns                ;
; 63.723 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.922 ns                ;
; 63.723 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.922 ns                ;
; 63.723 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.922 ns                ;
; 63.724 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.921 ns                ;
; 63.724 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.921 ns                ;
; 63.724 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.921 ns                ;
; 63.724 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.921 ns                ;
; 63.724 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.921 ns                ;
; 63.726 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.919 ns                ;
; 63.726 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.919 ns                ;
; 63.726 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.919 ns                ;
; 63.726 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.919 ns                ;
; 63.726 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.919 ns                ;
; 63.743 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.902 ns                ;
; 63.743 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.902 ns                ;
; 63.743 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.902 ns                ;
; 63.743 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.902 ns                ;
; 63.743 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.645 ns                 ; 3.902 ns                ;
; 63.744 ns                               ; 240.56 MHz ( period = 4.157 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.949 ns                ;
; 63.754 ns                               ; 241.14 MHz ( period = 4.147 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.932 ns                ;
; 63.767 ns                               ; 241.90 MHz ( period = 4.134 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.920 ns                ;
; 63.781 ns                               ; 242.72 MHz ( period = 4.120 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.906 ns                ;
; 63.781 ns                               ; 242.72 MHz ( period = 4.120 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.906 ns                ;
; 63.781 ns                               ; 242.72 MHz ( period = 4.120 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.906 ns                ;
; 63.781 ns                               ; 242.72 MHz ( period = 4.120 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.906 ns                ;
; 63.781 ns                               ; 242.72 MHz ( period = 4.120 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.906 ns                ;
; 63.781 ns                               ; 242.72 MHz ( period = 4.120 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.906 ns                ;
; 63.781 ns                               ; 242.72 MHz ( period = 4.120 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.906 ns                ;
; 63.781 ns                               ; 242.72 MHz ( period = 4.120 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.906 ns                ;
; 63.809 ns                               ; 244.38 MHz ( period = 4.092 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.880 ns                ;
; 63.865 ns                               ; 247.77 MHz ( period = 4.036 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.824 ns                ;
; 63.918 ns                               ; 251.07 MHz ( period = 3.983 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.772 ns                ;
; 63.918 ns                               ; 251.07 MHz ( period = 3.983 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.771 ns                ;
; 63.950 ns                               ; 253.10 MHz ( period = 3.951 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.739 ns                ;
; 63.952 ns                               ; 253.23 MHz ( period = 3.949 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.732 ns                ;
; 63.952 ns                               ; 253.23 MHz ( period = 3.949 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.732 ns                ;
; 63.952 ns                               ; 253.23 MHz ( period = 3.949 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.732 ns                ;
; 63.952 ns                               ; 253.23 MHz ( period = 3.949 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.732 ns                ;
; 63.952 ns                               ; 253.23 MHz ( period = 3.949 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.732 ns                ;
; 63.952 ns                               ; 253.23 MHz ( period = 3.949 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.732 ns                ;
; 63.963 ns                               ; 253.94 MHz ( period = 3.938 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.721 ns                ;
; 63.971 ns                               ; 254.45 MHz ( period = 3.930 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.719 ns                ;
; 63.973 ns                               ; 254.58 MHz ( period = 3.928 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.714 ns                ;
; 63.973 ns                               ; 254.58 MHz ( period = 3.928 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.714 ns                ;
; 63.973 ns                               ; 254.58 MHz ( period = 3.928 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.714 ns                ;
; 63.973 ns                               ; 254.58 MHz ( period = 3.928 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.714 ns                ;
; 63.973 ns                               ; 254.58 MHz ( period = 3.928 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.714 ns                ;
; 63.973 ns                               ; 254.58 MHz ( period = 3.928 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.714 ns                ;
; 63.975 ns                               ; 254.71 MHz ( period = 3.926 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.716 ns                ;
; 63.981 ns                               ; 255.10 MHz ( period = 3.920 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.708 ns                ;
; 63.984 ns                               ; 255.30 MHz ( period = 3.917 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.703 ns                ;
; 63.984 ns                               ; 255.30 MHz ( period = 3.917 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.703 ns                ;
; 63.984 ns                               ; 255.30 MHz ( period = 3.917 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.703 ns                ;
; 63.984 ns                               ; 255.30 MHz ( period = 3.917 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.703 ns                ;
; 63.984 ns                               ; 255.30 MHz ( period = 3.917 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.703 ns                ;
; 63.984 ns                               ; 255.30 MHz ( period = 3.917 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.703 ns                ;
; 63.984 ns                               ; 255.30 MHz ( period = 3.917 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.703 ns                ;
; 63.984 ns                               ; 255.30 MHz ( period = 3.917 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.703 ns                ;
; 63.984 ns                               ; 255.30 MHz ( period = 3.917 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.703 ns                ;
; 64.034 ns                               ; 258.60 MHz ( period = 3.867 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.656 ns                ;
; 64.037 ns                               ; 258.80 MHz ( period = 3.864 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.650 ns                ;
; 64.037 ns                               ; 258.80 MHz ( period = 3.864 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.650 ns                ;
; 64.037 ns                               ; 258.80 MHz ( period = 3.864 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.650 ns                ;
; 64.037 ns                               ; 258.80 MHz ( period = 3.864 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.650 ns                ;
; 64.037 ns                               ; 258.80 MHz ( period = 3.864 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.650 ns                ;
; 64.037 ns                               ; 258.80 MHz ( period = 3.864 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.650 ns                ;
; 64.037 ns                               ; 258.80 MHz ( period = 3.864 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.650 ns                ;
; 64.037 ns                               ; 258.80 MHz ( period = 3.864 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.650 ns                ;
; 64.043 ns                               ; 259.20 MHz ( period = 3.858 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.650 ns                ;
; 64.047 ns                               ; 259.47 MHz ( period = 3.854 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.646 ns                ;
; 64.048 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.593 ns                ;
; 64.048 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.593 ns                ;
; 64.048 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.593 ns                ;
; 64.048 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.593 ns                ;
; 64.048 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.593 ns                ;
; 64.068 ns                               ; 260.89 MHz ( period = 3.833 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.625 ns                ;
; 64.100 ns                               ; 263.09 MHz ( period = 3.801 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.587 ns                ;
; 64.100 ns                               ; 263.09 MHz ( period = 3.801 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.587 ns                ;
; 64.100 ns                               ; 263.09 MHz ( period = 3.801 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.587 ns                ;
; 64.100 ns                               ; 263.09 MHz ( period = 3.801 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.587 ns                ;
; 64.100 ns                               ; 263.09 MHz ( period = 3.801 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.587 ns                ;
; 64.100 ns                               ; 263.09 MHz ( period = 3.801 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.587 ns                ;
; 64.100 ns                               ; 263.09 MHz ( period = 3.801 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.587 ns                ;
; 64.100 ns                               ; 263.09 MHz ( period = 3.801 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.587 ns                ;
; 64.103 ns                               ; 263.30 MHz ( period = 3.798 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.588 ns                ;
; 64.132 ns                               ; 265.32 MHz ( period = 3.769 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.562 ns                ;
; 64.146 ns                               ; 266.31 MHz ( period = 3.755 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.547 ns                ;
; 64.156 ns                               ; 267.02 MHz ( period = 3.745 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.530 ns                ;
; 64.177 ns                               ; 268.53 MHz ( period = 3.724 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.507 ns                ;
; 64.199 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.694 ns                 ; 3.495 ns                ;
; 64.209 ns                               ; 270.86 MHz ( period = 3.692 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.478 ns                ;
; 64.211 ns                               ; 271.00 MHz ( period = 3.690 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.478 ns                ;
; 64.217 ns                               ; 271.44 MHz ( period = 3.684 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.472 ns                ;
; 64.221 ns                               ; 271.74 MHz ( period = 3.680 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.468 ns                ;
; 64.242 ns                               ; 273.30 MHz ( period = 3.659 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.447 ns                ;
; 64.264 ns                               ; 274.95 MHz ( period = 3.637 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.426 ns                ;
; 64.265 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.426 ns                ;
; 64.265 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.426 ns                ;
; 64.265 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.426 ns                ;
; 64.265 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.426 ns                ;
; 64.265 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.426 ns                ;
; 64.265 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.426 ns                ;
; 64.265 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.426 ns                ;
; 64.265 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 3.426 ns                ;
; 64.274 ns                               ; 275.71 MHz ( period = 3.627 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.413 ns                ;
; 64.275 ns                               ; 275.79 MHz ( period = 3.626 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.409 ns                ;
; 64.275 ns                               ; 275.79 MHz ( period = 3.626 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.409 ns                ;
; 64.275 ns                               ; 275.79 MHz ( period = 3.626 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.409 ns                ;
; 64.275 ns                               ; 275.79 MHz ( period = 3.626 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.409 ns                ;
; 64.275 ns                               ; 275.79 MHz ( period = 3.626 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.409 ns                ;
; 64.275 ns                               ; 275.79 MHz ( period = 3.626 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.409 ns                ;
; 64.275 ns                               ; 275.79 MHz ( period = 3.626 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.409 ns                ;
; 64.275 ns                               ; 275.79 MHz ( period = 3.626 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.409 ns                ;
; 64.306 ns                               ; 278.16 MHz ( period = 3.595 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.384 ns                ;
; 64.330 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.357 ns                ;
; 64.330 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.357 ns                ;
; 64.330 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.357 ns                ;
; 64.330 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.357 ns                ;
; 64.330 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.357 ns                ;
; 64.330 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.357 ns                ;
; 64.330 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.357 ns                ;
; 64.330 ns                               ; 280.03 MHz ( period = 3.571 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.357 ns                ;
; 64.347 ns                               ; 281.37 MHz ( period = 3.554 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.346 ns                ;
; 64.352 ns                               ; 281.77 MHz ( period = 3.549 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.337 ns                ;
; 64.364 ns                               ; 282.73 MHz ( period = 3.537 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.321 ns                ;
; 64.405 ns                               ; 286.04 MHz ( period = 3.496 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.285 ns                ;
; 64.420 ns                               ; 287.27 MHz ( period = 3.481 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.269 ns                ;
; 64.424 ns                               ; 287.60 MHz ( period = 3.477 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.265 ns                ;
; 64.445 ns                               ; 289.35 MHz ( period = 3.456 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.244 ns                ;
; 64.471 ns                               ; 291.55 MHz ( period = 3.430 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.216 ns                ;
; 64.471 ns                               ; 291.55 MHz ( period = 3.430 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.216 ns                ;
; 64.471 ns                               ; 291.55 MHz ( period = 3.430 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.216 ns                ;
; 64.471 ns                               ; 291.55 MHz ( period = 3.430 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.216 ns                ;
; 64.471 ns                               ; 291.55 MHz ( period = 3.430 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.216 ns                ;
; 64.471 ns                               ; 291.55 MHz ( period = 3.430 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.216 ns                ;
; 64.471 ns                               ; 291.55 MHz ( period = 3.430 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.216 ns                ;
; 64.471 ns                               ; 291.55 MHz ( period = 3.430 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.216 ns                ;
; 64.473 ns                               ; 291.72 MHz ( period = 3.428 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.216 ns                ;
; 64.477 ns                               ; 292.06 MHz ( period = 3.424 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.212 ns                ;
; 64.478 ns                               ; 292.14 MHz ( period = 3.423 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.207 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.191 ns                ;
; 64.509 ns                               ; 294.81 MHz ( period = 3.392 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.181 ns                ;
; 64.521 ns                               ; 295.86 MHz ( period = 3.380 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.168 ns                ;
; 64.522 ns                               ; 295.95 MHz ( period = 3.379 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.165 ns                ;
; 64.525 ns                               ; 296.21 MHz ( period = 3.376 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.167 ns                ;
; 64.525 ns                               ; 296.21 MHz ( period = 3.376 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.167 ns                ;
; 64.525 ns                               ; 296.21 MHz ( period = 3.376 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.167 ns                ;
; 64.525 ns                               ; 296.21 MHz ( period = 3.376 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.167 ns                ;
; 64.525 ns                               ; 296.21 MHz ( period = 3.376 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.167 ns                ;
; 64.525 ns                               ; 296.21 MHz ( period = 3.376 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.167 ns                ;
; 64.536 ns                               ; 297.18 MHz ( period = 3.365 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 3.156 ns                ;
; 64.536 ns                               ; 297.18 MHz ( period = 3.365 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.153 ns                ;
; 64.540 ns                               ; 297.53 MHz ( period = 3.361 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.149 ns                ;
; 64.543 ns                               ; 297.80 MHz ( period = 3.358 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.143 ns                ;
; 64.560 ns                               ; 299.31 MHz ( period = 3.341 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.127 ns                ;
; 64.561 ns                               ; 299.40 MHz ( period = 3.340 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.128 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.128 ns                ;
; 64.569 ns                               ; 300.12 MHz ( period = 3.332 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.120 ns                ;
; 64.585 ns                               ; 301.57 MHz ( period = 3.316 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.102 ns                ;
; 64.610 ns                               ; 303.86 MHz ( period = 3.291 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.079 ns                ;
; 64.611 ns                               ; 303.95 MHz ( period = 3.290 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.076 ns                ;
; 64.625 ns                               ; 305.25 MHz ( period = 3.276 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 3.065 ns                ;
; 64.626 ns                               ; 305.34 MHz ( period = 3.275 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.061 ns                ;
; 64.629 ns                               ; 305.62 MHz ( period = 3.272 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.058 ns                ;
; 64.630 ns                               ; 305.72 MHz ( period = 3.271 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.057 ns                ;
; 64.638 ns                               ; 306.47 MHz ( period = 3.263 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.049 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                            ;                                                                                                                                         ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                    ; To                                                                                                                                      ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -4.899 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 0.966 ns                 ;
; -4.856 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.864 ns                   ; 1.008 ns                 ;
; -4.833 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.869 ns                   ; 1.036 ns                 ;
; -4.712 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst59|BLED[4]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.427 ns                   ; 1.715 ns                 ;
; -4.612 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.253 ns                 ;
; -4.606 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.259 ns                 ;
; -4.602 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.263 ns                 ;
; -4.601 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.264 ns                 ;
; -4.596 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.269 ns                 ;
; -4.589 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.276 ns                 ;
; -4.587 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.278 ns                 ;
; -4.583 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.282 ns                 ;
; -4.582 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.283 ns                 ;
; -4.580 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.285 ns                 ;
; -4.579 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[5]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.286 ns                 ;
; -4.574 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.864 ns                   ; 1.290 ns                 ;
; -4.547 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[9]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.870 ns                   ; 1.323 ns                 ;
; -4.223 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.642 ns                 ;
; -4.219 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.646 ns                 ;
; -4.218 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.647 ns                 ;
; -4.213 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.652 ns                 ;
; -4.208 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst59|BLED[1]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.427 ns                   ; 2.219 ns                 ;
; -4.202 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.663 ns                 ;
; -4.199 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.666 ns                 ;
; -4.195 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.670 ns                 ;
; -4.194 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.671 ns                 ;
; -4.148 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.717 ns                 ;
; -4.142 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.723 ns                 ;
; -4.137 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.728 ns                 ;
; -4.131 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.734 ns                 ;
; -4.123 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.742 ns                 ;
; -4.106 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.759 ns                 ;
; -4.077 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.788 ns                 ;
; -4.066 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.799 ns                 ;
; -4.064 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.801 ns                 ;
; -4.060 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.805 ns                 ;
; -4.040 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.825 ns                 ;
; -4.035 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.830 ns                 ;
; -3.993 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.872 ns                 ;
; -3.983 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.882 ns                 ;
; -3.969 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.896 ns                 ;
; -3.965 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst59|BLED[6]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.427 ns                   ; 2.462 ns                 ;
; -3.964 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.901 ns                 ;
; -3.941 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst59|BLED[0]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.427 ns                   ; 2.486 ns                 ;
; -3.918 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.947 ns                 ;
; -3.912 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.953 ns                 ;
; -3.901 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.964 ns                 ;
; -3.893 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 1.972 ns                 ;
; -3.847 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 2.018 ns                 ;
; -3.830 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.865 ns                   ; 2.035 ns                 ;
; -3.710 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.011 ns                   ; 2.301 ns                 ;
; -3.496 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst59|BLED[9]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.425 ns                   ; 2.929 ns                 ;
; -3.463 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst59|BLED[3]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.424 ns                   ; 2.961 ns                 ;
; -3.428 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.011 ns                   ; 2.583 ns                 ;
; -3.386 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst59|BLED[2]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.409 ns                   ; 3.023 ns                 ;
; -3.323 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst59|BLED[7]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.421 ns                   ; 3.098 ns                 ;
; -3.189 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst59|BLED[5]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.419 ns                   ; 3.230 ns                 ;
; -3.137 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst59|BLED[8]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.408 ns                   ; 3.271 ns                 ;
; -2.709 ns                               ; SRAM:inst2|OE                                                                                                                                           ; SLCD:inst55|data_in[14]                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.991 ns                   ; 3.282 ns                 ;
; -2.624 ns                               ; SRAM:inst2|OE                                                                                                                                           ; SLCD:inst55|data_in[15]                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.020 ns                   ; 3.396 ns                 ;
; -2.623 ns                               ; SRAM:inst2|OE                                                                                                                                           ; SLCD:inst55|data_in[12]                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.020 ns                   ; 3.397 ns                 ;
; -2.230 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst58|BLED[10]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.496 ns                   ; 3.266 ns                 ;
; -2.229 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst58|BLED[11]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.496 ns                   ; 3.267 ns                 ;
; -2.225 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst58|BLED[13]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.496 ns                   ; 3.271 ns                 ;
; -2.093 ns                               ; SRAM:inst2|OE                                                                                                                                           ; SLCD:inst55|data_in[4]                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.017 ns                   ; 3.924 ns                 ;
; -2.076 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.687 ns                   ; 3.611 ns                 ;
; -1.955 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.971 ns                   ; 4.016 ns                 ;
; -1.955 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.971 ns                   ; 4.016 ns                 ;
; -1.955 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.971 ns                   ; 4.016 ns                 ;
; -1.955 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.971 ns                   ; 4.016 ns                 ;
; -1.955 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.971 ns                   ; 4.016 ns                 ;
; -1.955 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.971 ns                   ; 4.016 ns                 ;
; -1.801 ns                               ; SRAM:inst2|OE                                                                                                                                           ; SLCD:inst55|data_in[6]                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.017 ns                   ; 4.216 ns                 ;
; -1.692 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.968 ns                   ; 4.276 ns                 ;
; -1.692 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.968 ns                   ; 4.276 ns                 ;
; -1.692 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.968 ns                   ; 4.276 ns                 ;
; -1.692 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.968 ns                   ; 4.276 ns                 ;
; -1.692 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.968 ns                   ; 4.276 ns                 ;
; -1.692 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.968 ns                   ; 4.276 ns                 ;
; -1.686 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.971 ns                   ; 4.285 ns                 ;
; -1.686 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.971 ns                   ; 4.285 ns                 ;
; -1.686 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.971 ns                   ; 4.285 ns                 ;
; -1.686 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.971 ns                   ; 4.285 ns                 ;
; -1.686 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.971 ns                   ; 4.285 ns                 ;
; -1.686 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.971 ns                   ; 4.285 ns                 ;
; -1.675 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst58|BLED[8]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.496 ns                   ; 3.821 ns                 ;
; -1.675 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.292 ns                 ;
; -1.675 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.292 ns                 ;
; -1.675 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.292 ns                 ;
; -1.675 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.292 ns                 ;
; -1.675 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.292 ns                 ;
; -1.675 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.292 ns                 ;
; -1.670 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.297 ns                 ;
; -1.670 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.297 ns                 ;
; -1.670 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.297 ns                 ;
; -1.670 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.297 ns                 ;
; -1.670 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.297 ns                 ;
; -1.670 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.297 ns                 ;
; -1.624 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.343 ns                 ;
; -1.624 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.343 ns                 ;
; -1.624 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.343 ns                 ;
; -1.624 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.343 ns                 ;
; -1.624 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.343 ns                 ;
; -1.624 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.343 ns                 ;
; -1.623 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.344 ns                 ;
; -1.623 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.344 ns                 ;
; -1.623 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.344 ns                 ;
; -1.623 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.344 ns                 ;
; -1.623 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.344 ns                 ;
; -1.623 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.344 ns                 ;
; -1.622 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.345 ns                 ;
; -1.622 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.345 ns                 ;
; -1.622 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.345 ns                 ;
; -1.622 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.345 ns                 ;
; -1.622 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.345 ns                 ;
; -1.622 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.967 ns                   ; 4.345 ns                 ;
; -1.582 ns                               ; SRAM:inst2|OE                                                                                                                                           ; SLCD:inst55|data_in[9]                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.020 ns                   ; 4.438 ns                 ;
; -1.459 ns                               ; SRAM:inst2|OE                                                                                                                                           ; SLCD:inst55|data_in[2]                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.017 ns                   ; 4.558 ns                 ;
; -1.435 ns                               ; SRAM:inst2|OE                                                                                                                                           ; SLCD:inst55|data_in[1]                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.017 ns                   ; 4.582 ns                 ;
; -1.264 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.682 ns                   ; 4.418 ns                 ;
; -1.257 ns                               ; SRAM:inst2|OE                                                                                                                                           ; SLCD:inst55|data_in[3]                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.017 ns                   ; 4.760 ns                 ;
; -1.252 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst58|BLED[12]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.506 ns                   ; 4.254 ns                 ;
; -1.210 ns                               ; SRAM:inst2|OE                                                                                                                                           ; SLCD:inst55|data_in[13]                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.020 ns                   ; 4.810 ns                 ;
; -1.206 ns                               ; SRAM:inst2|OE                                                                                                                                           ; SLCD:inst55|data_in[0]                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.017 ns                   ; 4.811 ns                 ;
; -1.171 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.674 ns                   ; 4.503 ns                 ;
; -1.156 ns                               ; SRAM:inst2|OE                                                                                                                                           ; SLCD:inst55|data_in[7]                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.017 ns                   ; 4.861 ns                 ;
; -1.132 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.687 ns                   ; 4.555 ns                 ;
; -1.126 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.982 ns                   ; 4.856 ns                 ;
; -1.058 ns                               ; DIG_IN:inst6|B_DI[9]                                                                                                                                    ; LEDS:inst59|BLED[9]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.988 ns                   ; 0.930 ns                 ;
; -1.057 ns                               ; SRAM:inst2|OE                                                                                                                                           ; SLCD:inst55|data_in[11]                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.020 ns                   ; 4.963 ns                 ;
; -1.016 ns                               ; SRAM:inst2|OE                                                                                                                                           ; SLCD:inst55|data_in[8]                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.020 ns                   ; 5.004 ns                 ;
; -1.010 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst58|BLED[1]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.516 ns                   ; 4.506 ns                 ;
; -0.988 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.682 ns                   ; 4.694 ns                 ;
; -0.963 ns                               ; SRAM:inst2|OE                                                                                                                                           ; SLCD:inst55|data_in[10]                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.020 ns                   ; 5.057 ns                 ;
; -0.906 ns                               ; DIG_IN:inst5|B_DI[6]                                                                                                                                    ; LEDS:inst59|BLED[6]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.902 ns                   ; 0.996 ns                 ;
; -0.902 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.676 ns                   ; 4.774 ns                 ;
; -0.897 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.972 ns                   ; 5.075 ns                 ;
; -0.887 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst58|BLED[14]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.486 ns                   ; 4.599 ns                 ;
; -0.848 ns                               ; SRAM:inst2|OE                                                                                                                                           ; SLCD:inst55|data_in[5]                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.017 ns                   ; 5.169 ns                 ;
; -0.791 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.982 ns                   ; 5.191 ns                 ;
; -0.758 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.682 ns                   ; 4.924 ns                 ;
; -0.747 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.674 ns                   ; 4.927 ns                 ;
; -0.738 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.676 ns                   ; 4.938 ns                 ;
; -0.727 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.676 ns                   ; 4.949 ns                 ;
; -0.682 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst58|BLED[0]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.516 ns                   ; 4.834 ns                 ;
; -0.654 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.674 ns                   ; 5.020 ns                 ;
; -0.617 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.674 ns                   ; 5.057 ns                 ;
; -0.598 ns                               ; DIG_IN:inst5|B_DI[4]                                                                                                                                    ; LEDS:inst59|BLED[4]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.902 ns                   ; 1.304 ns                 ;
; -0.581 ns                               ; DIG_IN:inst6|B_DI[6]                                                                                                                                    ; LEDS:inst59|BLED[6]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.990 ns                   ; 1.409 ns                 ;
; -0.550 ns                               ; DIG_IN:inst5|B_DI[3]                                                                                                                                    ; LEDS:inst59|BLED[3]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.899 ns                   ; 1.349 ns                 ;
; -0.487 ns                               ; DIG_IN:inst5|B_DI[0]                                                                                                                                    ; LEDS:inst59|BLED[0]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.900 ns                   ; 1.413 ns                 ;
; -0.460 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.687 ns                   ; 5.227 ns                 ;
; -0.430 ns                               ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst58|BLED[4]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.506 ns                   ; 5.076 ns                 ;
; -0.416 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.676 ns                   ; 5.260 ns                 ;
; -0.381 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.682 ns                   ; 5.301 ns                 ;
; -0.366 ns                               ; DIG_IN:inst5|B_DI[7]                                                                                                                                    ; LEDS:inst59|BLED[7]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.891 ns                   ; 1.525 ns                 ;
; -0.321 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.982 ns                   ; 5.661 ns                 ;
; -0.260 ns                               ; DIG_IN:inst5|B_DI[9]                                                                                                                                    ; LEDS:inst59|BLED[9]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.895 ns                   ; 1.635 ns                 ;
; -0.199 ns                               ; DIG_IN:inst5|B_DI[8]                                                                                                                                    ; LEDS:inst59|BLED[8]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.881 ns                   ; 1.682 ns                 ;
; -0.181 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.972 ns                   ; 5.791 ns                 ;
; -0.120 ns                               ; DIG_IN:inst5|B_DI[5]                                                                                                                                    ; LEDS:inst59|BLED[5]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.889 ns                   ; 1.769 ns                 ;
; -0.043 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.972 ns                   ; 5.929 ns                 ;
; -0.035 ns                               ; DIG_IN:inst5|B_DI[2]                                                                                                                                    ; LEDS:inst59|BLED[2]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.884 ns                   ; 1.849 ns                 ;
; -0.019 ns                               ; DIG_IN:inst6|B_DI[1]                                                                                                                                    ; LEDS:inst59|BLED[1]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.990 ns                   ; 1.971 ns                 ;
; -0.010 ns                               ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.948 ns                   ; 5.938 ns                 ;
; 0.000 ns                                ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.972 ns                   ; 5.972 ns                 ;
; 0.006 ns                                ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst58|BLED[3]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.516 ns                   ; 5.522 ns                 ;
; 0.021 ns                                ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.982 ns                   ; 6.003 ns                 ;
; 0.124 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                ; LEDS:inst59|BLED[6]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.532 ns                   ; 1.656 ns                 ;
; 0.144 ns                                ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst58|BLED[6]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.506 ns                   ; 5.650 ns                 ;
; 0.165 ns                                ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.948 ns                   ; 6.113 ns                 ;
; 0.189 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                                ; LEDS:inst59|BLED[4]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.532 ns                   ; 1.721 ns                 ;
; 0.189 ns                                ; DIG_IN:inst6|B_DI[15]                                                                                                                                   ; SLCD:inst55|data_in[15]                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.576 ns                   ; 1.765 ns                 ;
; 0.203 ns                                ; DIG_IN:inst6|B_DI[3]                                                                                                                                    ; LEDS:inst59|BLED[3]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.987 ns                   ; 2.190 ns                 ;
; 0.234 ns                                ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.955 ns                   ; 6.189 ns                 ;
; 0.235 ns                                ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.955 ns                   ; 6.190 ns                 ;
; 0.274 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                ; LEDS:inst59|BLED[1]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.532 ns                   ; 1.806 ns                 ;
; 0.310 ns                                ; DIG_IN:inst5|B_DI[1]                                                                                                                                    ; LEDS:inst59|BLED[1]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.900 ns                   ; 2.210 ns                 ;
; 0.315 ns                                ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.948 ns                   ; 6.263 ns                 ;
; 0.331 ns                                ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst58|BLED[5]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.506 ns                   ; 5.837 ns                 ;
; 0.349 ns                                ; SRAM:inst2|OE                                                                                                                                           ; LEDS:inst58|BLED[2]                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.516 ns                   ; 5.865 ns                 ;
; 0.356 ns                                ; DIG_IN:inst5|B_DI[14]                                                                                                                                   ; SLCD:inst55|data_in[14]                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.464 ns                   ; 1.820 ns                 ;
; 0.361 ns                                ; DIG_IN:inst5|B_DI[12]                                                                                                                                   ; SLCD:inst55|data_in[12]                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.493 ns                   ; 1.854 ns                 ;
; 0.364 ns                                ; SRAM:inst2|OE                                                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]                                                                                          ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.948 ns                   ; 6.312 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4     ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                 ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                     ;                                                                                                                                         ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                 ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; SLCD:inst55|LCD_D[6]                                ; SLCD:inst55|LCD_D[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[7]                                ; SLCD:inst55|LCD_D[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_RS                                  ; SLCD:inst55|LCD_RS                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_E                                   ; SLCD:inst55|LCD_E                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                  ; ACC_CLK_GEN:inst60|clock_10Khz_int ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|state.RESET                             ; SLCD:inst55|state.RESET            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10hz_int                   ; ACC_CLK_GEN:inst60|clock_10hz_int  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TIMER:inst20|COUNT[0]                               ; TIMER:inst20|COUNT[0]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.521 ns                                ; SLCD:inst55|count[9]                                ; SLCD:inst55|count[9]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; ACC_CLK_GEN:inst60|clock_10hz_int                   ; ACC_CLK_GEN:inst60|clock_10Hz      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.531 ns                                ; TIMER:inst20|COUNT[15]                              ; TIMER:inst20|COUNT[15]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.542 ns                                ; SLCD:inst55|state.RESET                             ; SLCD:inst55|LCD_E                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; SLCD:inst55|state.RESET                             ; SLCD:inst55|state.INIT             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.626 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                      ; SLCD:inst55|state.SWRITE           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.642 ns                 ;
; 0.673 ns                                ; SLCD:inst55|state.CURPOS                            ; SLCD:inst55|state.CURPOS_CLOCK     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.795 ns                                ; ACC_CLK_GEN:inst60|count_10hz[1]                    ; ACC_CLK_GEN:inst60|count_10hz[1]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; ACC_CLK_GEN:inst60|count_10hz[10]                   ; ACC_CLK_GEN:inst60|count_10hz[10]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.800 ns                                ; ACC_CLK_GEN:inst60|count_10hz[11]                   ; ACC_CLK_GEN:inst60|count_10hz[11]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; SLCD:inst55|count[5]                                ; SLCD:inst55|count[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; ACC_CLK_GEN:inst60|count_10hz[3]                    ; ACC_CLK_GEN:inst60|count_10hz[3]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; ACC_CLK_GEN:inst60|count_10hz[19]                   ; ACC_CLK_GEN:inst60|count_10hz[19]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; SLCD:inst55|count[3]                                ; SLCD:inst55|count[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; SLCD:inst55|count[7]                                ; SLCD:inst55|count[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; SLCD:inst55|count[0]                                ; SLCD:inst55|count[0]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; ACC_CLK_GEN:inst60|count_10hz[5]                    ; ACC_CLK_GEN:inst60|count_10hz[5]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.804 ns                                ; SLCD:inst55|delay[5]                                ; SLCD:inst55|delay[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; TIMER:inst20|COUNT[1]                               ; TIMER:inst20|COUNT[1]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; ACC_CLK_GEN:inst60|count_10hz[8]                    ; ACC_CLK_GEN:inst60|count_10hz[8]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; ACC_CLK_GEN:inst60|count_10hz[7]                    ; ACC_CLK_GEN:inst60|count_10hz[7]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; ACC_CLK_GEN:inst60|count_10hz[9]                    ; ACC_CLK_GEN:inst60|count_10hz[9]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; ACC_CLK_GEN:inst60|count_10hz[12]                   ; ACC_CLK_GEN:inst60|count_10hz[12]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; ACC_CLK_GEN:inst60|count_10hz[14]                   ; ACC_CLK_GEN:inst60|count_10hz[14]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; ACC_CLK_GEN:inst60|count_10hz[17]                   ; ACC_CLK_GEN:inst60|count_10hz[17]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[14]                              ; TIMER:inst20|COUNT[14]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[9]                               ; TIMER:inst20|COUNT[9]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[13]                              ; TIMER:inst20|COUNT[13]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[11]                              ; TIMER:inst20|COUNT[11]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[4]                               ; TIMER:inst20|COUNT[4]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[2]                               ; TIMER:inst20|COUNT[2]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; TIMER:inst20|COUNT[7]                               ; TIMER:inst20|COUNT[7]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.809 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[7]                   ; ACC_CLK_GEN:inst60|count_10Khz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|count_10Khz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.812 ns                                ; SLCD:inst55|state.SWRITE_CLOCK                      ; SLCD:inst55|state.SWRITE           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; SLCD:inst55|state.SWRITE_CLOCK                      ; SLCD:inst55|state.CURPOS           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[0]                   ; ACC_CLK_GEN:inst60|count_10Khz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[2]                   ; ACC_CLK_GEN:inst60|count_10Khz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[5]                   ; ACC_CLK_GEN:inst60|count_10Khz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.822 ns                                ; SLCD:inst55|delay[0]                                ; SLCD:inst55|delay[0]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.822 ns                                ; SLCD:inst55|delay[3]                                ; SLCD:inst55|delay[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.828 ns                                ; ACC_CLK_GEN:inst60|count_10hz[0]                    ; ACC_CLK_GEN:inst60|count_10hz[0]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.835 ns                                ; SLCD:inst55|count[2]                                ; SLCD:inst55|count[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; SLCD:inst55|count[1]                                ; SLCD:inst55|count[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; ACC_CLK_GEN:inst60|count_10hz[18]                   ; ACC_CLK_GEN:inst60|count_10hz[18]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; ACC_CLK_GEN:inst60|count_10hz[20]                   ; ACC_CLK_GEN:inst60|count_10hz[20]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.838 ns                                ; SLCD:inst55|count[6]                                ; SLCD:inst55|count[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SLCD:inst55|count[4]                                ; SLCD:inst55|count[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SLCD:inst55|count[8]                                ; SLCD:inst55|count[8]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; ACC_CLK_GEN:inst60|count_10hz[2]                    ; ACC_CLK_GEN:inst60|count_10hz[2]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; ACC_CLK_GEN:inst60|count_10hz[4]                    ; ACC_CLK_GEN:inst60|count_10hz[4]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; ACC_CLK_GEN:inst60|count_10hz[6]                    ; ACC_CLK_GEN:inst60|count_10hz[6]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; ACC_CLK_GEN:inst60|count_10hz[13]                   ; ACC_CLK_GEN:inst60|count_10hz[13]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; TIMER:inst20|COUNT[12]                              ; TIMER:inst20|COUNT[12]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; TIMER:inst20|COUNT[10]                              ; TIMER:inst20|COUNT[10]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; TIMER:inst20|COUNT[8]                               ; TIMER:inst20|COUNT[8]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; TIMER:inst20|COUNT[3]                               ; TIMER:inst20|COUNT[3]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                  ; ACC_CLK_GEN:inst60|clock_10KHz     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; ACC_CLK_GEN:inst60|count_10hz[15]                   ; ACC_CLK_GEN:inst60|count_10hz[15]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; ACC_CLK_GEN:inst60|count_10hz[16]                   ; ACC_CLK_GEN:inst60|count_10hz[16]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; TIMER:inst20|COUNT[6]                               ; TIMER:inst20|COUNT[6]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; TIMER:inst20|COUNT[5]                               ; TIMER:inst20|COUNT[5]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.845 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[6]                   ; ACC_CLK_GEN:inst60|count_10Khz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[1]                   ; ACC_CLK_GEN:inst60|count_10Khz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; SLCD:inst55|delay[2]                                ; SLCD:inst55|delay[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[3]                   ; ACC_CLK_GEN:inst60|count_10Khz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[4]                   ; ACC_CLK_GEN:inst60|count_10Khz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[10]                  ; ACC_CLK_GEN:inst60|count_10Khz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.848 ns                                ; SLCD:inst55|state.SWRITE                            ; SLCD:inst55|state.SWRITE_CLOCK     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; SLCD:inst55|delay[1]                                ; SLCD:inst55|delay[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.856 ns                                ; SLCD:inst55|delay[4]                                ; SLCD:inst55|delay[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.872 ns                 ;
; 0.857 ns                                ; SLCD:inst55|delay[6]                                ; SLCD:inst55|delay[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.943 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|clock_10Khz_int ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.959 ns                 ;
; 0.949 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.949 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.949 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.949 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[0]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.949 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.949 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.949 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|delay[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.997 ns                                ; SLCD:inst55|state.SWRITE                            ; SLCD:inst55|LCD_D[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 1.010 ns                 ;
; 1.022 ns                                ; SLCD:inst55|state.INIT                              ; SLCD:inst55|state.INIT_CLOCK       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 1.035 ns                 ;
; 1.026 ns                                ; SLCD:inst55|state.INIT                              ; SLCD:inst55|LCD_D[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.012 ns                   ; 1.038 ns                 ;
; 1.027 ns                                ; SLCD:inst55|state.INIT                              ; SLCD:inst55|LCD_RS                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.012 ns                   ; 1.039 ns                 ;
; 1.042 ns                                ; ACC_CLK_GEN:inst60|count_10hz[20]                   ; ACC_CLK_GEN:inst60|clock_10hz_int  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.058 ns                 ;
; 1.080 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|clock_10Khz_int ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.096 ns                 ;
; 1.178 ns                                ; ACC_CLK_GEN:inst60|count_10hz[10]                   ; ACC_CLK_GEN:inst60|count_10hz[11]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.183 ns                                ; ACC_CLK_GEN:inst60|count_10hz[11]                   ; ACC_CLK_GEN:inst60|count_10hz[12]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.199 ns                 ;
; 1.184 ns                                ; SLCD:inst55|count[5]                                ; SLCD:inst55|count[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.184 ns                                ; ACC_CLK_GEN:inst60|count_10hz[3]                    ; ACC_CLK_GEN:inst60|count_10hz[4]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.184 ns                                ; ACC_CLK_GEN:inst60|count_10hz[19]                   ; ACC_CLK_GEN:inst60|count_10hz[20]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; SLCD:inst55|count[7]                                ; SLCD:inst55|count[8]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; SLCD:inst55|count[0]                                ; SLCD:inst55|count[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; ACC_CLK_GEN:inst60|count_10hz[5]                    ; ACC_CLK_GEN:inst60|count_10hz[6]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.187 ns                                ; SLCD:inst55|delay[5]                                ; SLCD:inst55|delay[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.203 ns                 ;
; 1.188 ns                                ; TIMER:inst20|COUNT[1]                               ; TIMER:inst20|COUNT[2]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.189 ns                                ; ACC_CLK_GEN:inst60|count_10hz[7]                    ; ACC_CLK_GEN:inst60|count_10hz[8]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; ACC_CLK_GEN:inst60|count_10hz[8]                    ; ACC_CLK_GEN:inst60|count_10hz[9]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; ACC_CLK_GEN:inst60|count_10hz[12]                   ; ACC_CLK_GEN:inst60|count_10hz[13]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; ACC_CLK_GEN:inst60|count_10hz[14]                   ; ACC_CLK_GEN:inst60|count_10hz[15]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; TIMER:inst20|COUNT[14]                              ; TIMER:inst20|COUNT[15]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; TIMER:inst20|COUNT[13]                              ; TIMER:inst20|COUNT[14]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; TIMER:inst20|COUNT[11]                              ; TIMER:inst20|COUNT[12]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; TIMER:inst20|COUNT[9]                               ; TIMER:inst20|COUNT[10]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; TIMER:inst20|COUNT[4]                               ; TIMER:inst20|COUNT[5]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; TIMER:inst20|COUNT[2]                               ; TIMER:inst20|COUNT[3]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.190 ns                                ; SLCD:inst55|state.SWRITE                            ; SLCD:inst55|LCD_D[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.012 ns                   ; 1.202 ns                 ;
; 1.191 ns                                ; SLCD:inst55|state.SWRITE                            ; SLCD:inst55|LCD_D[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.012 ns                   ; 1.203 ns                 ;
; 1.192 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[7]                   ; ACC_CLK_GEN:inst60|count_10Khz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.193 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|count_10Khz[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.197 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[0]                   ; ACC_CLK_GEN:inst60|count_10Khz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[2]                   ; ACC_CLK_GEN:inst60|count_10Khz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.201 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|count_10Khz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.201 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|count_10Khz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.201 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|count_10Khz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.201 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|count_10Khz[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.201 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|count_10Khz[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.201 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|count_10Khz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.201 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|count_10Khz[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.201 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|count_10Khz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.201 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[9]                   ; ACC_CLK_GEN:inst60|count_10Khz[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.205 ns                                ; SLCD:inst55|delay[0]                                ; SLCD:inst55|delay[1]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.209 ns                                ; SLCD:inst55|state.SWRITE                            ; SLCD:inst55|LCD_D[0]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.012 ns                   ; 1.221 ns                 ;
; 1.214 ns                                ; SLCD:inst55|state.INIT_CLOCK                        ; SLCD:inst55|state.INIT_CLOCK       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.214 ns                                ; ACC_CLK_GEN:inst60|count_10hz[0]                    ; ACC_CLK_GEN:inst60|count_10hz[1]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.221 ns                                ; SLCD:inst55|count[1]                                ; SLCD:inst55|count[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.221 ns                                ; SLCD:inst55|count[2]                                ; SLCD:inst55|count[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.221 ns                                ; ACC_CLK_GEN:inst60|count_10hz[18]                   ; ACC_CLK_GEN:inst60|count_10hz[19]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.224 ns                                ; SLCD:inst55|count[4]                                ; SLCD:inst55|count[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; SLCD:inst55|count[6]                                ; SLCD:inst55|count[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; SLCD:inst55|count[8]                                ; SLCD:inst55|count[9]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; ACC_CLK_GEN:inst60|count_10hz[2]                    ; ACC_CLK_GEN:inst60|count_10hz[3]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; ACC_CLK_GEN:inst60|count_10hz[4]                    ; ACC_CLK_GEN:inst60|count_10hz[5]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; ACC_CLK_GEN:inst60|count_10hz[6]                    ; ACC_CLK_GEN:inst60|count_10hz[7]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; ACC_CLK_GEN:inst60|count_10hz[13]                   ; ACC_CLK_GEN:inst60|count_10hz[14]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; TIMER:inst20|COUNT[8]                               ; TIMER:inst20|COUNT[9]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; TIMER:inst20|COUNT[12]                              ; TIMER:inst20|COUNT[13]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; TIMER:inst20|COUNT[10]                              ; TIMER:inst20|COUNT[11]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; TIMER:inst20|COUNT[3]                               ; TIMER:inst20|COUNT[4]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; ACC_CLK_GEN:inst60|count_10hz[16]                   ; ACC_CLK_GEN:inst60|count_10hz[17]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; ACC_CLK_GEN:inst60|count_10hz[15]                   ; ACC_CLK_GEN:inst60|count_10hz[16]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; TIMER:inst20|COUNT[5]                               ; TIMER:inst20|COUNT[6]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; TIMER:inst20|COUNT[6]                               ; TIMER:inst20|COUNT[7]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.231 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[6]                   ; ACC_CLK_GEN:inst60|count_10Khz[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.232 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[1]                   ; ACC_CLK_GEN:inst60|count_10Khz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; SLCD:inst55|delay[2]                                ; SLCD:inst55|delay[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[8]                   ; ACC_CLK_GEN:inst60|count_10Khz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.233 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[4]                   ; ACC_CLK_GEN:inst60|count_10Khz[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.233 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[3]                   ; ACC_CLK_GEN:inst60|count_10Khz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.235 ns                                ; SLCD:inst55|delay[1]                                ; SLCD:inst55|delay[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.242 ns                                ; SLCD:inst55|delay[4]                                ; SLCD:inst55|delay[5]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.258 ns                 ;
; 1.249 ns                                ; ACC_CLK_GEN:inst60|count_10hz[10]                   ; ACC_CLK_GEN:inst60|count_10hz[12]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.254 ns                                ; ACC_CLK_GEN:inst60|count_10hz[11]                   ; ACC_CLK_GEN:inst60|count_10hz[13]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.270 ns                 ;
; 1.255 ns                                ; SLCD:inst55|count[5]                                ; SLCD:inst55|count[7]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.255 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[10]                  ; ACC_CLK_GEN:inst60|clock_10Khz_int ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.255 ns                                ; ACC_CLK_GEN:inst60|count_10hz[3]                    ; ACC_CLK_GEN:inst60|count_10hz[5]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.256 ns                                ; SLCD:inst55|count[0]                                ; SLCD:inst55|count[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.256 ns                                ; SLCD:inst55|count[7]                                ; SLCD:inst55|count[9]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.256 ns                                ; ACC_CLK_GEN:inst60|count_10hz[5]                    ; ACC_CLK_GEN:inst60|count_10hz[7]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.259 ns                                ; TIMER:inst20|COUNT[1]                               ; TIMER:inst20|COUNT[3]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.275 ns                 ;
; 1.260 ns                                ; ACC_CLK_GEN:inst60|count_10hz[7]                    ; ACC_CLK_GEN:inst60|count_10hz[9]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; ACC_CLK_GEN:inst60|count_10hz[12]                   ; ACC_CLK_GEN:inst60|count_10hz[14]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; ACC_CLK_GEN:inst60|count_10hz[14]                   ; ACC_CLK_GEN:inst60|count_10hz[16]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; TIMER:inst20|COUNT[13]                              ; TIMER:inst20|COUNT[15]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; TIMER:inst20|COUNT[11]                              ; TIMER:inst20|COUNT[13]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; TIMER:inst20|COUNT[9]                               ; TIMER:inst20|COUNT[11]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; TIMER:inst20|COUNT[2]                               ; TIMER:inst20|COUNT[4]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; TIMER:inst20|COUNT[4]                               ; TIMER:inst20|COUNT[6]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.263 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[7]                   ; ACC_CLK_GEN:inst60|count_10Khz[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.268 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[0]                   ; ACC_CLK_GEN:inst60|count_10Khz[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.284 ns                 ;
; 1.268 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[2]                   ; ACC_CLK_GEN:inst60|count_10Khz[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.284 ns                 ;
; 1.270 ns                                ; ACC_CLK_GEN:inst60|count_10hz[1]                    ; ACC_CLK_GEN:inst60|count_10hz[2]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.286 ns                 ;
; 1.276 ns                                ; SLCD:inst55|delay[0]                                ; SLCD:inst55|delay[2]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.292 ns                 ;
; 1.277 ns                                ; SLCD:inst55|count[3]                                ; SLCD:inst55|count[4]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.293 ns                 ;
; 1.281 ns                                ; ACC_CLK_GEN:inst60|count_10hz[17]                   ; ACC_CLK_GEN:inst60|count_10hz[18]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.281 ns                                ; TIMER:inst20|COUNT[7]                               ; TIMER:inst20|COUNT[8]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.282 ns                                ; ACC_CLK_GEN:inst60|count_10hz[9]                    ; ACC_CLK_GEN:inst60|count_10hz[10]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 1.297 ns                 ;
; 1.290 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[5]                   ; ACC_CLK_GEN:inst60|count_10Khz[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.306 ns                 ;
; 1.292 ns                                ; SLCD:inst55|count[1]                                ; SLCD:inst55|count[3]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.308 ns                 ;
; 1.292 ns                                ; ACC_CLK_GEN:inst60|count_10hz[18]                   ; ACC_CLK_GEN:inst60|count_10hz[20]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.308 ns                 ;
; 1.295 ns                                ; SLCD:inst55|count[4]                                ; SLCD:inst55|count[6]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; SLCD:inst55|count[6]                                ; SLCD:inst55|count[8]               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; ACC_CLK_GEN:inst60|count_10hz[2]                    ; ACC_CLK_GEN:inst60|count_10hz[4]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; ACC_CLK_GEN:inst60|count_10hz[6]                    ; ACC_CLK_GEN:inst60|count_10hz[8]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; ACC_CLK_GEN:inst60|count_10hz[4]                    ; ACC_CLK_GEN:inst60|count_10hz[6]   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; ACC_CLK_GEN:inst60|count_10hz[13]                   ; ACC_CLK_GEN:inst60|count_10hz[15]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; TIMER:inst20|COUNT[12]                              ; TIMER:inst20|COUNT[14]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; TIMER:inst20|COUNT[10]                              ; TIMER:inst20|COUNT[12]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; TIMER:inst20|COUNT[8]                               ; TIMER:inst20|COUNT[10]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; TIMER:inst20|COUNT[3]                               ; TIMER:inst20|COUNT[5]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.296 ns                                ; ACC_CLK_GEN:inst60|count_10hz[15]                   ; ACC_CLK_GEN:inst60|count_10hz[17]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                    ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                 ;
+---------------+-----------------------------+-----------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                        ; To                          ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-----------------------------+-----------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns      ; SRAM:inst2|OE               ; SRAM:inst2|OE               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.518 ns      ; SRAM:inst2|STATE.WRITE_INIT ; SRAM:inst2|STATE.IDLE       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.538 ns      ; SRAM:inst2|STATE.FETCH      ; SRAM:inst2|OE               ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns      ; SRAM:inst2|STATE.FETCH      ; SRAM:inst2|STATE.WRITE_INIT ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.723 ns      ; SRAM:inst2|STATE.IDLE       ; SRAM:inst2|STATE.FETCH      ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.739 ns                 ;
; 0.809 ns      ; SCOMP:inst8|IO_WRITE_INT    ; SRAM:inst2|STATE.FETCH      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.828 ns                 ;
; 0.857 ns      ; SRAM:inst2|OE               ; SRAM:inst2|STATE.WRITE_INIT ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 1.175 ns      ; SRAM:inst2|STATE.FETCH      ; SRAM:inst2|STATE.IDLE       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.191 ns                 ;
; 1.469 ns      ; SRAM:inst2|OE               ; SRAM:inst2|STATE.IDLE       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.485 ns                 ;
; 1.601 ns      ; SRAM:inst2|STATE.IDLE       ; SRAM:inst2|STATE.IDLE       ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.617 ns                 ;
; 3.069 ns      ; SCOMP:inst8|IO_WRITE_INT    ; SRAM:inst2|STATE.IDLE       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 3.088 ns                 ;
+---------------+-----------------------------+-----------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.512 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.519 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[3]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.522 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[3]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.535 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[5]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[0]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[1]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.542 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.554 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.600 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.616 ns                 ;
; 0.601 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.617 ns                 ;
; 0.601 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.617 ns                 ;
; 0.601 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.617 ns                 ;
; 0.601 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.617 ns                 ;
; 0.602 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.618 ns                 ;
; 0.603 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.619 ns                 ;
; 0.651 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.653 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.657 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[2]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[1] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[0] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.660 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[1]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.663 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[0]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.665 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.671 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.697 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.713 ns                 ;
; 0.701 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[1]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.716 ns                 ;
; 0.713 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[4]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.728 ns                 ;
; 0.715 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[2]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.732 ns                 ;
; 0.718 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.734 ns                 ;
; 0.728 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.744 ns                 ;
; 0.729 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.745 ns                 ;
; 0.779 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.794 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.794 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.794 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.811 ns                 ;
; 0.799 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.800 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.809 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.812 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.814 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.815 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.818 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.828 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.830 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.830 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.832 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.832 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.833 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.834 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.840 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.842 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[5]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[5]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.844 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[3] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[5]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.861 ns                 ;
; 0.848 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.848 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.851 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.852 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.859 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.876 ns                 ;
; 0.862 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.870 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[3]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.885 ns                 ;
; 0.927 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.943 ns                 ;
; 0.934 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.948 ns                 ;
; 0.940 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.956 ns                 ;
; 0.941 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.983 ns                 ;
; 0.942 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.959 ns                 ;
; 0.942 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.984 ns                 ;
; 0.946 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.988 ns                 ;
; 0.946 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.988 ns                 ;
; 0.949 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.964 ns                 ;
; 0.950 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg1    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 0.988 ns                 ;
; 0.953 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.995 ns                 ;
; 0.960 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.975 ns                 ;
; 0.960 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.002 ns                 ;
; 0.963 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.977 ns                 ;
; 0.969 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.985 ns                 ;
; 0.971 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.987 ns                 ;
; 0.972 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.989 ns                 ;
; 0.981 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.996 ns                 ;
; 0.985 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.004 ns                 ;
; 0.985 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.001 ns                 ;
; 0.988 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg2    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.038 ns                   ; 1.026 ns                 ;
; 0.991 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.007 ns                 ;
; 0.992 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.010 ns                 ;
; 0.994 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.010 ns                 ;
; 0.996 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.008 ns                 ;
; 0.997 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.009 ns                 ;
; 1.009 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.023 ns                 ;
; 1.009 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.023 ns                 ;
; 1.012 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.028 ns                 ;
; 1.013 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.028 ns                 ;
; 1.019 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.035 ns                 ;
; 1.027 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.043 ns                 ;
; 1.032 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[4]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.051 ns                 ;
; 1.049 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[2] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.066 ns                 ;
; 1.061 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.077 ns                 ;
; 1.074 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.090 ns                 ;
; 1.081 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.095 ns                 ;
; 1.091 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.111 ns                 ;
; 1.097 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.112 ns                 ;
; 1.107 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.123 ns                 ;
; 1.115 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[0]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.132 ns                 ;
; 1.116 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.136 ns                 ;
; 1.138 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.153 ns                 ;
; 1.161 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.176 ns                 ;
; 1.168 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[2]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.183 ns                 ;
; 1.185 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.227 ns                 ;
; 1.201 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.076 ns                   ; 1.277 ns                 ;
; 1.205 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[1]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.208 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.074 ns                   ; 1.282 ns                 ;
; 1.210 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.227 ns                 ;
; 1.212 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.228 ns                 ;
; 1.212 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.228 ns                 ;
; 1.213 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 1.255 ns                 ;
; 1.217 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.233 ns                 ;
; 1.223 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.240 ns                 ;
; 1.227 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.243 ns                 ;
; 1.232 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.248 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.264 ns                 ;
; 1.249 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg3    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 1.288 ns                 ;
; 1.250 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.267 ns                 ;
; 1.253 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.269 ns                 ;
; 1.254 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.268 ns                 ;
; 1.259 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.277 ns                 ;
; 1.259 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.279 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From        ; To                                                                                                                                                   ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 11.599 ns  ; SRAM_DQ[5]  ; SCOMP:inst8|AC[5]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.526 ns  ; SRAM_DQ[5]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg5 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.089 ns  ; SRAM_DQ[2]  ; SCOMP:inst8|AC[2]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.004 ns  ; SRAM_DQ[2]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg2 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.933 ns  ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                     ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.531 ns  ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                     ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.516 ns  ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                         ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.478 ns  ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                              ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.472 ns  ; SRAM_DQ[11] ; SCOMP:inst8|AC[11]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.436 ns  ; SRAM_DQ[8]  ; SCOMP:inst8|AC[8]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.429 ns  ; SRAM_DQ[9]  ; SCOMP:inst8|AC[9]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.412 ns  ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.412 ns  ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.412 ns  ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.412 ns  ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.412 ns  ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.412 ns  ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.412 ns  ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.412 ns  ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 10.346 ns  ; SRAM_DQ[15] ; SCOMP:inst8|AC[15]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.290 ns  ; SRAM_DQ[14] ; SCOMP:inst8|AC[14]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.211 ns  ; SRAM_DQ[13] ; SCOMP:inst8|AC[13]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.072 ns  ; SRAM_DQ[0]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg0 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.013 ns  ; SRAM_DQ[12] ; SCOMP:inst8|AC[12]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.979 ns   ; SRAM_DQ[7]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg7 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.976 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                 ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.972 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                            ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.951 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.887 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                       ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.744 ns   ; SRAM_DQ[0]  ; SCOMP:inst8|AC[0]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.728 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.728 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.728 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.728 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.728 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.728 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.717 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.707 ns   ; SRAM_DQ[1]  ; SCOMP:inst8|AC[1]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.672 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                     ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.661 ns   ; SRAM_DQ[1]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg1 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.657 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                     ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.654 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.653 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                     ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.630 ns   ; SRAM_DQ[3]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg3 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.601 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][1]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.601 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][1]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.601 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][1]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.572 ns   ; KEY[0]      ; SCOMP:inst8|PC[1]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.572 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.562 ns   ; SRAM_DQ[3]  ; SCOMP:inst8|AC[3]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.443 ns   ; SRAM_DQ[5]  ; LEDS:inst58|BLED[5]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.407 ns   ; KEY[0]      ; SCOMP:inst8|AC[4]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.407 ns   ; KEY[0]      ; SCOMP:inst8|AC[12]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.390 ns   ; KEY[0]      ; SCOMP:inst8|AC[9]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.383 ns   ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.343 ns   ; SRAM_DQ[7]  ; SCOMP:inst8|AC[7]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.286 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][8]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.286 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][9]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.286 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][8]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.286 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][9]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.286 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][8]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.286 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][9]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.286 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][8]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.286 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][9]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.286 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[4][8]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.286 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[4][9]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.286 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[5][8]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.286 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[6][8]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.286 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[7][8]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.286 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[8][8]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.270 ns   ; KEY[0]      ; SCOMP:inst8|PC[5]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.268 ns   ; KEY[0]      ; SCOMP:inst8|PC[10]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.237 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][0]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.237 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][1]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.237 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][2]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.235 ns   ; KEY[0]      ; SCOMP:inst8|PC[0]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.235 ns   ; KEY[0]      ; SCOMP:inst8|PC[6]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.224 ns   ; SRAM_DQ[6]  ; SCOMP:inst8|AC[6]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.115 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][1]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.115 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[4][0]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.115 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[4][1]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.115 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[5][0]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.115 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[5][1]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.115 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[6][0]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.115 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[6][1]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.115 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[7][0]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.115 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[7][1]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.115 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[7][2]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.115 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[8][0]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.115 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[8][1]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.115 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[8][2]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.113 ns   ; KEY[0]      ; SCOMP:inst8|AC[7]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.097 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][3]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.097 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][4]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.093 ns   ; KEY[0]      ; SCOMP:inst8|AC[15]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.090 ns   ; KEY[0]      ; SCOMP:inst8|AC[5]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.090 ns   ; KEY[0]      ; SCOMP:inst8|AC[2]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.090 ns   ; KEY[0]      ; SCOMP:inst8|AC[10]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.090 ns   ; KEY[0]      ; SCOMP:inst8|AC[13]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.089 ns   ; SRAM_DQ[10] ; SCOMP:inst8|AC[10]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][4]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][4]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][4]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][3]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][4]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[4][3]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[4][4]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[5][2]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[5][3]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[5][4]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[5][9]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[6][2]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[6][3]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[6][4]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[6][9]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[7][3]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[7][4]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[7][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[7][9]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[8][3]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[8][4]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[8][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.073 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[8][9]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.063 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.063 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.063 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.063 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][8]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.063 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][9]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.063 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.061 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][0]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.061 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.061 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][0]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.061 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.061 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][0]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.061 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.061 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][0]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.061 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.061 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[4][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.061 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[5][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.061 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[6][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.061 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[7][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.061 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[8][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.055 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.055 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.055 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.055 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.055 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[4][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.055 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[5][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.055 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[6][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.053 ns   ; KEY[0]      ; SCOMP:inst8|IR[10]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.034 ns   ; KEY[0]      ; SCOMP:inst8|IR[9]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.031 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][3]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.031 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.031 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][3]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.031 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.031 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][3]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.031 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.031 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.031 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[4][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.031 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[5][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.031 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[6][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.031 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[7][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.031 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[8][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.023 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][2]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.023 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.023 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][2]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.023 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.023 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][2]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.023 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.023 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][2]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.023 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.023 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[4][2]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.023 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[4][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.023 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[5][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.023 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[6][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.023 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[7][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.023 ns   ; KEY[0]      ; SCOMP:inst8|PC_STACK[8][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.009 ns   ; KEY[0]      ; SCOMP:inst8|PC[8]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.009 ns   ; KEY[0]      ; SCOMP:inst8|PC[9]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.002 ns   ; KEY[0]      ; SCOMP:inst8|PC[2]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.002 ns   ; KEY[0]      ; SCOMP:inst8|PC[4]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.990 ns   ; KEY[0]      ; SCOMP:inst8|PC[3]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.990 ns   ; KEY[0]      ; SCOMP:inst8|PC[7]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.927 ns   ; SRAM_DQ[4]  ; SCOMP:inst8|AC[4]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.862 ns   ; KEY[0]      ; SCOMP:inst8|AC[14]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.860 ns   ; KEY[0]      ; SCOMP:inst8|MW                                                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.860 ns   ; KEY[0]      ; SCOMP:inst8|AC[8]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.847 ns   ; KEY[0]      ; SCOMP:inst8|IO_CYCLE                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.830 ns   ; SRAM_DQ[2]  ; LEDS:inst58|BLED[2]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.829 ns   ; SRAM_DQ[5]  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.824 ns   ; SRAM_DQ[6]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg6 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.772 ns   ; KEY[0]      ; SCOMP:inst8|IR[13]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.772 ns   ; KEY[0]      ; SCOMP:inst8|IR[15]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.772 ns   ; KEY[0]      ; SCOMP:inst8|IR[14]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.772 ns   ; KEY[0]      ; SCOMP:inst8|IR[12]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.766 ns   ; KEY[0]      ; SCOMP:inst8|IR[8]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.759 ns   ; KEY[0]      ; SCOMP:inst8|IR[0]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.759 ns   ; KEY[0]      ; SCOMP:inst8|IR[7]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.759 ns   ; KEY[0]      ; SCOMP:inst8|IR[5]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.759 ns   ; KEY[0]      ; SCOMP:inst8|IR[6]                                                                                                                                    ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;             ;                                                                                                                                                      ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                           ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 14.498 ns  ; LEDS:inst59|BLED[3]                            ; LEDG[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.766 ns  ; LEDS:inst59|BLED[6]                            ; LEDG[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.736 ns  ; LEDS:inst59|BLED[7]                            ; LEDG[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.328 ns  ; LEDS:inst59|BLED[4]                            ; LEDG[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.092 ns  ; LEDS:inst59|BLED[5]                            ; LEDG[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.797 ns  ; LEDS:inst59|BLED[1]                            ; LEDG[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.237 ns  ; LEDS:inst59|BLED[0]                            ; LEDG[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.134 ns  ; LEDS:inst59|BLED[2]                            ; LEDG[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.124 ns  ; LEDS:inst59|BLED[9]                            ; LEDR[17] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.989 ns  ; LEDS:inst58|BLED[15]                           ; LEDR[15] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.964 ns  ; LEDS:inst58|BLED[10]                           ; LEDR[10] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.939 ns  ; LEDS:inst59|BLED[8]                            ; LEDR[16] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.936 ns  ; LEDS:inst58|BLED[8]                            ; LEDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.933 ns  ; LEDS:inst58|BLED[13]                           ; LEDR[13] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.916 ns  ; LEDS:inst58|BLED[1]                            ; LEDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.845 ns  ; LEDS:inst58|BLED[0]                            ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.661 ns  ; LEDS:inst58|BLED[2]                            ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.521 ns  ; LEDS:inst58|BLED[12]                           ; LEDR[12] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.202 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.166 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.142 ns  ; LEDS:inst58|BLED[14]                           ; LEDR[14] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.142 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.131 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.113 ns  ; LEDS:inst58|BLED[11]                           ; LEDR[11] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.096 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.078 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.073 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.067 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.049 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.022 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.006 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.003 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.990 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.983 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.979 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.970 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.968 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.953 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.931 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.897 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.896 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.894 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.891 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.890 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.883 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.880 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.879 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.877 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.873 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.869 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.868 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.864 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.858 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.856 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.856 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.852 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.850 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.849 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.845 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.843 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.843 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.842 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.840 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.835 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.828 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.825 ns  ; LEDS:inst58|BLED[3]                            ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.824 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.822 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.820 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.820 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.808 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.774 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.768 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.763 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.756 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.754 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.753 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.751 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.749 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.749 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.745 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.742 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.737 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.736 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.733 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.717 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.715 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.711 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.710 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.704 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.694 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.692 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.683 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.682 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.682 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.677 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.675 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.672 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.671 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.668 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.660 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.654 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.646 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.646 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.641 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.639 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.635 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.635 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.634 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.634 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.620 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.616 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.611 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.609 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.606 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.605 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.601 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.600 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.597 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.597 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.597 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.592 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.589 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.589 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.589 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.586 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.583 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.582 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.581 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.580 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.579 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.578 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.576 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.576 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.575 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.574 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.567 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.565 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.553 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.549 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.544 ns  ; LEDS:inst58|BLED[9]                            ; LEDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.543 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.523 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.510 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.502 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.484 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.478 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.478 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.473 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.472 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.458 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.458 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.457 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.456 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.456 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.437 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.434 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.423 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.420 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.418 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.417 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.416 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.415 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.412 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.406 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.403 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.400 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.397 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.396 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.396 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.393 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.393 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.390 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.389 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.389 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.382 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.379 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.378 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.374 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.373 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.368 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.366 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.363 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.362 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.361 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.360 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.356 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.356 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.355 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.355 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.353 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.349 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.348 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.327 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.326 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.320 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.310 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.306 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.294 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.293 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[3]  ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+----------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From        ; To                                                                                                                                                   ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 4.038 ns  ; SW[12]      ; DIG_IN:inst5|B_DI[12]                                                                                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 4.018 ns  ; SW[10]      ; DIG_IN:inst5|B_DI[10]                                                                                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.753 ns  ; SW[11]      ; DIG_IN:inst5|B_DI[11]                                                                                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.467 ns  ; SW[6]       ; DIG_IN:inst5|B_DI[6]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.465 ns  ; SW[1]       ; DIG_IN:inst5|B_DI[1]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.260 ns  ; SW[2]       ; DIG_IN:inst5|B_DI[2]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.197 ns  ; SW[4]       ; DIG_IN:inst5|B_DI[4]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.156 ns  ; SW[9]       ; DIG_IN:inst5|B_DI[9]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.155 ns  ; SW[7]       ; DIG_IN:inst5|B_DI[7]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.154 ns  ; SW[3]       ; DIG_IN:inst5|B_DI[3]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.121 ns  ; SW[0]       ; DIG_IN:inst5|B_DI[0]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.056 ns  ; SW[8]       ; DIG_IN:inst5|B_DI[8]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 3.030 ns  ; SW[5]       ; DIG_IN:inst5|B_DI[5]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.354 ns ; SW[16]      ; DIG_IN:inst6|B_DI[3]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.400 ns ; SW[15]      ; DIG_IN:inst5|B_DI[15]                                                                                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.435 ns ; SRAM_DQ[4]  ; LEDS:inst59|BLED[4]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.486 ns ; DI[10]      ; DIG_IN:inst6|B_DI[15]                                                                                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.530 ns ; SW[14]      ; DIG_IN:inst5|B_DI[14]                                                                                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.544 ns ; DI[8]       ; DIG_IN:inst6|B_DI[13]                                                                                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.574 ns ; DI[0]       ; DIG_IN:inst6|B_DI[5]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.585 ns ; KEY[2]      ; DIG_IN:inst6|B_DI[1]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.594 ns ; DI[7]       ; DIG_IN:inst6|B_DI[12]                                                                                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.605 ns ; DI[6]       ; DIG_IN:inst6|B_DI[11]                                                                                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.778 ns ; DI[4]       ; DIG_IN:inst6|B_DI[9]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.806 ns ; DI[9]       ; DIG_IN:inst6|B_DI[14]                                                                                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.828 ns ; DI[5]       ; DIG_IN:inst6|B_DI[10]                                                                                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.834 ns ; DI[3]       ; DIG_IN:inst6|B_DI[8]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.869 ns ; DI[2]       ; DIG_IN:inst6|B_DI[7]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.881 ns ; DI[1]       ; DIG_IN:inst6|B_DI[6]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.896 ns ; KEY[1]      ; DIG_IN:inst6|B_DI[0]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.907 ns ; KEY[3]      ; DIG_IN:inst6|B_DI[2]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.056 ns ; SW[13]      ; DIG_IN:inst5|B_DI[13]                                                                                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.125 ns ; SRAM_DQ[6]  ; LEDS:inst59|BLED[6]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.845 ns ; SRAM_DQ[8]  ; LEDS:inst59|BLED[8]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.922 ns ; SRAM_DQ[3]  ; LEDS:inst59|BLED[3]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.966 ns ; SRAM_DQ[1]  ; LEDS:inst59|BLED[1]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.977 ns ; SRAM_DQ[9]  ; LEDS:inst59|BLED[9]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.100 ns ; SRAM_DQ[14] ; SLCD:inst55|data_in[14]                                                                                                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.126 ns ; SRAM_DQ[15] ; SLCD:inst55|data_in[15]                                                                                                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.152 ns ; SRAM_DQ[10] ; LEDS:inst58|BLED[10]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.285 ns ; SRAM_DQ[7]  ; LEDS:inst59|BLED[7]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.309 ns ; SRAM_DQ[0]  ; LEDS:inst59|BLED[0]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.524 ns ; SRAM_DQ[12] ; SLCD:inst55|data_in[12]                                                                                                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.662 ns ; SRAM_DQ[13] ; LEDS:inst58|BLED[13]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.699 ns ; SRAM_DQ[11] ; LEDS:inst58|BLED[11]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.010 ns ; SRAM_DQ[2]  ; LEDS:inst59|BLED[2]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.054 ns ; SRAM_DQ[4]  ; SLCD:inst55|data_in[4]                                                                                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.071 ns ; SRAM_DQ[4]  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.289 ns ; SRAM_DQ[6]  ; SLCD:inst55|data_in[6]                                                                                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.307 ns ; SRAM_DQ[8]  ; LEDS:inst58|BLED[8]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.419 ns ; SRAM_DQ[10] ; SLCD:inst55|data_in[10]                                                                                                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.480 ns ; SRAM_DQ[10] ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.638 ns ; SRAM_DQ[14] ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.677 ns ; SRAM_DQ[13] ; SLCD:inst55|data_in[13]                                                                                                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.838 ns ; SRAM_DQ[5]  ; LEDS:inst59|BLED[5]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.871 ns ; SRAM_DQ[11] ; SLCD:inst55|data_in[11]                                                                                                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.891 ns ; SRAM_DQ[9]  ; SLCD:inst55|data_in[9]                                                                                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.895 ns ; SRAM_DQ[12] ; LEDS:inst58|BLED[12]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.922 ns ; SRAM_DQ[14] ; LEDS:inst58|BLED[14]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.958 ns ; SRAM_DQ[6]  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.966 ns ; SRAM_DQ[8]  ; SLCD:inst55|data_in[8]                                                                                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.096 ns ; SRAM_DQ[15] ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.128 ns ; SRAM_DQ[3]  ; SLCD:inst55|data_in[3]                                                                                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.201 ns ; SRAM_DQ[11] ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.244 ns ; SRAM_DQ[8]  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.250 ns ; SRAM_DQ[4]  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.270 ns ; SRAM_DQ[13] ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.400 ns ; SRAM_DQ[12] ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.452 ns ; SRAM_DQ[7]  ; SLCD:inst55|data_in[7]                                                                                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.616 ns ; SRAM_DQ[10] ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.627 ns ; SRAM_DQ[3]  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.717 ns ; SRAM_DQ[4]  ; LEDS:inst58|BLED[4]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.739 ns ; SRAM_DQ[1]  ; SLCD:inst55|data_in[1]                                                                                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.877 ns ; SRAM_DQ[13] ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.909 ns ; SRAM_DQ[6]  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.910 ns ; SRAM_DQ[1]  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.937 ns ; SRAM_DQ[2]  ; SLCD:inst55|data_in[2]                                                                                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.044 ns ; SRAM_DQ[0]  ; SLCD:inst55|data_in[0]                                                                                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.048 ns ; SRAM_DQ[1]  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.057 ns ; SRAM_DQ[9]  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.064 ns ; SRAM_DQ[3]  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.114 ns ; SRAM_DQ[15] ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.124 ns ; SRAM_DQ[14] ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.148 ns ; SRAM_DQ[7]  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.164 ns ; SRAM_DQ[1]  ; LEDS:inst58|BLED[1]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.234 ns ; SRAM_DQ[6]  ; LEDS:inst58|BLED[6]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.262 ns ; SRAM_DQ[0]  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.312 ns ; SRAM_DQ[12] ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.391 ns ; SRAM_DQ[3]  ; LEDS:inst58|BLED[3]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.459 ns ; SRAM_DQ[0]  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.467 ns ; SRAM_DQ[15] ; LEDS:inst58|BLED[15]                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.565 ns ; SRAM_DQ[7]  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.568 ns ; SRAM_DQ[0]  ; LEDS:inst58|BLED[0]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.708 ns ; SRAM_DQ[9]  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.769 ns ; SRAM_DQ[11] ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.940 ns ; SRAM_DQ[8]  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.015 ns ; SRAM_DQ[2]  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.029 ns ; SRAM_DQ[7]  ; LEDS:inst58|BLED[7]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.177 ns ; SRAM_DQ[9]  ; LEDS:inst58|BLED[9]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.179 ns ; SRAM_DQ[5]  ; SLCD:inst55|data_in[5]                                                                                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.417 ns ; SRAM_DQ[2]  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.745 ns ; SRAM_DQ[2]  ; LEDS:inst58|BLED[2]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.947 ns ; UART_RXD    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -6.947 ns ; UART_RXD    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -7.027 ns ; SRAM_DQ[5]  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.243 ns ; KEY[0]      ; SRAM:inst2|OE                                                                                                                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.358 ns ; SRAM_DQ[5]  ; LEDS:inst58|BLED[5]                                                                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.498 ns ; SRAM_DQ[5]  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1]                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.886 ns ; KEY[0]      ; SCOMP:inst8|IO_WRITE_INT                                                                                                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.888 ns ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                         ; CLOCK_27 ;
; N/A                                     ; None                                                ; -7.889 ns ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -7.935 ns ; SRAM_DQ[4]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg4 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -7.952 ns ; KEY[0]      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                     ; CLOCK_27 ;
; N/A                                     ; None                                                ; -8.089 ns ; KEY[0]      ; SCOMP:inst8|AC[0]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.089 ns ; KEY[0]      ; SCOMP:inst8|AC[1]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.336 ns ; KEY[0]      ; SCOMP:inst8|AC[3]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.336 ns ; KEY[0]      ; SCOMP:inst8|AC[11]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.348 ns ; KEY[0]      ; SCOMP:inst8|AC[6]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.526 ns ; KEY[0]      ; SCOMP:inst8|IR[11]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.529 ns ; KEY[0]      ; SCOMP:inst8|IR[0]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.529 ns ; KEY[0]      ; SCOMP:inst8|IR[7]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.529 ns ; KEY[0]      ; SCOMP:inst8|IR[5]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.529 ns ; KEY[0]      ; SCOMP:inst8|IR[6]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.529 ns ; KEY[0]      ; SCOMP:inst8|IR[1]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.529 ns ; KEY[0]      ; SCOMP:inst8|IR[2]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.529 ns ; KEY[0]      ; SCOMP:inst8|IR[4]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.529 ns ; KEY[0]      ; SCOMP:inst8|IR[3]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.536 ns ; KEY[0]      ; SCOMP:inst8|IR[8]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.542 ns ; KEY[0]      ; SCOMP:inst8|IR[13]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.542 ns ; KEY[0]      ; SCOMP:inst8|IR[15]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.542 ns ; KEY[0]      ; SCOMP:inst8|IR[14]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.542 ns ; KEY[0]      ; SCOMP:inst8|IR[12]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.555 ns ; SRAM_DQ[6]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg6 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.617 ns ; KEY[0]      ; SCOMP:inst8|IO_CYCLE                                                                                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.630 ns ; KEY[0]      ; SCOMP:inst8|MW                                                                                                                                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.630 ns ; KEY[0]      ; SCOMP:inst8|AC[8]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.632 ns ; KEY[0]      ; SCOMP:inst8|AC[14]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.697 ns ; SRAM_DQ[4]  ; SCOMP:inst8|AC[4]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.760 ns ; KEY[0]      ; SCOMP:inst8|PC[3]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.760 ns ; KEY[0]      ; SCOMP:inst8|PC[7]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.772 ns ; KEY[0]      ; SCOMP:inst8|PC[2]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.772 ns ; KEY[0]      ; SCOMP:inst8|PC[4]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.779 ns ; KEY[0]      ; SCOMP:inst8|PC[8]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.779 ns ; KEY[0]      ; SCOMP:inst8|PC[9]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.793 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][2]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.793 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.793 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][2]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.793 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.793 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][2]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.793 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.793 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][2]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.793 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.793 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[4][2]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.793 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[4][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.793 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[5][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.793 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[6][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.793 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[7][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.793 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[8][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.801 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][3]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.801 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.801 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][3]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.801 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.801 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][3]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.801 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.801 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.801 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[4][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.801 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[5][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.801 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[6][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.801 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[7][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.801 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[8][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.804 ns ; KEY[0]      ; SCOMP:inst8|IR[9]                                                                                                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.823 ns ; KEY[0]      ; SCOMP:inst8|IR[10]                                                                                                                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.825 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.825 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.825 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.825 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.825 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[4][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.825 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[5][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.825 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[6][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.831 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][0]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.831 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.831 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][0]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.831 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.831 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][0]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.831 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[2][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.831 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][0]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.831 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[3][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.831 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[4][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.831 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[5][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.831 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[6][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.831 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[7][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.831 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[8][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.833 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][5]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.833 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][6]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.833 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][7]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.833 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][8]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.833 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][9]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.833 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[9][10]                                                                                                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.843 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[0][4]                                                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -8.843 ns ; KEY[0]      ; SCOMP:inst8|PC_STACK[1][4]                                                                                                                           ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;             ;                                                                                                                                                      ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Mar 13 12:04:15 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only
Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst70" as buffer
    Info: Detected gated clock "inst71" as buffer
    Info: Detected gated clock "inst68" as buffer
    Info: Detected gated clock "inst73" as buffer
    Info: Detected gated clock "inst71~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~2" as buffer
    Info: Detected gated clock "inst74" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10KHz" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10Hz" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~1" as buffer
    Info: Detected gated clock "inst76" as buffer
    Info: Detected gated clock "inst77" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[3]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[4]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[2]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[1]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[6]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[5]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_CYCLE" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[7]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_WRITE_INT" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[0]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal19~1" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal19~0" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 3.933 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "SRAM:inst2|OE" and destination register "SCOMP:inst8|AC[15]"
    Info: + Largest register to register requirement is 9.776 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.010 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 0.295 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 0.295 ns; Loc. = LCFF_X20_Y15_N1; Fanout = 18; REG Node = 'SCOMP:inst8|AC[15]'
                Info: Total cell delay = 0.537 ns ( 20.24 % )
                Info: Total interconnect delay = 2.116 ns ( 79.76 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to source register is 0.305 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk2" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 0.305 ns; Loc. = LCFF_X21_Y17_N13; Fanout = 20; REG Node = 'SRAM:inst2|OE'
                Info: Total cell delay = 0.537 ns ( 20.17 % )
                Info: Total interconnect delay = 2.126 ns ( 79.83 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.843 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y17_N13; Fanout = 20; REG Node = 'SRAM:inst2|OE'
        Info: 2: + IC(1.066 ns) + CELL(0.393 ns) = 1.459 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~5'
        Info: 3: + IC(0.266 ns) + CELL(0.438 ns) = 2.163 ns; Loc. = LCCOMB_X22_Y16_N2; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~6'
        Info: 4: + IC(1.200 ns) + CELL(0.420 ns) = 3.783 ns; Loc. = LCCOMB_X15_Y18_N14; Fanout = 5; COMB Node = 'UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]~7'
        Info: 5: + IC(1.289 ns) + CELL(0.150 ns) = 5.222 ns; Loc. = LCCOMB_X19_Y15_N14; Fanout = 1; COMB Node = 'SCOMP:inst8|Selector12~5'
        Info: 6: + IC(0.388 ns) + CELL(0.149 ns) = 5.759 ns; Loc. = LCCOMB_X20_Y15_N0; Fanout = 1; COMB Node = 'SCOMP:inst8|Selector12~11'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 5.843 ns; Loc. = LCFF_X20_Y15_N1; Fanout = 18; REG Node = 'SCOMP:inst8|AC[15]'
        Info: Total cell delay = 1.634 ns ( 27.97 % )
        Info: Total interconnect delay = 4.209 ns ( 72.03 % )
Info: Slack time is 32.206 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "SLCD:inst55|data_in[1]" and destination register "SLCD:inst55|LCD_D[6]"
    Info: + Largest register to register requirement is 36.455 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.331 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 2.975 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 36; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'ACC_CLK_GEN:inst60|clock_10KHz'
                Info: 4: + IC(0.838 ns) + CELL(0.000 ns) = 1.394 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'ACC_CLK_GEN:inst60|clock_10KHz~clkctrl'
                Info: 5: + IC(1.044 ns) + CELL(0.537 ns) = 2.975 ns; Loc. = LCFF_X11_Y18_N5; Fanout = 2; REG Node = 'SLCD:inst55|LCD_D[6]'
                Info: Total cell delay = 1.324 ns ( 24.83 % )
                Info: Total interconnect delay = 4.009 ns ( 75.17 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 6.306 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 0.554 ns; Loc. = LCFF_X21_Y18_N19; Fanout = 3; REG Node = 'SCOMP:inst8|IO_CYCLE'
                Info: 4: + IC(0.337 ns) + CELL(0.416 ns) = 1.307 ns; Loc. = LCCOMB_X21_Y18_N14; Fanout = 2; COMB Node = 'IO_DECODER:inst24|Equal2~0'
                Info: 5: + IC(0.251 ns) + CELL(0.420 ns) = 1.978 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 4; COMB Node = 'IO_DECODER:inst24|Equal2~2'
                Info: 6: + IC(0.295 ns) + CELL(0.406 ns) = 2.679 ns; Loc. = LCCOMB_X21_Y18_N2; Fanout = 1; COMB Node = 'inst68'
                Info: 7: + IC(2.046 ns) + CELL(0.000 ns) = 4.725 ns; Loc. = CLKCTRL_G15; Fanout = 16; COMB Node = 'inst68~clkctrl'
                Info: 8: + IC(1.044 ns) + CELL(0.537 ns) = 6.306 ns; Loc. = LCFF_X12_Y18_N3; Fanout = 5; REG Node = 'SLCD:inst55|data_in[1]'
                Info: Total cell delay = 2.566 ns ( 29.62 % )
                Info: Total interconnect delay = 6.098 ns ( 70.38 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.249 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y18_N3; Fanout = 5; REG Node = 'SLCD:inst55|data_in[1]'
        Info: 2: + IC(0.541 ns) + CELL(0.438 ns) = 0.979 ns; Loc. = LCCOMB_X12_Y18_N8; Fanout = 1; COMB Node = 'SLCD:inst55|Mux0~0'
        Info: 3: + IC(0.926 ns) + CELL(0.275 ns) = 2.180 ns; Loc. = LCCOMB_X15_Y18_N6; Fanout = 1; COMB Node = 'SLCD:inst55|Mux32~0'
        Info: 4: + IC(0.451 ns) + CELL(0.420 ns) = 3.051 ns; Loc. = LCCOMB_X15_Y18_N26; Fanout = 2; COMB Node = 'SLCD:inst55|Mux32~1'
        Info: 5: + IC(0.964 ns) + CELL(0.150 ns) = 4.165 ns; Loc. = LCCOMB_X11_Y18_N4; Fanout = 1; COMB Node = 'SLCD:inst55|Selector20~0'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.249 ns; Loc. = LCFF_X11_Y18_N5; Fanout = 2; REG Node = 'SLCD:inst55|LCD_D[6]'
        Info: Total cell delay = 1.367 ns ( 32.17 % )
        Info: Total interconnect delay = 2.882 ns ( 67.83 % )
Info: Slack time is 6.701 ns for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "SCOMP:inst8|IO_WRITE_INT" and destination register "SRAM:inst2|STATE.IDLE"
    Info: + Largest register to register requirement is 9.789 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.003 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 0.305 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk2" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 0.305 ns; Loc. = LCFF_X21_Y17_N19; Fanout = 2; REG Node = 'SRAM:inst2|STATE.IDLE'
                Info: Total cell delay = 0.537 ns ( 20.17 % )
                Info: Total interconnect delay = 2.126 ns ( 79.83 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 0.302 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 0.302 ns; Loc. = LCFF_X21_Y17_N1; Fanout = 29; REG Node = 'SCOMP:inst8|IO_WRITE_INT'
                Info: Total cell delay = 0.537 ns ( 20.19 % )
                Info: Total interconnect delay = 2.123 ns ( 79.81 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 3.088 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y17_N1; Fanout = 29; REG Node = 'SCOMP:inst8|IO_WRITE_INT'
        Info: 2: + IC(2.092 ns) + CELL(0.275 ns) = 2.367 ns; Loc. = LCCOMB_X21_Y17_N26; Fanout = 1; COMB Node = 'SRAM:inst2|Selector0~0'
        Info: 3: + IC(0.259 ns) + CELL(0.378 ns) = 3.004 ns; Loc. = LCCOMB_X21_Y17_N18; Fanout = 1; COMB Node = 'SRAM:inst2|Selector0~1'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.088 ns; Loc. = LCFF_X21_Y17_N19; Fanout = 2; REG Node = 'SRAM:inst2|STATE.IDLE'
        Info: Total cell delay = 0.737 ns ( 23.87 % )
        Info: Total interconnect delay = 2.351 ns ( 76.13 % )
Info: Slack time is 63.086 ns for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|baud_counter[2]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]"
    Info: Fmax is 207.68 MHz (period= 4.815 ns)
    Info: + Largest register to register requirement is 67.693 ns
        Info: + Setup relationship between source and destination is 67.901 ns
            Info: + Latch edge is 67.901 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.006 ns
            Info: + Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.644 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X29_Y20_N17; Fanout = 4; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]'
                Info: Total cell delay = 0.537 ns ( 20.31 % )
                Info: Total interconnect delay = 2.107 ns ( 79.69 % )
            Info: - Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.638 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X25_Y16_N9; Fanout = 5; REG Node = 'UART_INTERFACE:inst1|UART:inst2|baud_counter[2]'
                Info: Total cell delay = 0.537 ns ( 20.36 % )
                Info: Total interconnect delay = 2.101 ns ( 79.64 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.607 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y16_N9; Fanout = 5; REG Node = 'UART_INTERFACE:inst1|UART:inst2|baud_counter[2]'
        Info: 2: + IC(0.776 ns) + CELL(0.415 ns) = 1.191 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~1'
        Info: 3: + IC(0.702 ns) + CELL(0.150 ns) = 2.043 ns; Loc. = LCCOMB_X25_Y16_N0; Fanout = 7; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_sample_tick~2'
        Info: 4: + IC(0.263 ns) + CELL(0.393 ns) = 2.699 ns; Loc. = LCCOMB_X25_Y16_N18; Fanout = 10; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]~0'
        Info: 5: + IC(1.248 ns) + CELL(0.660 ns) = 4.607 ns; Loc. = LCFF_X29_Y20_N17; Fanout = 4; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]'
        Info: Total cell delay = 1.618 ns ( 35.12 % )
        Info: Total interconnect delay = 2.989 ns ( 64.88 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: Minimum slack time is -4.899 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]" and destination register "UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]"
    Info: + Shortest register to register delay is 0.966 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y18_N25; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]'
        Info: 2: + IC(0.732 ns) + CELL(0.150 ns) = 0.882 ns; Loc. = LCCOMB_X24_Y18_N18; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.966 ns; Loc. = LCFF_X24_Y18_N19; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 0.234 ns ( 24.22 % )
        Info: Total interconnect delay = 0.732 ns ( 75.78 % )
    Info: - Smallest register to register requirement is 5.865 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 5.849 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 8.519 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 2.912 ns; Loc. = LCFF_X21_Y18_N23; Fanout = 38; REG Node = 'SCOMP:inst8|IR[2]'
                Info: 4: + IC(0.744 ns) + CELL(0.371 ns) = 4.027 ns; Loc. = LCCOMB_X21_Y18_N26; Fanout = 3; COMB Node = 'IO_DECODER:inst24|Equal19~1'
                Info: 5: + IC(0.476 ns) + CELL(0.419 ns) = 4.922 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 18; COMB Node = 'UART_INTERFACE:inst1|inst3'
                Info: 6: + IC(2.031 ns) + CELL(0.000 ns) = 6.953 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'UART_INTERFACE:inst1|inst3~clkctrl'
                Info: 7: + IC(1.029 ns) + CELL(0.537 ns) = 8.519 ns; Loc. = LCFF_X24_Y18_N19; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]'
                Info: Total cell delay = 2.114 ns ( 24.82 % )
                Info: Total interconnect delay = 6.405 ns ( 75.18 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 2.670 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X28_Y18_N25; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]'
                Info: Total cell delay = 0.537 ns ( 20.11 % )
                Info: Total interconnect delay = 2.133 ns ( 79.89 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk0 along 165 path(s). See Report window for details.
Info: Minimum slack time is 391 ps for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "SLCD:inst55|LCD_D[6]" and destination register "SLCD:inst55|LCD_D[6]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y18_N5; Fanout = 2; REG Node = 'SLCD:inst55|LCD_D[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X11_Y18_N4; Fanout = 1; COMB Node = 'SLCD:inst55|Selector20~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X11_Y18_N5; Fanout = 2; REG Node = 'SLCD:inst55|LCD_D[6]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 5.333 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 36; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'ACC_CLK_GEN:inst60|clock_10KHz'
                Info: 4: + IC(0.838 ns) + CELL(0.000 ns) = 3.752 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'ACC_CLK_GEN:inst60|clock_10KHz~clkctrl'
                Info: 5: + IC(1.044 ns) + CELL(0.537 ns) = 5.333 ns; Loc. = LCFF_X11_Y18_N5; Fanout = 2; REG Node = 'SLCD:inst55|LCD_D[6]'
                Info: Total cell delay = 1.324 ns ( 24.83 % )
                Info: Total interconnect delay = 4.009 ns ( 75.17 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 5.333 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 36; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X64_Y19_N31; Fanout = 1; REG Node = 'ACC_CLK_GEN:inst60|clock_10KHz'
                Info: 4: + IC(0.838 ns) + CELL(0.000 ns) = 3.752 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'ACC_CLK_GEN:inst60|clock_10KHz~clkctrl'
                Info: 5: + IC(1.044 ns) + CELL(0.537 ns) = 5.333 ns; Loc. = LCFF_X11_Y18_N5; Fanout = 2; REG Node = 'SLCD:inst55|LCD_D[6]'
                Info: Total cell delay = 1.324 ns ( 24.83 % )
                Info: Total interconnect delay = 4.009 ns ( 75.17 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "SRAM:inst2|OE" and destination register "SRAM:inst2|OE"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y17_N13; Fanout = 20; REG Node = 'SRAM:inst2|OE'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 1; COMB Node = 'SRAM:inst2|OE~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X21_Y17_N13; Fanout = 20; REG Node = 'SRAM:inst2|OE'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 2.663 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X21_Y17_N13; Fanout = 20; REG Node = 'SRAM:inst2|OE'
                Info: Total cell delay = 0.537 ns ( 20.17 % )
                Info: Total interconnect delay = 2.126 ns ( 79.83 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to source register is 2.663 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X21_Y17_N13; Fanout = 20; REG Node = 'SRAM:inst2|OE'
                Info: Total cell delay = 0.537 ns ( 20.17 % )
                Info: Total interconnect delay = 2.126 ns ( 79.83 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y16_N5; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X25_Y16_N4; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X25_Y16_N5; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.638 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X25_Y16_N5; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.36 % )
                Info: Total interconnect delay = 2.101 ns ( 79.64 % )
            Info: - Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.638 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X25_Y16_N5; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.36 % )
                Info: Total interconnect delay = 2.101 ns ( 79.64 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "SCOMP:inst8|AC[5]" (data pin = "SRAM_DQ[5]", clock pin = "CLOCK_50") is 11.599 ns
    Info: + Longest pin to register delay is 11.927 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB10; Fanout = 1; PIN Node = 'SRAM_DQ[5]'
        Info: 2: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = IOC_X14_Y0_N1; Fanout = 1; COMB Node = 'SRAM_DQ~10'
        Info: 3: + IC(6.163 ns) + CELL(0.438 ns) = 7.421 ns; Loc. = LCCOMB_X22_Y18_N28; Fanout = 1; COMB Node = 'DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~23'
        Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 7.814 ns; Loc. = LCCOMB_X22_Y18_N30; Fanout = 1; COMB Node = 'DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~24'
        Info: 5: + IC(1.139 ns) + CELL(0.413 ns) = 9.366 ns; Loc. = LCCOMB_X22_Y18_N10; Fanout = 1; COMB Node = 'DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~25'
        Info: 6: + IC(1.212 ns) + CELL(0.150 ns) = 10.728 ns; Loc. = LCCOMB_X18_Y15_N0; Fanout = 7; COMB Node = 'DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]~26'
        Info: 7: + IC(0.254 ns) + CELL(0.150 ns) = 11.132 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 1; COMB Node = 'SCOMP:inst8|Selector22~0'
        Info: 8: + IC(0.273 ns) + CELL(0.438 ns) = 11.843 ns; Loc. = LCCOMB_X18_Y15_N18; Fanout = 1; COMB Node = 'SCOMP:inst8|Selector22~5'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 11.927 ns; Loc. = LCFF_X18_Y15_N19; Fanout = 9; REG Node = 'SCOMP:inst8|AC[5]'
        Info: Total cell delay = 2.643 ns ( 22.16 % )
        Info: Total interconnect delay = 9.284 ns ( 77.84 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 2.650 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X18_Y15_N19; Fanout = 9; REG Node = 'SCOMP:inst8|AC[5]'
        Info: Total cell delay = 0.537 ns ( 20.26 % )
        Info: Total interconnect delay = 2.113 ns ( 79.74 % )
Info: tco from clock "CLOCK_50" to destination pin "LEDG[3]" through register "LEDS:inst59|BLED[3]" is 14.498 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 9.071 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 2.912 ns; Loc. = LCFF_X21_Y18_N19; Fanout = 3; REG Node = 'SCOMP:inst8|IO_CYCLE'
        Info: 4: + IC(0.337 ns) + CELL(0.416 ns) = 3.665 ns; Loc. = LCCOMB_X21_Y18_N14; Fanout = 2; COMB Node = 'IO_DECODER:inst24|Equal2~0'
        Info: 5: + IC(0.251 ns) + CELL(0.420 ns) = 4.336 ns; Loc. = LCCOMB_X21_Y18_N12; Fanout = 4; COMB Node = 'IO_DECODER:inst24|Equal2~2'
        Info: 6: + IC(0.294 ns) + CELL(0.410 ns) = 5.040 ns; Loc. = LCCOMB_X21_Y18_N10; Fanout = 1; COMB Node = 'inst71'
        Info: 7: + IC(2.462 ns) + CELL(0.000 ns) = 7.502 ns; Loc. = CLKCTRL_G7; Fanout = 10; COMB Node = 'inst71~clkctrl'
        Info: 8: + IC(1.032 ns) + CELL(0.537 ns) = 9.071 ns; Loc. = LCFF_X19_Y16_N1; Fanout = 1; REG Node = 'LEDS:inst59|BLED[3]'
        Info: Total cell delay = 2.570 ns ( 28.33 % )
        Info: Total interconnect delay = 6.501 ns ( 71.67 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.535 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y16_N1; Fanout = 1; REG Node = 'LEDS:inst59|BLED[3]'
        Info: 2: + IC(4.719 ns) + CELL(2.816 ns) = 7.535 ns; Loc. = PIN_V18; Fanout = 0; PIN Node = 'LEDG[3]'
        Info: Total cell delay = 2.816 ns ( 37.37 % )
        Info: Total interconnect delay = 4.719 ns ( 62.63 % )
Info: th for register "DIG_IN:inst5|B_DI[12]" (data pin = "SW[12]", clock pin = "CLOCK_50") is 4.038 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 8.495 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 431; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 2.912 ns; Loc. = LCFF_X21_Y18_N19; Fanout = 3; REG Node = 'SCOMP:inst8|IO_CYCLE'
        Info: 4: + IC(0.337 ns) + CELL(0.416 ns) = 3.665 ns; Loc. = LCCOMB_X21_Y18_N14; Fanout = 2; COMB Node = 'IO_DECODER:inst24|Equal2~0'
        Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 4.195 ns; Loc. = LCCOMB_X21_Y18_N8; Fanout = 5; COMB Node = 'IO_DECODER:inst24|Equal2~1'
        Info: 6: + IC(0.475 ns) + CELL(0.150 ns) = 4.820 ns; Loc. = LCCOMB_X21_Y18_N20; Fanout = 18; COMB Node = 'inst77'
        Info: 7: + IC(2.097 ns) + CELL(0.000 ns) = 6.917 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'inst77~clkctrl'
        Info: 8: + IC(1.041 ns) + CELL(0.537 ns) = 8.495 ns; Loc. = LCFF_X20_Y18_N15; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[12]'
        Info: Total cell delay = 2.165 ns ( 25.49 % )
        Info: Total interconnect delay = 6.330 ns ( 74.51 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.365 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; PIN Node = 'SW[12]'
        Info: 2: + IC(1.000 ns) + CELL(0.366 ns) = 2.365 ns; Loc. = LCFF_X20_Y18_N15; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[12]'
        Info: Total cell delay = 1.365 ns ( 57.72 % )
        Info: Total interconnect delay = 1.000 ns ( 42.28 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Fri Mar 13 12:04:16 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


