Nov 21, 2011 8:38:09 AM com.altera.utilities.Launcher launch
INFO: Launching:c:/altera/11.1/quartus//bin/quartus_map.exe not_a_project --generate_hdl_interface=D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/bts_gui_comp/heartbeat.vhd --source=D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/bts_gui_comp/heartbeat.vhd --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/lmong/AppData/Local/Temp/alt5299_6190138793194466730.dir/0001_sopcqmap/
Nov 21, 2011 8:38:13 AM com.altera.utilities.Launcher launch
INFO: Launching:c:/altera/11.1/quartus//bin/quartus_map.exe not_a_project --generate_hdl_interface=D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/bts_gui_comp/sc_inf.vhd --source=D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/bts_gui_comp/sc_inf.vhd --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/lmong/AppData/Local/Temp/alt5299_6190138793194466730.dir/0002_sopcqmap/
Nov 21, 2011 8:38:17 AM com.altera.utilities.Launcher launch
INFO: Launching:c:/altera/11.1/quartus//bin/quartus_map.exe not_a_project --generate_hdl_interface=D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/nios_bts_port_ddr2_x40.v --source=D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/nios_bts_port_ddr2_x40.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/lmong/AppData/Local/Temp/alt5299_6190138793194466730.dir/0003_sopcqmap/
Nov 21, 2011 8:38:22 AM com.altera.utilities.Launcher launch
INFO: Launching:c:/altera/11.1/quartus//bin/quartus_map.exe not_a_project --generate_hdl_interface=D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/bts_gui_comp/product_info.vhd --source=D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/bts_gui_comp/product_info.vhd --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/lmong/AppData/Local/Temp/alt5299_6190138793194466730.dir/0004_sopcqmap/
Nov 21, 2011 8:38:42 AM com.altera.utilities.Launcher launch
INFO: Launching:c:\altera\11.1\quartus//bin/quartus_sh.exe -t sopc_add_qip_file.tcl
Nov 21, 2011 8:38:43 AM com.altera.utilities.Launcher launch
INFO: Launching:C:/altera/11.1/quartus/bin/cygwin/bin/sh.exe -c . C:/altera/11.1/quartus/sopc_builder/bin/nios_sh ; C:/altera/11.1/quartus/sopc_builder/bin/sopc_builder --classic --no_splash --refresh D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/nios_bts.ptf
Nov 21, 2011 8:38:51 AM com.altera.utilities.Launcher launch
INFO: Launching:C:/altera/11.1/quartus/bin/cygwin/bin/sh.exe -c . C:/altera/11.1/quartus/sopc_builder/bin/nios_sh ; C:/altera/11.1/quartus/sopc_builder/bin/sopc_builder --classic --generate D:/Board_Design/Regression_Test/CycloneIII_3C120_dev_kit/11.1_Format/Installer_Package_Prep/CycloneIII_3C120_FPGA/examples/board_test_system/bts_ddr2top/nios_bts.ptf
