============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Thu Mar  2 20:09:35 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../../../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(53)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(54)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(84)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 13 trigger nets, 13 data nets.
KIT-1004 : Chipwatcher code = 1110101100110000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0101100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=72) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=72) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0101100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0101100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0101100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=72)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=72)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0101100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=13,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0101100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1115/22 useful/useless nets, 476/17 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 904/10 useful/useless nets, 774/10 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 888/16 useful/useless nets, 762/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 286 better
SYN-1014 : Optimize round 2
SYN-1032 : 713/15 useful/useless nets, 587/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 714/25 useful/useless nets, 590/16 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 41 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1049/3 useful/useless nets, 925/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 146 (3.94), #lev = 5 (2.07)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 146 (4.08), #lev = 4 (2.01)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 415 instances into 146 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 255 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.036557s wall, 0.781250s user + 0.062500s system = 0.843750s CPU (81.4%)

RUN-1004 : used memory is 107 MB, reserved memory is 72 MB, peak memory is 112 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net rx/uart_data_b[7] will be merged to another kept net rx/uart_data[7]
SYN-5055 WARNING: The kept net rx/uart_data_b[6] will be merged to another kept net rx/uart_data[6]
SYN-5055 WARNING: The kept net rx/uart_data_b[5] will be merged to another kept net rx/uart_data[5]
SYN-5055 WARNING: The kept net rx/uart_data_b[4] will be merged to another kept net rx/uart_data[4]
SYN-5055 WARNING: The kept net rx/uart_data_b[3] will be merged to another kept net rx/uart_data[3]
SYN-5055 WARNING: The kept net rx/uart_data_b[2] will be merged to another kept net rx/uart_data[2]
SYN-5055 WARNING: The kept net rx/uart_data_b[1] will be merged to another kept net rx/uart_data[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/uart_data[0]
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (160 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 508 instances
RUN-0007 : 146 luts, 263 seqs, 45 mslices, 30 lslices, 17 pads, 3 brams, 0 dsps
RUN-1001 : There are total 644 nets
RUN-1001 : 352 nets have 2 pins
RUN-1001 : 241 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     105     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     156     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 8
PHY-3001 : Initial placement ...
PHY-3001 : design contains 506 instances, 146 luts, 263 seqs, 75 slices, 12 macros(75 instances: 45 mslices 30 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 199985
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 506.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 117298, overlap = 6.75
PHY-3002 : Step(2): len = 71999.5, overlap = 4.5
PHY-3002 : Step(3): len = 51922.9, overlap = 6.75
PHY-3002 : Step(4): len = 41430.3, overlap = 6.75
PHY-3002 : Step(5): len = 36197.6, overlap = 6.75
PHY-3002 : Step(6): len = 30907.3, overlap = 4.5
PHY-3002 : Step(7): len = 25867.7, overlap = 6.75
PHY-3002 : Step(8): len = 23409.7, overlap = 6.75
PHY-3002 : Step(9): len = 20769.7, overlap = 6.75
PHY-3002 : Step(10): len = 17709.7, overlap = 6.75
PHY-3002 : Step(11): len = 16308.2, overlap = 6.75
PHY-3002 : Step(12): len = 16187.7, overlap = 6.75
PHY-3002 : Step(13): len = 14548.9, overlap = 6.75
PHY-3002 : Step(14): len = 14634.5, overlap = 6.75
PHY-3002 : Step(15): len = 13669.1, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.83349e-05
PHY-3002 : Step(16): len = 14152.2, overlap = 4.5
PHY-3002 : Step(17): len = 14227.2, overlap = 4.5
PHY-3002 : Step(18): len = 13619.6, overlap = 6.75
PHY-3002 : Step(19): len = 13555.7, overlap = 6.75
PHY-3002 : Step(20): len = 13541.7, overlap = 6.75
PHY-3002 : Step(21): len = 13482.1, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.66699e-05
PHY-3002 : Step(22): len = 13268.9, overlap = 6.75
PHY-3002 : Step(23): len = 13236.7, overlap = 6.75
PHY-3002 : Step(24): len = 13091.3, overlap = 4.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00015334
PHY-3002 : Step(25): len = 13132.1, overlap = 4.5
PHY-3002 : Step(26): len = 13107, overlap = 4.5
PHY-3002 : Step(27): len = 13091.3, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008817s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(28): len = 13406, overlap = 6.875
PHY-3002 : Step(29): len = 13509.6, overlap = 7.75
PHY-3002 : Step(30): len = 12659.8, overlap = 12.6562
PHY-3002 : Step(31): len = 12764, overlap = 12.75
PHY-3002 : Step(32): len = 12643.8, overlap = 13.5625
PHY-3002 : Step(33): len = 12610.2, overlap = 11
PHY-3002 : Step(34): len = 12042.8, overlap = 10.4688
PHY-3002 : Step(35): len = 12126.8, overlap = 10.6562
PHY-3002 : Step(36): len = 12211.1, overlap = 10.0938
PHY-3002 : Step(37): len = 12178.1, overlap = 9.5625
PHY-3002 : Step(38): len = 11806.1, overlap = 10
PHY-3002 : Step(39): len = 11363.6, overlap = 10.4375
PHY-3002 : Step(40): len = 11390.6, overlap = 10.4375
PHY-3002 : Step(41): len = 11320.6, overlap = 10.6875
PHY-3002 : Step(42): len = 11320.6, overlap = 10.6875
PHY-3002 : Step(43): len = 11091.5, overlap = 10.4375
PHY-3002 : Step(44): len = 11130.6, overlap = 10.4375
PHY-3002 : Step(45): len = 11130.6, overlap = 10.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.55639e-06
PHY-3002 : Step(46): len = 11168.4, overlap = 34.5938
PHY-3002 : Step(47): len = 11168.4, overlap = 34.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.11279e-06
PHY-3002 : Step(48): len = 11755.2, overlap = 31.8438
PHY-3002 : Step(49): len = 11755.2, overlap = 31.8438
PHY-3002 : Step(50): len = 11431.5, overlap = 34.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15696e-05
PHY-3002 : Step(51): len = 12538.7, overlap = 23.8438
PHY-3002 : Step(52): len = 12538.7, overlap = 23.8438
PHY-3002 : Step(53): len = 11986.8, overlap = 26.6875
PHY-3002 : Step(54): len = 11986.8, overlap = 26.6875
PHY-3002 : Step(55): len = 12057.1, overlap = 26.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.24066e-05
PHY-3002 : Step(56): len = 12824.6, overlap = 21.1562
PHY-3002 : Step(57): len = 12950.8, overlap = 21.2188
PHY-3002 : Step(58): len = 13221.9, overlap = 19.6562
PHY-3002 : Step(59): len = 12818.6, overlap = 19.9062
PHY-3002 : Step(60): len = 12801.9, overlap = 20.0938
PHY-3002 : Step(61): len = 12793.5, overlap = 20.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.48131e-05
PHY-3002 : Step(62): len = 13044.7, overlap = 19.3438
PHY-3002 : Step(63): len = 13044.7, overlap = 19.3438
PHY-3002 : Step(64): len = 12924.3, overlap = 19.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.96263e-05
PHY-3002 : Step(65): len = 13379.3, overlap = 19.0938
PHY-3002 : Step(66): len = 13494.6, overlap = 18.8438
PHY-3002 : Step(67): len = 13678.1, overlap = 18.3438
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 34.34 peak overflow 2.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/644.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 15064, over cnt = 72(0%), over = 283, worst = 15
PHY-1001 : End global iterations;  0.055317s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (28.2%)

PHY-1001 : Congestion index: top1 = 27.67, top5 = 8.97, top10 = 4.76, top15 = 3.18.
PHY-1001 : End incremental global routing;  0.120911s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (38.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2582, tnet num: 642, tinst num: 506, tnode num: 3539, tedge num: 4328.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.143647s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (76.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.276333s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (62.2%)

OPT-1001 : Current memory(MB): used = 156, reserve = 120, peak = 156.
OPT-1001 : End physical optimization;  0.289346s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (59.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 146 LUT to BLE ...
SYN-4008 : Packed 146 LUT and 60 SEQ to BLE.
SYN-4003 : Packing 203 remaining SEQ's ...
SYN-4005 : Packed 94 SEQ with LUT/SLICE
SYN-4006 : 6 single LUT's are left
SYN-4006 : 109 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 255/398 primitive instances ...
PHY-3001 : End packing;  0.022067s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (141.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 246 instances
RUN-1001 : 111 mslices, 111 lslices, 17 pads, 3 brams, 0 dsps
RUN-1001 : There are total 585 nets
RUN-1001 : 267 nets have 2 pins
RUN-1001 : 267 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 244 instances, 222 slices, 12 macros(75 instances: 45 mslices 30 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 13777.2, Over = 23.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.2208e-06
PHY-3002 : Step(68): len = 13260, overlap = 22.5
PHY-3002 : Step(69): len = 13286.1, overlap = 22.5
PHY-3002 : Step(70): len = 13179.3, overlap = 22.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84416e-05
PHY-3002 : Step(71): len = 13165.2, overlap = 22
PHY-3002 : Step(72): len = 13297.9, overlap = 22.5
PHY-3002 : Step(73): len = 13533, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.68832e-05
PHY-3002 : Step(74): len = 13667.5, overlap = 20
PHY-3002 : Step(75): len = 13787.1, overlap = 19.25
PHY-3002 : Step(76): len = 13963.6, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.090697s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (17.2%)

PHY-3001 : Trial Legalized: Len = 19212.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000410795
PHY-3002 : Step(77): len = 16815.6, overlap = 4.5
PHY-3002 : Step(78): len = 15749.7, overlap = 7.25
PHY-3002 : Step(79): len = 15496.2, overlap = 7
PHY-3002 : Step(80): len = 15285.5, overlap = 7.75
PHY-3002 : Step(81): len = 15248.3, overlap = 7.5
PHY-3002 : Step(82): len = 15147.5, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00082159
PHY-3002 : Step(83): len = 15224.6, overlap = 7.5
PHY-3002 : Step(84): len = 15245.1, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00164318
PHY-3002 : Step(85): len = 15261.6, overlap = 7.5
PHY-3002 : Step(86): len = 15261.6, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005719s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17584.2, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005067s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 10 instances has been re-located, deltaX = 2, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 17692.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 34/585.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 20560, over cnt = 67(0%), over = 96, worst = 5
PHY-1002 : len = 21152, over cnt = 21(0%), over = 22, worst = 2
PHY-1002 : len = 21456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.125286s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (24.9%)

PHY-1001 : Congestion index: top1 = 24.74, top5 = 12.39, top10 = 6.72, top15 = 4.48.
PHY-1001 : End incremental global routing;  0.207960s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (37.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2238, tnet num: 583, tinst num: 244, tnode num: 2902, tedge num: 3871.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.157871s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (89.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.376899s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (58.0%)

OPT-1001 : Current memory(MB): used = 158, reserve = 122, peak = 158.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001120s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 491/585.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 21456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005973s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (261.6%)

PHY-1001 : Congestion index: top1 = 24.74, top5 = 12.39, top10 = 6.72, top15 = 4.48.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 24.206897
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.467278s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (66.9%)

RUN-1003 : finish command "place" in  4.520239s wall, 0.828125s user + 0.343750s system = 1.171875s CPU (25.9%)

RUN-1004 : used memory is 141 MB, reserved memory is 106 MB, peak memory is 158 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 246 instances
RUN-1001 : 111 mslices, 111 lslices, 17 pads, 3 brams, 0 dsps
RUN-1001 : There are total 585 nets
RUN-1001 : 267 nets have 2 pins
RUN-1001 : 267 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2238, tnet num: 583, tinst num: 244, tnode num: 2902, tedge num: 3871.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 111 mslices, 111 lslices, 17 pads, 3 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 583 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 310 clock pins, and constraint 664 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 20336, over cnt = 63(0%), over = 94, worst = 5
PHY-1002 : len = 20968, over cnt = 22(0%), over = 25, worst = 3
PHY-1002 : len = 21288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.123057s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.7%)

PHY-1001 : Congestion index: top1 = 24.48, top5 = 12.18, top10 = 6.62, top15 = 4.42.
PHY-1001 : End global routing;  0.197294s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (47.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 184, reserve = 148, peak = 196.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 450, reserve = 418, peak = 450.
PHY-1001 : End build detailed router design. 4.231624s wall, 3.828125s user + 0.078125s system = 3.906250s CPU (92.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 16008, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.589465s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (95.4%)

PHY-1001 : Current memory(MB): used = 481, reserve = 450, peak = 481.
PHY-1001 : End phase 1; 0.604075s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (95.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 85% nets.
PHY-1022 : len = 82928, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 481, reserve = 450, peak = 481.
PHY-1001 : End initial routed; 2.381067s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (64.3%)

PHY-1001 : Current memory(MB): used = 481, reserve = 450, peak = 481.
PHY-1001 : End phase 2; 2.381141s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (64.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 82840, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.031453s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 82736, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.084530s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (92.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 82744, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.024743s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 5 feed throughs used by 5 nets
PHY-1001 : End commit to database; 0.085045s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (110.2%)

PHY-1001 : Current memory(MB): used = 491, reserve = 460, peak = 491.
PHY-1001 : End phase 3; 0.390479s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (68.0%)

PHY-1003 : Routed, final wirelength = 82744
PHY-1001 : Current memory(MB): used = 491, reserve = 460, peak = 491.
PHY-1001 : End export database. 0.022407s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.7%)

PHY-1001 : End detail routing;  7.942420s wall, 6.421875s user + 0.140625s system = 6.562500s CPU (82.6%)

RUN-1003 : finish command "route" in  8.405445s wall, 6.625000s user + 0.156250s system = 6.781250s CPU (80.7%)

RUN-1004 : used memory is 432 MB, reserved memory is 399 MB, peak memory is 491 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   14
  #output                   4
  #inout                    0

Utilization Statistics
#lut                      313   out of  19600    1.60%
#reg                      263   out of  19600    1.34%
#le                       422
  #lut only               159   out of    422   37.68%
  #reg only               109   out of    422   25.83%
  #lut&reg                154   out of    422   36.49%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   3
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       17   out of     66   25.76%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver              Fanout
#1        config_inst_syn_9    GCLK               config             config_inst.jtck    90
#2        clk_dup_3            GCLK               io                 clk_syn_4.di        65


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT        P28        LVCMOS25          N/A           N/A        NONE    
  data_in[6]      INPUT        P18        LVCMOS25          N/A           N/A        NONE    
  data_in[5]      INPUT        P17        LVCMOS25          N/A           N/A        NONE    
  data_in[4]      INPUT        P37        LVCMOS25          N/A           N/A        NONE    
  data_in[3]      INPUT        P48        LVCMOS25          N/A           N/A        NONE    
  data_in[2]      INPUT         P8        LVCMOS25          N/A           N/A        NONE    
  data_in[1]      INPUT         P4        LVCMOS25          N/A           N/A        NONE    
  data_in[0]      INPUT        P86        LVCMOS25          N/A           N/A        NONE    
     eoc          INPUT        P76        LVCMOS25          N/A           N/A        NONE    
     key1         INPUT        P70        LVCMOS25          N/A           N/A        NONE    
     key2         INPUT        P10        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P14        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P30        LVCMOS25           8            N/A        NONE    
    start        OUTPUT        P52        LVCMOS25           8            N/A        NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |422    |238     |75      |263     |3       |0       |
|  rx                                |uart_rx        |8      |0       |0       |8       |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |411    |235     |75      |254     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |411    |235     |75      |254     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |155    |70      |0       |151     |0       |0       |
|        reg_inst                    |register       |153    |68      |0       |149     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |256    |165     |75      |103     |0       |0       |
|        bus_inst                    |bus_top        |33     |20      |10      |13      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |26     |14      |10      |6       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |132    |99      |33      |56      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       250   
    #2         2       218   
    #3         3        39   
    #4         4        10   
    #5        5-10      33   
    #6       11-50      12   
    #7       51-100     2    
  Average     2.63           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 3c7acab5159e2da61fc88c02ff33312f0f27b58c66dec496d82232247309caa3 -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 244
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 585, pip num: 5268
BIT-1002 : Init feedthrough completely, num: 5
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 788 valid insts, and 13963 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110010011110101100110000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.236121s wall, 7.406250s user + 0.078125s system = 7.484375s CPU (334.7%)

RUN-1004 : used memory is 436 MB, reserved memory is 408 MB, peak memory is 631 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230302_200935.log"
