

================================================================
== Vitis HLS Report for 'sobel'
================================================================
* Date:           Sat Oct 11 17:25:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sobel_opt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.665 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       22|   932247|  0.220 us|  9.322 ms|   23|  932248|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_98_2  |       14|   930960|  14 ~ 1293|          -|          -|  1 ~ 720|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 10 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lb_r_i = alloca i32 1" [../src/sobel_opt.cpp:85]   --->   Operation 11 'alloca' 'lb_r_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [../src/sobel_opt.cpp:84]   --->   Operation 12 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%WindowBuffer = alloca i32 1" [../src/sobel_opt.cpp:81]   --->   Operation 13 'alloca' 'WindowBuffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%WindowBuffer_1 = alloca i32 1" [../src/sobel_opt.cpp:81]   --->   Operation 14 'alloca' 'WindowBuffer_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%WindowBuffer_2 = alloca i32 1" [../src/sobel_opt.cpp:81]   --->   Operation 15 'alloca' 'WindowBuffer_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%WindowBuffer_3 = alloca i32 1" [../src/sobel_opt.cpp:81]   --->   Operation 16 'alloca' 'WindowBuffer_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%WindowBuffer_4 = alloca i32 1" [../src/sobel_opt.cpp:81]   --->   Operation 17 'alloca' 'WindowBuffer_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%WindowBuffer_5 = alloca i32 1" [../src/sobel_opt.cpp:81]   --->   Operation 18 'alloca' 'WindowBuffer_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_p_strb_4_loc = alloca i64 1"   --->   Operation 19 'alloca' 'data_p_strb_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_p_strb_1_loc = alloca i64 1"   --->   Operation 20 'alloca' 'data_p_strb_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%LineBuffer = alloca i64 1" [../src/sobel_opt.cpp:78]   --->   Operation 21 'alloca' 'LineBuffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%LineBuffer_1 = alloca i64 1" [../src/sobel_opt.cpp:78]   --->   Operation 22 'alloca' 'LineBuffer_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%LineBuffer_2 = alloca i64 1" [../src/sobel_opt.cpp:78]   --->   Operation 23 'alloca' 'LineBuffer_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln81 = store i8 0, i8 %WindowBuffer_5" [../src/sobel_opt.cpp:81]   --->   Operation 24 'store' 'store_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln81 = store i8 0, i8 %WindowBuffer_4" [../src/sobel_opt.cpp:81]   --->   Operation 25 'store' 'store_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln81 = store i8 0, i8 %WindowBuffer_3" [../src/sobel_opt.cpp:81]   --->   Operation 26 'store' 'store_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln81 = store i8 0, i8 %WindowBuffer_2" [../src/sobel_opt.cpp:81]   --->   Operation 27 'store' 'store_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln81 = store i8 0, i8 %WindowBuffer_1" [../src/sobel_opt.cpp:81]   --->   Operation 28 'store' 'store_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln81 = store i8 0, i8 %WindowBuffer" [../src/sobel_opt.cpp:81]   --->   Operation 29 'store' 'store_ln81' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.14>
ST_2 : Operation 30 [1/1] (1.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cols"   --->   Operation 30 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 31 [1/1] (1.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %rows"   --->   Operation 31 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i32 %rows_read"   --->   Operation 32 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (4.14ns)   --->   "%call_ln0 = call void @sobel_Pipeline_VITIS_LOOP_88_1, i32 %cols_read, i8 %LineBuffer_1, i8 %LineBuffer, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V, i1 %data_p_strb_1_loc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 34 [1/2] (5.72ns)   --->   "%call_ln0 = call void @sobel_Pipeline_VITIS_LOOP_88_1, i32 %cols_read, i8 %LineBuffer_1, i8 %LineBuffer, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V, i1 %data_p_strb_1_loc"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln66 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [../src/sobel_opt.cpp:66]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %src_V_data_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_keep_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_strb_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_last_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst_V_data_V, i1 %dst_V_keep_V, i1 %dst_V_strb_V, i1 %dst_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %dst_V_data_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_keep_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_strb_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_last_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_2, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_5, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_2, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_5, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %dst_V_data_V, i1 %dst_V_keep_V, i1 %dst_V_strb_V, i1 0, i1 %dst_V_last_V, i1 0, i1 0, void @empty_7"   --->   Operation 53 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 0, i1 %src_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 54 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%data_p_strb_1_loc_load = load i1 %data_p_strb_1_loc"   --->   Operation 55 'load' 'data_p_strb_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.55ns)   --->   "%sub = add i32 %cols_read, i32 4294967295"   --->   Operation 56 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln84 = store i13 1, i13 %row" [../src/sobel_opt.cpp:84]   --->   Operation 57 'store' 'store_ln84' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln85 = store i2 2, i2 %lb_r_i" [../src/sobel_opt.cpp:85]   --->   Operation 58 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln98 = br void %for.body12" [../src/sobel_opt.cpp:98]   --->   Operation 59 'br' 'br_ln98' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 4.76>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%data_p_strb_2 = phi i1 %data_p_strb_1_loc_load, void %entry, i1 %data_p_strb_4_loc_load, void %arrayidx476.exit"   --->   Operation 60 'phi' 'data_p_strb_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%row_2 = load i13 %row" [../src/sobel_opt.cpp:98]   --->   Operation 61 'load' 'row_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%WindowBuffer_18 = load i8 %WindowBuffer"   --->   Operation 62 'load' 'WindowBuffer_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%WindowBuffer_19 = load i8 %WindowBuffer_1"   --->   Operation 63 'load' 'WindowBuffer_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%WindowBuffer_20 = load i8 %WindowBuffer_2"   --->   Operation 64 'load' 'WindowBuffer_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%WindowBuffer_21 = load i8 %WindowBuffer_3"   --->   Operation 65 'load' 'WindowBuffer_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%WindowBuffer_22 = load i8 %WindowBuffer_4"   --->   Operation 66 'load' 'WindowBuffer_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%WindowBuffer_23 = load i8 %WindowBuffer_5"   --->   Operation 67 'load' 'WindowBuffer_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i13 %row_2" [../src/sobel_opt.cpp:98]   --->   Operation 68 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.55ns)   --->   "%icmp_ln98 = icmp_sgt  i32 %zext_ln98, i32 %rows_read" [../src/sobel_opt.cpp:98]   --->   Operation 69 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %for.body12.split, void %for.end132.loopexit" [../src/sobel_opt.cpp:98]   --->   Operation 70 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%lb_r_i_load_1 = load i2 %lb_r_i" [../src/sobel_opt.cpp:114]   --->   Operation 71 'load' 'lb_r_i_load_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln100 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 720, i64 360" [../src/sobel_opt.cpp:100]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src/sobel_opt.cpp:98]   --->   Operation 73 'specloopname' 'specloopname_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.58ns)   --->   "%btm = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.2i2.i2.i2, i2 2, i2 2, i2 1, i2 1, i2 0, i2 %lb_r_i_load_1" [../src/sobel_opt.cpp:116]   --->   Operation 74 'sparsemux' 'btm' <Predicate = (!icmp_ln98)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.58ns)   --->   "%mid = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.2i2.i2.i2, i2 2, i2 1, i2 1, i2 0, i2 2, i2 %lb_r_i_load_1" [../src/sobel_opt.cpp:115]   --->   Operation 75 'sparsemux' 'mid' <Predicate = (!icmp_ln98)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.58ns)   --->   "%top = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.2i2.i2.i2, i2 2, i2 0, i2 1, i2 2, i2 1, i2 %lb_r_i_load_1" [../src/sobel_opt.cpp:114]   --->   Operation 76 'sparsemux' 'top' <Predicate = (!icmp_ln98)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.58ns)   --->   "%switch_ln114 = switch i2 %top, void %arrayidx352.case.2, i2 0, void %arrayidx352.case.0, i2 1, void %arrayidx352.exit" [../src/sobel_opt.cpp:114]   --->   Operation 77 'switch' 'switch_ln114' <Predicate = (!icmp_ln98)> <Delay = 1.58>
ST_5 : Operation 78 [1/1] (1.58ns)   --->   "%br_ln114 = br void %arrayidx352.exit" [../src/sobel_opt.cpp:114]   --->   Operation 78 'br' 'br_ln114' <Predicate = (!icmp_ln98 & top == 0)> <Delay = 1.58>
ST_5 : Operation 79 [1/1] (1.58ns)   --->   "%br_ln114 = br void %arrayidx352.exit" [../src/sobel_opt.cpp:114]   --->   Operation 79 'br' 'br_ln114' <Predicate = (!icmp_ln98 & top != 0 & top != 1)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 5.71>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%WindowBuffer_8 = phi i8 0, void %arrayidx352.case.2, i8 %WindowBuffer_22, void %arrayidx352.case.0, i8 %WindowBuffer_22, void %for.body12.split"   --->   Operation 80 'phi' 'WindowBuffer_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%WindowBuffer_7 = phi i8 %WindowBuffer_20, void %arrayidx352.case.2, i8 %WindowBuffer_20, void %arrayidx352.case.0, i8 0, void %for.body12.split"   --->   Operation 81 'phi' 'WindowBuffer_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%WindowBuffer_6 = phi i8 %WindowBuffer_18, void %arrayidx352.case.2, i8 0, void %arrayidx352.case.0, i8 %WindowBuffer_18, void %for.body12.split"   --->   Operation 82 'phi' 'WindowBuffer_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.58ns)   --->   "%switch_ln115 = switch i2 %mid, void %arrayidx414.case.2, i2 0, void %arrayidx414.case.0, i2 1, void %arrayidx414.exit" [../src/sobel_opt.cpp:115]   --->   Operation 83 'switch' 'switch_ln115' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln115 = br void %arrayidx414.exit" [../src/sobel_opt.cpp:115]   --->   Operation 84 'br' 'br_ln115' <Predicate = (mid == 0)> <Delay = 1.58>
ST_6 : Operation 85 [1/1] (1.58ns)   --->   "%br_ln115 = br void %arrayidx414.exit" [../src/sobel_opt.cpp:115]   --->   Operation 85 'br' 'br_ln115' <Predicate = (mid != 0 & mid != 1)> <Delay = 1.58>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%WindowBuffer_11 = phi i8 0, void %arrayidx414.case.2, i8 %WindowBuffer_8, void %arrayidx414.case.0, i8 %WindowBuffer_8, void %arrayidx352.exit"   --->   Operation 86 'phi' 'WindowBuffer_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%WindowBuffer_10 = phi i8 %WindowBuffer_7, void %arrayidx414.case.2, i8 %WindowBuffer_7, void %arrayidx414.case.0, i8 0, void %arrayidx352.exit"   --->   Operation 87 'phi' 'WindowBuffer_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%WindowBuffer_9 = phi i8 %WindowBuffer_6, void %arrayidx414.case.2, i8 0, void %arrayidx414.case.0, i8 %WindowBuffer_6, void %arrayidx352.exit"   --->   Operation 88 'phi' 'WindowBuffer_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.58ns)   --->   "%switch_ln116 = switch i2 %top, void %arrayidx321.case.2, i2 0, void %arrayidx321.case.0, i2 1, void %arrayidx321.exit" [../src/sobel_opt.cpp:116]   --->   Operation 89 'switch' 'switch_ln116' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 90 [1/1] (1.58ns)   --->   "%br_ln116 = br void %arrayidx321.exit" [../src/sobel_opt.cpp:116]   --->   Operation 90 'br' 'br_ln116' <Predicate = (top == 0)> <Delay = 1.58>
ST_6 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln116 = br void %arrayidx321.exit" [../src/sobel_opt.cpp:116]   --->   Operation 91 'br' 'br_ln116' <Predicate = (top != 0 & top != 1)> <Delay = 1.58>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%WindowBuffer_14 = phi i8 0, void %arrayidx321.case.2, i8 %WindowBuffer_23, void %arrayidx321.case.0, i8 %WindowBuffer_23, void %arrayidx414.exit"   --->   Operation 92 'phi' 'WindowBuffer_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%WindowBuffer_13 = phi i8 %WindowBuffer_21, void %arrayidx321.case.2, i8 %WindowBuffer_21, void %arrayidx321.case.0, i8 0, void %arrayidx414.exit"   --->   Operation 93 'phi' 'WindowBuffer_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%WindowBuffer_12 = phi i8 %WindowBuffer_19, void %arrayidx321.case.2, i8 0, void %arrayidx321.case.0, i8 %WindowBuffer_19, void %arrayidx414.exit"   --->   Operation 94 'phi' 'WindowBuffer_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.58ns)   --->   "%switch_ln116 = switch i2 %btm, void %arrayidx476.case.2, i2 0, void %arrayidx476.case.0, i2 1, void %arrayidx476.exit" [../src/sobel_opt.cpp:116]   --->   Operation 95 'switch' 'switch_ln116' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 96 [1/1] (1.58ns)   --->   "%br_ln116 = br void %arrayidx476.exit" [../src/sobel_opt.cpp:116]   --->   Operation 96 'br' 'br_ln116' <Predicate = (btm == 0)> <Delay = 1.58>
ST_6 : Operation 97 [1/1] (1.58ns)   --->   "%br_ln116 = br void %arrayidx476.exit" [../src/sobel_opt.cpp:116]   --->   Operation 97 'br' 'br_ln116' <Predicate = (btm != 0 & btm != 1)> <Delay = 1.58>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%lb_r_i_load = load i2 %lb_r_i" [../src/sobel_opt.cpp:149]   --->   Operation 98 'load' 'lb_r_i_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (2.55ns)   --->   "%cmp_i_i80 = icmp_eq  i32 %zext_ln98, i32 %rows_read" [../src/sobel_opt.cpp:98]   --->   Operation 99 'icmp' 'cmp_i_i80' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.56ns)   --->   "%lb_r_i_1 = add i2 %lb_r_i_load, i2 1" [../src/sobel_opt.cpp:149]   --->   Operation 100 'add' 'lb_r_i_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.56ns)   --->   "%icmp_ln150 = icmp_eq  i2 %lb_r_i_1, i2 3" [../src/sobel_opt.cpp:150]   --->   Operation 101 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.99ns)   --->   "%lb_r_i_2 = select i1 %icmp_ln150, i2 0, i2 %lb_r_i_1" [../src/sobel_opt.cpp:150]   --->   Operation 102 'select' 'lb_r_i_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (1.67ns)   --->   "%row_3 = add i13 %row_2, i13 1" [../src/sobel_opt.cpp:98]   --->   Operation 103 'add' 'row_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln84 = store i13 %row_3, i13 %row" [../src/sobel_opt.cpp:84]   --->   Operation 104 'store' 'store_ln84' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln85 = store i2 %lb_r_i_2, i2 %lb_r_i" [../src/sobel_opt.cpp:85]   --->   Operation 105 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 3.77>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%WindowBuffer_17 = phi i8 0, void %arrayidx476.case.2, i8 %WindowBuffer_11, void %arrayidx476.case.0, i8 %WindowBuffer_11, void %arrayidx321.exit"   --->   Operation 106 'phi' 'WindowBuffer_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%WindowBuffer_16 = phi i8 %WindowBuffer_10, void %arrayidx476.case.2, i8 %WindowBuffer_10, void %arrayidx476.case.0, i8 0, void %arrayidx321.exit"   --->   Operation 107 'phi' 'WindowBuffer_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%WindowBuffer_15 = phi i8 %WindowBuffer_9, void %arrayidx476.case.2, i8 0, void %arrayidx476.case.0, i8 %WindowBuffer_9, void %arrayidx321.exit"   --->   Operation 108 'phi' 'WindowBuffer_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [2/2] (3.77ns)   --->   "%call_ln114 = call void @sobel_Pipeline_VITIS_LOOP_118_3, i8 %WindowBuffer_13, i8 %WindowBuffer_14, i8 %WindowBuffer_12, i8 %WindowBuffer_17, i8 %WindowBuffer_15, i8 %WindowBuffer_16, i1 %data_p_strb_2, i32 %cols_read, i8 %LineBuffer, i8 %LineBuffer_1, i8 %LineBuffer_2, i2 %top, i2 %mid, i2 %btm, i32 %sub, i1 %cmp_i_i80, i8 %dst_V_data_V, i1 %dst_V_keep_V, i1 %dst_V_strb_V, i1 %dst_V_last_V, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V, i13 %row_2, i31 %empty, i8 %WindowBuffer_3, i8 %WindowBuffer_5, i8 %WindowBuffer_1, i8 %WindowBuffer_4, i8 %WindowBuffer, i8 %WindowBuffer_2, i1 %data_p_strb_4_loc" [../src/sobel_opt.cpp:114]   --->   Operation 109 'call' 'call_ln114' <Predicate = true> <Delay = 3.77> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 4.73>
ST_8 : Operation 110 [1/2] (4.73ns)   --->   "%call_ln114 = call void @sobel_Pipeline_VITIS_LOOP_118_3, i8 %WindowBuffer_13, i8 %WindowBuffer_14, i8 %WindowBuffer_12, i8 %WindowBuffer_17, i8 %WindowBuffer_15, i8 %WindowBuffer_16, i1 %data_p_strb_2, i32 %cols_read, i8 %LineBuffer, i8 %LineBuffer_1, i8 %LineBuffer_2, i2 %top, i2 %mid, i2 %btm, i32 %sub, i1 %cmp_i_i80, i8 %dst_V_data_V, i1 %dst_V_keep_V, i1 %dst_V_strb_V, i1 %dst_V_last_V, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V, i13 %row_2, i31 %empty, i8 %WindowBuffer_3, i8 %WindowBuffer_5, i8 %WindowBuffer_1, i8 %WindowBuffer_4, i8 %WindowBuffer, i8 %WindowBuffer_2, i1 %data_p_strb_4_loc" [../src/sobel_opt.cpp:114]   --->   Operation 110 'call' 'call_ln114' <Predicate = true> <Delay = 4.73> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%data_p_strb_4_loc_load = load i1 %data_p_strb_4_loc"   --->   Operation 111 'load' 'data_p_strb_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.body12" [../src/sobel_opt.cpp:98]   --->   Operation 112 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln152 = ret" [../src/sobel_opt.cpp:152]   --->   Operation 113 'ret' 'ret_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 5.140ns
The critical path consists of the following:
	s_axi read operation ('cols_read') on port 'cols' [19]  (1.000 ns)
	'call' operation 0 bit ('call_ln0') to 'sobel_Pipeline_VITIS_LOOP_88_1' [47]  (4.140 ns)

 <State 3>: 5.728ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'sobel_Pipeline_VITIS_LOOP_88_1' [47]  (5.728 ns)

 <State 4>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('sub') [49]  (2.552 ns)

 <State 5>: 4.764ns
The critical path consists of the following:
	'load' operation 2 bit ('lb_r_i_load_1', ../src/sobel_opt.cpp:114) on local variable 'lb_r_i', ../src/sobel_opt.cpp:85 [72]  (0.000 ns)
	'sparsemux' operation 2 bit ('top', ../src/sobel_opt.cpp:114) [77]  (1.588 ns)
	multiplexor before 'phi' operation 8 bit ('WindowBuffer') with incoming values : ('WindowBuffer') [84]  (1.588 ns)
	blocking operation 1.588 ns on control path)

 <State 6>: 5.711ns
The critical path consists of the following:
	'load' operation 2 bit ('lb_r_i_load', ../src/sobel_opt.cpp:149) on local variable 'lb_r_i', ../src/sobel_opt.cpp:85 [114]  (0.000 ns)
	'add' operation 2 bit ('lb_r_i', ../src/sobel_opt.cpp:149) [118]  (1.565 ns)
	'icmp' operation 1 bit ('icmp_ln150', ../src/sobel_opt.cpp:150) [119]  (1.565 ns)
	'select' operation 2 bit ('lb_r_i', ../src/sobel_opt.cpp:150) [120]  (0.993 ns)
	'store' operation 0 bit ('store_ln85', ../src/sobel_opt.cpp:85) of variable 'lb_r_i', ../src/sobel_opt.cpp:150 on local variable 'lb_r_i', ../src/sobel_opt.cpp:85 [123]  (1.588 ns)

 <State 7>: 3.772ns
The critical path consists of the following:
	'phi' operation 8 bit ('WindowBuffer') with incoming values : ('WindowBuffer') [111]  (0.000 ns)
	'call' operation 0 bit ('call_ln114', ../src/sobel_opt.cpp:114) to 'sobel_Pipeline_VITIS_LOOP_118_3' [116]  (3.772 ns)

 <State 8>: 4.736ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln114', ../src/sobel_opt.cpp:114) to 'sobel_Pipeline_VITIS_LOOP_118_3' [116]  (4.736 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
