Running: /opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/fuse -v 0 -o ./out.isim -prj /tmp/fuse.prj.b10685 -sourcelibdir . -sourcelibdir /opt/Bluespec/Bluespec-2012.01.A/lib/Libraries -sourcelibdir /opt/Bluespec/Bluespec-2012.01.A/lib/Verilog -sourcelibext .v -d TOP=mkTbSwap -L unisims_ver -t worx_mkTbSwap.glbl -t worx_mkTbSwap.main 
ISim P.28xd (signature 0x54af6ca1)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "/opt/Bluespec/Bluespec-2012.01.A/lib/Verilog/main.v" into library worx_mkTbSwap
Analyzing Verilog file "/home/cms/projects/blue7/blue7swap/mkTbSwap.v" into library worx_mkTbSwap
WARNING:HDLCompiler:687 - "/home/cms/projects/blue7/blue7swap/mkTbSwap.v" Line 23: Illegal redeclaration of module <mkTbSwap>.
Analyzing Verilog file "/opt/Xilinx/14.2/ISE_DS/ISE/verilog/src/glbl.v" into library worx_mkTbSwap
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94220 KB
Fuse CPU Usage: 920 ms
Compiling module glbl
Compiling module FIFO2(width=32'b01010,guarded=32...
Compiling module mkSwap
Compiling module mkTbSwap
Compiling module main
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable ./out.isim
Fuse Memory Usage: 196152 KB
Fuse CPU Usage: 1090 ms
GCC CPU Usage: 6430 ms
