Protel Design System Design Rule Check
PCB File : E:\·ÉË¼¿¨¶û2020\Projiect\STC8A_Project\STC8a_Project\PCB2.PcbDoc
Date     : 2020/6/19
Time     : 9:57:55

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (122.047mil > 100mil) Pad Free-(1160mil,4875mil) on Multi-Layer Actual Hole Size = 122.047mil
   Violation between Hole Size Constraint: (122.047mil > 100mil) Pad Free-(5265mil,2435mil) on Multi-Layer Actual Hole Size = 122.047mil
   Violation between Hole Size Constraint: (122.047mil > 100mil) Pad Free-(5272mil,4868mil) on Multi-Layer Actual Hole Size = 122.047mil
   Violation between Hole Size Constraint: (177.165mil > 100mil) Pad J7-1(5036.654mil,4465mil) on Multi-Layer Actual Slot Hole Width = 177.165mil
   Violation between Hole Size Constraint: (177.165mil > 100mil) Pad J7-2(5265mil,4465mil) on Multi-Layer Actual Slot Hole Width = 177.165mil
Rule Violations :5

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.76mil < 10mil) Between Pad J2-3(2175mil,3746.9mil) on Multi-Layer And Pad J2-4(2175mil,3687.9mil) on Multi-Layer [Top Solder] Mask Sliver [3.76mil] / [Bottom Solder] Mask Sliver [3.76mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.96mil < 10mil) Between Pad J2-5(2174.9mil,3628.8mil) on Multi-Layer And Pad J2-6(2174.9mil,3569.6mil) on Multi-Layer [Top Solder] Mask Sliver [3.96mil] / [Bottom Solder] Mask Sliver [3.96mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Pad J3-2(4385mil,3804.1mil) on Multi-Layer And Pad J3-3(4385mil,3745mil) on Multi-Layer [Top Solder] Mask Sliver [3.86mil] / [Bottom Solder] Mask Sliver [3.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.76mil < 10mil) Between Pad J3-3(4385mil,3745mil) on Multi-Layer And Pad J3-4(4385mil,3686mil) on Multi-Layer [Top Solder] Mask Sliver [3.76mil] / [Bottom Solder] Mask Sliver [3.76mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.86mil < 10mil) Between Pad J3-4(4385mil,3686mil) on Multi-Layer And Pad J3-5(4384.9mil,3626.9mil) on Multi-Layer [Top Solder] Mask Sliver [3.86mil] / [Bottom Solder] Mask Sliver [3.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.96mil < 10mil) Between Pad J3-5(4384.9mil,3626.9mil) on Multi-Layer And Pad J3-6(4384.9mil,3567.7mil) on Multi-Layer [Top Solder] Mask Sliver [3.96mil] / [Bottom Solder] Mask Sliver [3.96mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P1-1(2672.007mil,2550mil) on Top Layer And Pad P1-2(2703.503mil,2550mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P1-3(2735mil,2550mil) on Top Layer And Pad P1-4(2766.496mil,2550mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad P1-4(2766.496mil,2550mil) on Top Layer And Pad P1-5(2797.992mil,2550mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-1(1597.205mil,2732.795mil) on Top Layer And Pad U1-2(1616.89mil,2732.795mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-10(1774.37mil,2732.795mil) on Top Layer And Pad U1-11(1794.055mil,2732.795mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-10(1774.37mil,2732.795mil) on Top Layer And Pad U1-9(1754.685mil,2732.795mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-11(1794.055mil,2732.795mil) on Top Layer And Pad U1-12(1813.74mil,2732.795mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-13(1886.575mil,2805.63mil) on Top Layer And Pad U1-14(1886.575mil,2825.315mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-14(1886.575mil,2825.315mil) on Top Layer And Pad U1-15(1886.575mil,2845mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-15(1886.575mil,2845mil) on Top Layer And Pad U1-16(1886.575mil,2864.685mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-16(1886.575mil,2864.685mil) on Top Layer And Pad U1-17(1886.575mil,2884.37mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-17(1886.575mil,2884.37mil) on Top Layer And Pad U1-18(1886.575mil,2904.055mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-18(1886.575mil,2904.055mil) on Top Layer And Pad U1-19(1886.575mil,2923.74mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-19(1886.575mil,2923.74mil) on Top Layer And Pad U1-20(1886.575mil,2943.425mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-2(1616.89mil,2732.795mil) on Top Layer And Pad U1-3(1636.575mil,2732.795mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-20(1886.575mil,2943.425mil) on Top Layer And Pad U1-21(1886.575mil,2963.11mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-21(1886.575mil,2963.11mil) on Top Layer And Pad U1-22(1886.575mil,2982.795mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-22(1886.575mil,2982.795mil) on Top Layer And Pad U1-23(1886.575mil,3002.48mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-23(1886.575mil,3002.48mil) on Top Layer And Pad U1-24(1886.575mil,3022.165mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-25(1813.74mil,3095mil) on Top Layer And Pad U1-26(1794.055mil,3095mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-26(1794.055mil,3095mil) on Top Layer And Pad U1-27(1774.37mil,3095mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-27(1774.37mil,3095mil) on Top Layer And Pad U1-28(1754.685mil,3095mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-28(1754.685mil,3095mil) on Top Layer And Pad U1-29(1735mil,3095mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-29(1735mil,3095mil) on Top Layer And Pad U1-30(1715.315mil,3095mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-3(1636.575mil,2732.795mil) on Top Layer And Pad U1-4(1656.26mil,2732.795mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-30(1715.315mil,3095mil) on Top Layer And Pad U1-31(1695.63mil,3095mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-31(1695.63mil,3095mil) on Top Layer And Pad U1-32(1675.945mil,3095mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-32(1675.945mil,3095mil) on Top Layer And Pad U1-33(1656.26mil,3095mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-33(1656.26mil,3095mil) on Top Layer And Pad U1-34(1636.575mil,3095mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-34(1636.575mil,3095mil) on Top Layer And Pad U1-35(1616.89mil,3095mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-35(1616.89mil,3095mil) on Top Layer And Pad U1-36(1597.205mil,3095mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-37(1524.37mil,3022.165mil) on Top Layer And Pad U1-38(1524.37mil,3002.48mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-38(1524.37mil,3002.48mil) on Top Layer And Pad U1-39(1524.37mil,2982.795mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-39(1524.37mil,2982.795mil) on Top Layer And Pad U1-40(1524.37mil,2963.11mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-4(1656.26mil,2732.795mil) on Top Layer And Pad U1-5(1675.945mil,2732.795mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-40(1524.37mil,2963.11mil) on Top Layer And Pad U1-41(1524.37mil,2943.425mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-41(1524.37mil,2943.425mil) on Top Layer And Pad U1-42(1524.37mil,2923.74mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-42(1524.37mil,2923.74mil) on Top Layer And Pad U1-43(1524.37mil,2904.055mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-43(1524.37mil,2904.055mil) on Top Layer And Pad U1-44(1524.37mil,2884.37mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-44(1524.37mil,2884.37mil) on Top Layer And Pad U1-45(1524.37mil,2864.685mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-45(1524.37mil,2864.685mil) on Top Layer And Pad U1-46(1524.37mil,2845mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-46(1524.37mil,2845mil) on Top Layer And Pad U1-47(1524.37mil,2825.315mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-47(1524.37mil,2825.315mil) on Top Layer And Pad U1-48(1524.37mil,2805.63mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-5(1675.945mil,2732.795mil) on Top Layer And Pad U1-6(1695.63mil,2732.795mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-6(1695.63mil,2732.795mil) on Top Layer And Pad U1-7(1715.315mil,2732.795mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-7(1715.315mil,2732.795mil) on Top Layer And Pad U1-8(1735mil,2732.795mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-8(1735mil,2732.795mil) on Top Layer And Pad U1-9(1754.685mil,2732.795mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-1(4295.118mil,3162.599mil) on Top Layer And Pad U3-2(4295.118mil,3200mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U3-2(4295.118mil,3200mil) on Top Layer And Pad U3-3(4295.118mil,3237.402mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U3-4(4184.882mil,3237.402mil) on Top Layer And Pad U3-5(4184.882mil,3200mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-5(4184.882mil,3200mil) on Top Layer And Pad U3-6(4184.882mil,3162.599mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.18mil < 10mil) Between Pad U4-1(3798.02mil,4647.922mil) on Top Layer And Pad U4-2(3845mil,4675mil) on Top Layer [Top Solder] Mask Sliver [7.18mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.476mil < 10mil) Between Pad U4-1(3798.02mil,4647.922mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [6.476mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.835mil < 10mil) Between Pad U4-10(3798.02mil,4841.922mil) on Top Layer And Pad U4-8(3845mil,4795.4mil) on Top Layer [Top Solder] Mask Sliver [9.835mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.18mil < 10mil) Between Pad U4-10(3798.02mil,4841.922mil) on Top Layer And Pad U4-9(3845mil,4815mil) on Top Layer [Top Solder] Mask Sliver [7.18mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.946mil < 10mil) Between Pad U4-10(3798.02mil,4841.922mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [6.946mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.946mil < 10mil) Between Pad U4-10(3798.02mil,4841.922mil) on Top Layer And Via (3785mil,4790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.946mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.12mil < 10mil) Between Pad U4-11(3738.02mil,4841.922mil) on Top Layer And Pad U4-12(3691.1mil,4815mil) on Top Layer [Top Solder] Mask Sliver [7.12mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.535mil < 10mil) Between Pad U4-11(3738.02mil,4841.922mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [6.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.2mil < 10mil) Between Pad U4-11(3738.02mil,4841.922mil) on Top Layer And Via (3750mil,4790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-12(3691.1mil,4815mil) on Top Layer And Pad U4-13(3691.1mil,4795mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.04mil < 10mil) Between Pad U4-12(3691.1mil,4815mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [6.04mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-13(3691.1mil,4795mil) on Top Layer And Pad U4-14(3691.1mil,4775mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.92mil < 10mil) Between Pad U4-13(3691.1mil,4795mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.92mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-14(3691.1mil,4775mil) on Top Layer And Pad U4-15(3691.1mil,4755mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.92mil < 10mil) Between Pad U4-14(3691.1mil,4775mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.92mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-15(3691.1mil,4755mil) on Top Layer And Pad U4-16(3691.1mil,4735mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.92mil < 10mil) Between Pad U4-15(3691.1mil,4755mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.92mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-16(3691.1mil,4735mil) on Top Layer And Pad U4-17(3691.1mil,4715mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.92mil < 10mil) Between Pad U4-16(3691.1mil,4735mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.92mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-17(3691.1mil,4715mil) on Top Layer And Pad U4-18(3691.1mil,4695mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.92mil < 10mil) Between Pad U4-17(3691.1mil,4715mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.92mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-18(3691.1mil,4695mil) on Top Layer And Pad U4-19(3691.1mil,4675mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.92mil < 10mil) Between Pad U4-18(3691.1mil,4695mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.92mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.12mil < 10mil) Between Pad U4-19(3691.1mil,4675mil) on Top Layer And Pad U4-20(3738.02mil,4647.922mil) on Top Layer [Top Solder] Mask Sliver [7.12mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.048mil < 10mil) Between Pad U4-19(3691.1mil,4675mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [6.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-2(3845mil,4675mil) on Top Layer And Pad U4-3(3845mil,4695mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.099mil < 10mil) Between Pad U4-2(3845mil,4675mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [6.099mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.249mil < 10mil) Between Pad U4-20(3738.02mil,4647.922mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [6.249mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-3(3845mil,4695mil) on Top Layer And Pad U4-4(3845mil,4715mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.981mil < 10mil) Between Pad U4-3(3845mil,4695mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.981mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-4(3845mil,4715mil) on Top Layer And Pad U4-5(3845mil,4735mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.994mil < 10mil) Between Pad U4-4(3845mil,4715mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.994mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-5(3845mil,4735mil) on Top Layer And Pad U4-6(3845mil,4755mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.007mil < 10mil) Between Pad U4-5(3845mil,4735mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [6.007mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-6(3845mil,4755mil) on Top Layer And Pad U4-7(3845mil,4775mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.02mil < 10mil) Between Pad U4-6(3845mil,4755mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [6.02mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.8mil < 10mil) Between Pad U4-7(3845mil,4775mil) on Top Layer And Pad U4-8(3845mil,4795.4mil) on Top Layer [Top Solder] Mask Sliver [2.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.033mil < 10mil) Between Pad U4-7(3845mil,4775mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [6.033mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad U4-8(3845mil,4795.4mil) on Top Layer And Pad U4-9(3845mil,4815mil) on Top Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.047mil < 10mil) Between Pad U4-8(3845mil,4795.4mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [6.047mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.177mil < 10mil) Between Pad U4-9(3845mil,4815mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [6.177mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-1(4659.882mil,2622.401mil) on Top Layer And Pad U5-2(4659.882mil,2585mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-2(4659.882mil,2585mil) on Top Layer And Pad U5-3(4659.882mil,2547.598mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.897mil < 10mil) Between Pad U7-1(2230.354mil,4347mil) on Top Layer And Pad U7-15(2200.827mil,4420mil) on Top Layer [Top Solder] Mask Sliver [4.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U7-10(2127.827mil,4439.685mil) on Top Layer And Pad U7-11(2127.827mil,4420mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.897mil < 10mil) Between Pad U7-10(2127.827mil,4439.685mil) on Top Layer And Pad U7-15(2200.827mil,4420mil) on Top Layer [Top Solder] Mask Sliver [4.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U7-10(2127.827mil,4439.685mil) on Top Layer And Pad U7-9(2127.827mil,4459.37mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U7-11(2127.827mil,4420mil) on Top Layer And Pad U7-12(2127.827mil,4400.315mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.897mil < 10mil) Between Pad U7-11(2127.827mil,4420mil) on Top Layer And Pad U7-15(2200.827mil,4420mil) on Top Layer [Top Solder] Mask Sliver [4.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U7-12(2127.827mil,4400.315mil) on Top Layer And Pad U7-13(2127.827mil,4380.63mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.897mil < 10mil) Between Pad U7-12(2127.827mil,4400.315mil) on Top Layer And Pad U7-15(2200.827mil,4420mil) on Top Layer [Top Solder] Mask Sliver [4.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.897mil < 10mil) Between Pad U7-13(2127.827mil,4380.63mil) on Top Layer And Pad U7-15(2200.827mil,4420mil) on Top Layer [Top Solder] Mask Sliver [4.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.252mil < 10mil) Between Pad U7-14(2171.299mil,4347mil) on Top Layer And Pad U7-15(2190mil,4420mil) on Top Layer [Top Solder] Mask Sliver [5.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.897mil < 10mil) Between Pad U7-14(2171.299mil,4347mil) on Top Layer And Pad U7-15(2200.827mil,4420mil) on Top Layer [Top Solder] Mask Sliver [4.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U7-15(2190mil,4420mil) on Top Layer And Pad U7-15(2211.654mil,4420mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.252mil < 10mil) Between Pad U7-15(2190mil,4420mil) on Top Layer And Pad U7-8(2171.299mil,4493mil) on Top Layer [Top Solder] Mask Sliver [5.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.063mil < 10mil) Between Pad U7-15(2190mil,4420mil) on Top Layer And Via (2215mil,4400mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.063mil < 10mil) Between Pad U7-15(2190mil,4420mil) on Top Layer And Via (2215mil,4435mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.897mil < 10mil) Between Pad U7-15(2200.827mil,4420mil) on Top Layer And Pad U7-2(2273.827mil,4380.63mil) on Top Layer [Top Solder] Mask Sliver [4.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.897mil < 10mil) Between Pad U7-15(2200.827mil,4420mil) on Top Layer And Pad U7-3(2273.827mil,4400.315mil) on Top Layer [Top Solder] Mask Sliver [4.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.897mil < 10mil) Between Pad U7-15(2200.827mil,4420mil) on Top Layer And Pad U7-4(2273.827mil,4420mil) on Top Layer [Top Solder] Mask Sliver [4.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.897mil < 10mil) Between Pad U7-15(2200.827mil,4420mil) on Top Layer And Pad U7-5(2273.827mil,4439.685mil) on Top Layer [Top Solder] Mask Sliver [4.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.897mil < 10mil) Between Pad U7-15(2200.827mil,4420mil) on Top Layer And Pad U7-6(2273.827mil,4459.37mil) on Top Layer [Top Solder] Mask Sliver [4.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.897mil < 10mil) Between Pad U7-15(2200.827mil,4420mil) on Top Layer And Pad U7-8(2171.299mil,4493mil) on Top Layer [Top Solder] Mask Sliver [4.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.897mil < 10mil) Between Pad U7-15(2200.827mil,4420mil) on Top Layer And Pad U7-9(2127.827mil,4459.37mil) on Top Layer [Top Solder] Mask Sliver [4.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.717mil < 10mil) Between Pad U7-15(2211.654mil,4420mil) on Top Layer And Via (2185mil,4400mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.717mil < 10mil) Between Pad U7-15(2211.654mil,4420mil) on Top Layer And Via (2185mil,4435mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U7-2(2273.827mil,4380.63mil) on Top Layer And Pad U7-3(2273.827mil,4400.315mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U7-3(2273.827mil,4400.315mil) on Top Layer And Pad U7-4(2273.827mil,4420mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U7-4(2273.827mil,4420mil) on Top Layer And Pad U7-5(2273.827mil,4439.685mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U7-5(2273.827mil,4439.685mil) on Top Layer And Pad U7-6(2273.827mil,4459.37mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.4mil < 10mil) Between Pad U8-1(1817.4mil,3891mil) on Top Layer And Pad U8-9(1775mil,3920mil) on Top Layer [Top Solder] Mask Sliver [1.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.5mil < 10mil) Between Pad U8-2(1817.4mil,3910mil) on Top Layer And Pad U8-3(1817.4mil,3930mil) on Top Layer [Top Solder] Mask Sliver [0.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.4mil < 10mil) Between Pad U8-2(1817.4mil,3910mil) on Top Layer And Pad U8-9(1775mil,3920mil) on Top Layer [Top Solder] Mask Sliver [1.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.5mil < 10mil) Between Pad U8-3(1817.4mil,3930mil) on Top Layer And Pad U8-4(1817.4mil,3950mil) on Top Layer [Top Solder] Mask Sliver [0.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.4mil < 10mil) Between Pad U8-3(1817.4mil,3930mil) on Top Layer And Pad U8-9(1775mil,3920mil) on Top Layer [Top Solder] Mask Sliver [1.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.4mil < 10mil) Between Pad U8-4(1817.4mil,3950mil) on Top Layer And Pad U8-9(1775mil,3920mil) on Top Layer [Top Solder] Mask Sliver [1.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.5mil < 10mil) Between Pad U8-6(1732.6mil,3930mil) on Top Layer And Pad U8-7(1732.6mil,3910mil) on Top Layer [Top Solder] Mask Sliver [0.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.4mil < 10mil) Between Pad U8-6(1732.6mil,3930mil) on Top Layer And Pad U8-9(1775mil,3920mil) on Top Layer [Top Solder] Mask Sliver [1.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.4mil < 10mil) Between Pad U8-7(1732.6mil,3910mil) on Top Layer And Pad U8-9(1775mil,3920mil) on Top Layer [Top Solder] Mask Sliver [1.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.4mil < 10mil) Between Pad U8-8(1732.6mil,3891mil) on Top Layer And Pad U8-9(1775mil,3920mil) on Top Layer [Top Solder] Mask Sliver [1.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.4mil < 10mil) Between Pad U9-1(4087.4mil,3906mil) on Top Layer And Pad U9-9(4045mil,3935mil) on Top Layer [Top Solder] Mask Sliver [1.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.5mil < 10mil) Between Pad U9-2(4087.4mil,3925mil) on Top Layer And Pad U9-3(4087.4mil,3945mil) on Top Layer [Top Solder] Mask Sliver [0.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.4mil < 10mil) Between Pad U9-2(4087.4mil,3925mil) on Top Layer And Pad U9-9(4045mil,3935mil) on Top Layer [Top Solder] Mask Sliver [1.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.5mil < 10mil) Between Pad U9-3(4087.4mil,3945mil) on Top Layer And Pad U9-4(4087.4mil,3965mil) on Top Layer [Top Solder] Mask Sliver [0.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.4mil < 10mil) Between Pad U9-3(4087.4mil,3945mil) on Top Layer And Pad U9-9(4045mil,3935mil) on Top Layer [Top Solder] Mask Sliver [1.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.4mil < 10mil) Between Pad U9-4(4087.4mil,3965mil) on Top Layer And Pad U9-9(4045mil,3935mil) on Top Layer [Top Solder] Mask Sliver [1.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.5mil < 10mil) Between Pad U9-5(4002.6mil,3965mil) on Top Layer And Pad U9-6(4002.6mil,3945mil) on Top Layer [Top Solder] Mask Sliver [0.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.4mil < 10mil) Between Pad U9-5(4002.6mil,3965mil) on Top Layer And Pad U9-9(4045mil,3935mil) on Top Layer [Top Solder] Mask Sliver [1.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.5mil < 10mil) Between Pad U9-6(4002.6mil,3945mil) on Top Layer And Pad U9-7(4002.6mil,3925mil) on Top Layer [Top Solder] Mask Sliver [0.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.4mil < 10mil) Between Pad U9-6(4002.6mil,3945mil) on Top Layer And Pad U9-9(4045mil,3935mil) on Top Layer [Top Solder] Mask Sliver [1.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.4mil < 10mil) Between Pad U9-7(4002.6mil,3925mil) on Top Layer And Pad U9-9(4045mil,3935mil) on Top Layer [Top Solder] Mask Sliver [1.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.4mil < 10mil) Between Pad U9-8(4002.6mil,3906mil) on Top Layer And Pad U9-9(4045mil,3935mil) on Top Layer [Top Solder] Mask Sliver [1.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (1150mil,4435mil) from Top Layer to Bottom Layer And Via (1150mil,4470mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3mil] / [Bottom Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.178mil < 10mil) Between Via (1535mil,2635mil) from Top Layer to Bottom Layer And Via (1570.178mil,2634.822mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.178mil] / [Bottom Solder] Mask Sliver [3.178mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (1650mil,3020mil) from Top Layer to Bottom Layer And Via (1690mil,3020mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (1805mil,3685mil) from Top Layer to Bottom Layer And Via (1840mil,3685mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3mil] / [Bottom Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.056mil < 10mil) Between Via (2295mil,3415mil) from Top Layer to Bottom Layer And Via (2315mil,3385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.056mil] / [Bottom Solder] Mask Sliver [4.056mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (2630mil,2635mil) from Top Layer to Bottom Layer And Via (2665mil,2635mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3mil] / [Bottom Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (2805mil,2660mil) from Top Layer to Bottom Layer And Via (2840mil,2660mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3mil] / [Bottom Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (4360mil,3165mil) from Top Layer to Bottom Layer And Via (4360mil,3200mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3mil] / [Bottom Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (4910mil,2625mil) from Top Layer to Bottom Layer And Via (4950mil,2625mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
Rule Violations :159

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1695mil,4490mil) on Top Overlay And Pad L3-1(1855mil,4492mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1695mil,4490mil) on Top Overlay And Pad L3-2(1535mil,4490mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.988mil < 10mil) Between Arc (2252.008mil,4325.512mil) on Top Overlay And Pad U7-1(2230.354mil,4347mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.988mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.104mil < 10mil) Between Arc (4100mil,3890.5mil) on Top Overlay And Pad U9-1(4087.4mil,3906mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (4302.992mil,3131.102mil) on Top Overlay And Pad U3-1(4295.118mil,3162.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4455mil,4458mil) on Top Overlay And Pad L2-2(4295mil,4458mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (4655.945mil,2653.898mil) on Top Overlay And Pad U5-1(4659.882mil,2622.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4845mil,3035mil) on Top Overlay And Pad L1-2(4845mil,3195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (1763.009mil,2934.944mil) (1793.009mil,2944.944mil) on Bottom Overlay And Pad C3-1(1805mil,2940mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (1763.009mil,2934.944mil) (1793.009mil,2944.944mil) on Bottom Overlay And Pad C3-2(1750.5mil,2939.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (1763.009mil,2989.944mil) (1793.009mil,2999.944mil) on Bottom Overlay And Pad C4-1(1805mil,2995mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.99mil < 10mil) Between Area Fill (2044.992mil,2837.49mil) (2074.992mil,2847.49mil) on Top Overlay And Pad C9-1(2059.936mil,2815.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.99mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.51mil < 10mil) Between Area Fill (2044.992mil,2837.49mil) (2074.992mil,2847.49mil) on Top Overlay And Pad C9-2(2060mil,2870mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.99mil < 10mil) Between Area Fill (2114.992mil,2837.49mil) (2144.992mil,2847.49mil) on Top Overlay And Pad C8-1(2129.936mil,2815.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.99mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.51mil < 10mil) Between Area Fill (2114.992mil,2837.49mil) (2144.992mil,2847.49mil) on Top Overlay And Pad C8-2(2130mil,2870mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.992mil < 10mil) Between Area Fill (2157.508mil,4709.992mil) (2187.508mil,4719.992mil) on Top Overlay And Pad C45-1(2199.5mil,4714.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.992mil < 10mil) Between Area Fill (2355.056mil,4886.992mil) (2385.056mil,4896.992mil) on Top Overlay And Pad C44-1(2370mil,4865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.992mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.989mil < 10mil) Between Area Fill (2927.512mil,3034.992mil) (2957.512mil,3044.992mil) on Top Overlay And Pad C30-1(2969.5mil,3039.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.989mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.511mil < 10mil) Between Area Fill (2927.512mil,3034.992mil) (2957.512mil,3044.992mil) on Top Overlay And Pad C30-2(2915mil,3040mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (3830.056mil,4951.991mil) (3860.056mil,4961.991mil) on Top Overlay And Pad C29-1(3845mil,4930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (3830.056mil,4951.991mil) (3860.056mil,4961.991mil) on Top Overlay And Pad C29-2(3845.064mil,4984.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (3889.944mil,4953.009mil) (3919.944mil,4963.009mil) on Top Overlay And Pad C26-2(3904.936mil,4930.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (3924.992mil,4547.491mil) (3954.992mil,4557.491mil) on Top Overlay And Pad C28-1(3939.936mil,4525.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (3924.992mil,4547.491mil) (3954.992mil,4557.491mil) on Top Overlay And Pad C28-2(3940mil,4580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (4014.944mil,3138.009mil) (4044.944mil,3148.009mil) on Top Overlay And Pad C13-1(4030mil,3170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (4014.944mil,3138.009mil) (4044.944mil,3148.009mil) on Top Overlay And Pad C13-2(4029.936mil,3115.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (4025.008mil,4742.509mil) (4055.008mil,4752.509mil) on Top Overlay And Pad C10-1(4040.064mil,4774.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (4025.008mil,4742.509mil) (4055.008mil,4752.509mil) on Top Overlay And Pad C10-2(4040mil,4720mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (4565.056mil,2586.991mil) (4595.056mil,2596.991mil) on Top Overlay And Pad C32-2(4580.064mil,2619.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.716mil < 10mil) Between Area Fill (4574.626mil,2694.618mil) (4585.374mil,2774.618mil) on Top Overlay And Pad D4-2(4580mil,2690mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Area Fill (4669.626mil,3799.626mil) (4680.374mil,3879.626mil) on Top Overlay And Pad D2-2(4675mil,3795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (4830.008mil,2647.509mil) (4860.008mil,2657.509mil) on Top Overlay And Pad C31-1(4845.064mil,2679.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (4830.008mil,2647.509mil) (4860.008mil,2657.509mil) on Top Overlay And Pad C31-2(4845mil,2625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C10-1(4040.064mil,4774.5mil) on Top Layer And Track (4016.442mil,4762.689mil)(4016.442mil,4798.122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C10-1(4040.064mil,4774.5mil) on Top Layer And Track (4016.442mil,4798.122mil)(4063.686mil,4798.122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C10-1(4040.064mil,4774.5mil) on Top Layer And Track (4063.686mil,4762.689mil)(4063.686mil,4798.122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.367mil < 10mil) Between Pad C10-2(4040mil,4720mil) on Top Layer And Track (4016.442mil,4695.76mil)(4016.442mil,4731.193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.367mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Pad C10-2(4040mil,4720mil) on Top Layer And Track (4016.442mil,4695.76mil)(4063.686mil,4695.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Pad C10-2(4040mil,4720mil) on Top Layer And Track (4063.686mil,4695.76mil)(4063.686mil,4731.193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C13-1(4030mil,3170mil) on Top Layer And Track (4006.378mil,3158.189mil)(4006.378mil,3193.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C13-1(4030mil,3170mil) on Top Layer And Track (4006.378mil,3193.622mil)(4053.622mil,3193.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C13-1(4030mil,3170mil) on Top Layer And Track (4053.622mil,3158.189mil)(4053.622mil,3193.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.367mil < 10mil) Between Pad C13-2(4029.936mil,3115.5mil) on Top Layer And Track (4006.378mil,3091.26mil)(4006.378mil,3126.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.367mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Pad C13-2(4029.936mil,3115.5mil) on Top Layer And Track (4006.378mil,3091.26mil)(4053.622mil,3091.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Pad C13-2(4029.936mil,3115.5mil) on Top Layer And Track (4053.622mil,3091.26mil)(4053.622mil,3126.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Pad C14-1(3425mil,4920mil) on Top Layer And Track (3385mil,4885mil)(3385mil,4960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C14-1(3425mil,4920mil) on Top Layer And Track (3385mil,4960mil)(3465mil,4960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C14-1(3425mil,4920mil) on Top Layer And Track (3425mil,4875mil)(3425mil,4884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Pad C14-1(3425mil,4920mil) on Top Layer And Track (3465mil,4885mil)(3465mil,4960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Pad C14-2(3425mil,4820mil) on Top Layer And Track (3385mil,4780mil)(3385mil,4855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C14-2(3425mil,4820mil) on Top Layer And Track (3385mil,4780mil)(3465mil,4780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C14-2(3425mil,4820mil) on Top Layer And Track (3425mil,4856mil)(3425mil,4865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Pad C14-2(3425mil,4820mil) on Top Layer And Track (3465mil,4780mil)(3465mil,4855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Pad C19-1(4625mil,3245mil) on Top Layer And Track (4585mil,3210mil)(4585mil,3285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C19-1(4625mil,3245mil) on Top Layer And Track (4585mil,3285mil)(4665mil,3285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C19-1(4625mil,3245mil) on Top Layer And Track (4625mil,3200mil)(4625mil,3209mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Pad C19-1(4625mil,3245mil) on Top Layer And Track (4665mil,3210mil)(4665mil,3285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Pad C19-2(4625mil,3145mil) on Top Layer And Track (4585mil,3105mil)(4585mil,3180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C19-2(4625mil,3145mil) on Top Layer And Track (4585mil,3105mil)(4665mil,3105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C19-2(4625mil,3145mil) on Top Layer And Track (4625mil,3181mil)(4625mil,3190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Pad C19-2(4625mil,3145mil) on Top Layer And Track (4665mil,3105mil)(4665mil,3180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.367mil < 10mil) Between Pad C26-2(3904.936mil,4930.5mil) on Top Layer And Track (3881.378mil,4906.26mil)(3881.378mil,4941.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.367mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Pad C26-2(3904.936mil,4930.5mil) on Top Layer And Track (3881.378mil,4906.26mil)(3928.622mil,4906.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Pad C26-2(3904.936mil,4930.5mil) on Top Layer And Track (3928.622mil,4906.26mil)(3928.622mil,4941.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.193mil < 10mil) Between Pad C28-1(3939.936mil,4525.5mil) on Top Layer And Track (3916.314mil,4501.878mil)(3916.314mil,4537.311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C28-1(3939.936mil,4525.5mil) on Top Layer And Track (3916.314mil,4501.878mil)(3963.558mil,4501.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C28-1(3939.936mil,4525.5mil) on Top Layer And Track (3963.558mil,4501.878mil)(3963.558mil,4537.311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Pad C28-2(3940mil,4580mil) on Top Layer And Track (3916.314mil,4568.807mil)(3916.314mil,4604.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Pad C28-2(3940mil,4580mil) on Top Layer And Track (3916.314mil,4604.24mil)(3963.558mil,4604.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Pad C28-2(3940mil,4580mil) on Top Layer And Track (3963.558mil,4568.807mil)(3963.558mil,4604.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.193mil < 10mil) Between Pad C29-1(3845mil,4930mil) on Top Layer And Track (3821.378mil,4906.378mil)(3821.378mil,4941.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C29-1(3845mil,4930mil) on Top Layer And Track (3821.378mil,4906.378mil)(3868.622mil,4906.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C29-1(3845mil,4930mil) on Top Layer And Track (3868.622mil,4906.378mil)(3868.622mil,4941.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Pad C29-2(3845.064mil,4984.5mil) on Top Layer And Track (3821.378mil,4973.307mil)(3821.378mil,5008.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Pad C29-2(3845.064mil,4984.5mil) on Top Layer And Track (3821.378mil,5008.74mil)(3868.622mil,5008.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Pad C29-2(3845.064mil,4984.5mil) on Top Layer And Track (3868.622mil,4973.307mil)(3868.622mil,5008.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C30-1(2969.5mil,3039.936mil) on Top Layer And Track (2957.689mil,3016.314mil)(2993.122mil,3016.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C30-1(2969.5mil,3039.936mil) on Top Layer And Track (2957.689mil,3063.558mil)(2993.122mil,3063.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C30-1(2969.5mil,3039.936mil) on Top Layer And Track (2993.122mil,3016.314mil)(2993.122mil,3063.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Pad C30-2(2915mil,3040mil) on Top Layer And Track (2890.76mil,3016.314mil)(2890.76mil,3063.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.484mil < 10mil) Between Pad C30-2(2915mil,3040mil) on Top Layer And Track (2890.76mil,3016.314mil)(2926.193mil,3016.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.484mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Pad C30-2(2915mil,3040mil) on Top Layer And Track (2890.76mil,3063.558mil)(2926.193mil,3063.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C3-1(1805mil,2940mil) on Bottom Layer And Track (1793.189mil,2916.378mil)(1828.622mil,2916.378mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C3-1(1805mil,2940mil) on Bottom Layer And Track (1793.189mil,2963.622mil)(1828.622mil,2963.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C3-1(1805mil,2940mil) on Bottom Layer And Track (1828.622mil,2916.378mil)(1828.622mil,2963.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C31-1(4845.064mil,2679.5mil) on Top Layer And Track (4821.442mil,2667.689mil)(4821.442mil,2703.122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C31-1(4845.064mil,2679.5mil) on Top Layer And Track (4821.442mil,2703.122mil)(4868.686mil,2703.122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C31-1(4845.064mil,2679.5mil) on Top Layer And Track (4868.686mil,2667.689mil)(4868.686mil,2703.122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.367mil < 10mil) Between Pad C31-2(4845mil,2625mil) on Top Layer And Track (4821.442mil,2600.76mil)(4821.442mil,2636.193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.367mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Pad C31-2(4845mil,2625mil) on Top Layer And Track (4821.442mil,2600.76mil)(4868.686mil,2600.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Pad C31-2(4845mil,2625mil) on Top Layer And Track (4868.686mil,2600.76mil)(4868.686mil,2636.193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Pad C3-2(1750.5mil,2939.936mil) on Bottom Layer And Track (1726.26mil,2916.378mil)(1726.26mil,2963.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.367mil < 10mil) Between Pad C3-2(1750.5mil,2939.936mil) on Bottom Layer And Track (1726.26mil,2916.378mil)(1761.693mil,2916.378mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.367mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Pad C3-2(1750.5mil,2939.936mil) on Bottom Layer And Track (1726.26mil,2963.622mil)(1761.693mil,2963.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Pad C32-2(4580.064mil,2619.5mil) on Top Layer And Track (4556.378mil,2608.307mil)(4556.378mil,2643.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Pad C32-2(4580.064mil,2619.5mil) on Top Layer And Track (4556.378mil,2643.74mil)(4603.622mil,2643.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Pad C32-2(4580.064mil,2619.5mil) on Top Layer And Track (4603.622mil,2608.307mil)(4603.622mil,2643.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C4-1(1805mil,2995mil) on Bottom Layer And Track (1793.189mil,2971.378mil)(1828.622mil,2971.378mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C4-1(1805mil,2995mil) on Bottom Layer And Track (1793.189mil,3018.622mil)(1828.622mil,3018.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C4-1(1805mil,2995mil) on Bottom Layer And Track (1828.622mil,2971.378mil)(1828.622mil,3018.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Pad C41-1(2485mil,4335mil) on Top Layer And Track (2445mil,4295mil)(2445mil,4370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C41-1(2485mil,4335mil) on Top Layer And Track (2445mil,4295mil)(2525mil,4295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C41-1(2485mil,4335mil) on Top Layer And Track (2485mil,4371mil)(2485mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Pad C41-1(2485mil,4335mil) on Top Layer And Track (2525mil,4295mil)(2525mil,4370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Pad C41-2(2485mil,4435mil) on Top Layer And Track (2445mil,4400mil)(2445mil,4475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C41-2(2485mil,4435mil) on Top Layer And Track (2445mil,4475mil)(2525mil,4475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C41-2(2485mil,4435mil) on Top Layer And Track (2485mil,4390mil)(2485mil,4399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Pad C41-2(2485mil,4435mil) on Top Layer And Track (2525mil,4400mil)(2525mil,4475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad C42-1(1980mil,3950mil) on Top Layer And Track (1952.441mil,3859.449mil)(1952.441mil,3981.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad C42-1(1980mil,3950mil) on Top Layer And Track (2007.559mil,3859.449mil)(2007.559mil,3981.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad C42-2(1980mil,3890mil) on Top Layer And Track (1952.441mil,3859.449mil)(1952.441mil,3981.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad C42-2(1980mil,3890mil) on Top Layer And Track (1952.441mil,3859.449mil)(2007.559mil,3859.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad C42-2(1980mil,3890mil) on Top Layer And Track (2007.559mil,3859.449mil)(2007.559mil,3981.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad C43-1(2050mil,4865mil) on Top Layer And Track (2022.441mil,4774.449mil)(2022.441mil,4896.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad C43-1(2050mil,4865mil) on Top Layer And Track (2077.559mil,4774.449mil)(2077.559mil,4896.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad C43-2(2050mil,4805mil) on Top Layer And Track (2022.441mil,4774.449mil)(2022.441mil,4896.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad C43-2(2050mil,4805mil) on Top Layer And Track (2022.441mil,4774.449mil)(2077.559mil,4774.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad C43-2(2050mil,4805mil) on Top Layer And Track (2077.559mil,4774.449mil)(2077.559mil,4896.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.193mil < 10mil) Between Pad C44-1(2370mil,4865mil) on Top Layer And Track (2346.378mil,4841.378mil)(2346.378mil,4876.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C44-1(2370mil,4865mil) on Top Layer And Track (2346.378mil,4841.378mil)(2393.622mil,4841.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C44-1(2370mil,4865mil) on Top Layer And Track (2393.622mil,4841.378mil)(2393.622mil,4876.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C45-1(2199.5mil,4714.936mil) on Top Layer And Track (2187.689mil,4691.314mil)(2223.122mil,4691.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C45-1(2199.5mil,4714.936mil) on Top Layer And Track (2187.689mil,4738.558mil)(2223.122mil,4738.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C45-1(2199.5mil,4714.936mil) on Top Layer And Track (2223.122mil,4691.314mil)(2223.122mil,4738.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.193mil < 10mil) Between Pad C8-1(2129.936mil,2815.5mil) on Top Layer And Track (2106.314mil,2791.878mil)(2106.314mil,2827.311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C8-1(2129.936mil,2815.5mil) on Top Layer And Track (2106.314mil,2791.878mil)(2153.558mil,2791.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C8-1(2129.936mil,2815.5mil) on Top Layer And Track (2153.558mil,2791.878mil)(2153.558mil,2827.311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Pad C8-2(2130mil,2870mil) on Top Layer And Track (2106.314mil,2858.807mil)(2106.314mil,2894.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Pad C8-2(2130mil,2870mil) on Top Layer And Track (2106.314mil,2894.24mil)(2153.558mil,2894.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Pad C8-2(2130mil,2870mil) on Top Layer And Track (2153.558mil,2858.807mil)(2153.558mil,2894.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.193mil < 10mil) Between Pad C9-1(2059.936mil,2815.5mil) on Top Layer And Track (2036.314mil,2791.878mil)(2036.314mil,2827.311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C9-1(2059.936mil,2815.5mil) on Top Layer And Track (2036.314mil,2791.878mil)(2083.558mil,2791.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Pad C9-1(2059.936mil,2815.5mil) on Top Layer And Track (2083.558mil,2791.878mil)(2083.558mil,2827.311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Pad C9-2(2060mil,2870mil) on Top Layer And Track (2036.314mil,2858.807mil)(2036.314mil,2894.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Pad C9-2(2060mil,2870mil) on Top Layer And Track (2036.314mil,2894.24mil)(2083.558mil,2894.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Pad C9-2(2060mil,2870mil) on Top Layer And Track (2083.558mil,2858.807mil)(2083.558mil,2894.24mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D3-1(3980mil,2555mil) on Top Layer And Track (3945mil,2436.496mil)(3945mil,2586.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Pad D3-1(3980mil,2555mil) on Top Layer And Track (3945mil,2586.496mil)(3980mil,2586.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad D3-1(3980mil,2555mil) on Top Layer And Track (3960mil,2515mil)(3980mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.908mil < 10mil) Between Pad D3-1(3980mil,2555mil) on Top Layer And Track (3960mil,2515mil)(4000mil,2515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.908mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.908mil < 10mil) Between Pad D3-1(3980mil,2555mil) on Top Layer And Track (3980mil,2500mil)(4000mil,2515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.908mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Pad D3-1(3980mil,2555mil) on Top Layer And Track (3980mil,2586.496mil)(4015mil,2586.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D3-1(3980mil,2555mil) on Top Layer And Track (4015mil,2436.496mil)(4015mil,2586.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D3-2(3980mil,2467.992mil) on Top Layer And Track (3945mil,2436.496mil)(3945mil,2586.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Pad D3-2(3980mil,2467.992mil) on Top Layer And Track (3945mil,2436.496mil)(4015mil,2436.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Pad D3-2(3980mil,2467.992mil) on Top Layer And Track (3960mil,2515mil)(3980mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Pad D3-2(3980mil,2467.992mil) on Top Layer And Track (3980mil,2500mil)(4000mil,2515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.247mil < 10mil) Between Pad D3-2(3980mil,2467.992mil) on Top Layer And Track (4015mil,2436.456mil)(4015mil,2436.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D3-2(3980mil,2467.992mil) on Top Layer And Track (4015mil,2436.496mil)(4015mil,2586.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.473mil < 10mil) Between Pad D4-1(4580mil,2830mil) on Top Layer And Track (4555mil,2875.001mil)(4630mil,2875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.986mil < 10mil) Between Pad J3-1(4385mil,3863.1mil) on Multi-Layer And Track (4306.26mil,3892.66mil)(4414.53mil,3892.66mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.925mil < 10mil) Between Pad J3-1(4385mil,3863.1mil) on Multi-Layer And Track (4383.03mil,3894.64mil)(4383.03mil,3918.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.957mil < 10mil) Between Pad J3-1(4385mil,3863.1mil) on Multi-Layer And Track (4414.53mil,3538.33mil)(4414.53mil,3892.66mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.957mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.957mil < 10mil) Between Pad J3-2(4385mil,3804.1mil) on Multi-Layer And Track (4414.53mil,3538.33mil)(4414.53mil,3892.66mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.957mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.956mil < 10mil) Between Pad J3-4(4385mil,3686mil) on Multi-Layer And Track (4414.53mil,3538.33mil)(4414.53mil,3892.66mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad key2-2(3645mil,2370mil) on Top Layer And Track (3565mil,2370mil)(3605mil,2370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad key2-2(3645mil,2370mil) on Top Layer And Track (3685mil,2370mil)(3725mil,2370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-2(4845mil,3195mil) on Top Layer And Track (4725mil,3195mil)(4765mil,3195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-2(4845mil,3195mil) on Top Layer And Track (4925mil,3195mil)(4965mil,3195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-2(4295mil,4458mil) on Top Layer And Track (4295mil,4338mil)(4295mil,4378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-2(4295mil,4458mil) on Top Layer And Track (4295mil,4578mil)(4295mil,4538mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L3-1(1855mil,4492mil) on Top Layer And Track (1855mil,4370mil)(1855mil,4410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L3-1(1855mil,4492mil) on Top Layer And Track (1855mil,4570mil)(1855mil,4610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L3-2(1535mil,4490mil) on Top Layer And Track (1535mil,4370mil)(1535mil,4410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L3-2(1535mil,4490mil) on Top Layer And Track (1535mil,4610mil)(1535mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad P1-0(2557.836mil,2305.904mil) on Top Layer And Track (2557.835mil,2172.047mil)(2557.835mil,2270.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-0(2557.836mil,2305.904mil) on Top Layer And Track (2557.835mil,2337.401mil)(2557.835mil,2487.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-0(2557.836mil,2518.504mil) on Top Layer And Track (2557.835mil,2337.401mil)(2557.835mil,2487.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-0(2557.836mil,2518.504mil) on Top Layer And Track (2557.835mil,2550mil)(2664.134mil,2550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-0(2912.164mil,2305.904mil) on Top Layer And Track (2912.165mil,2175.984mil)(2912.165mil,2274.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-0(2912.164mil,2305.904mil) on Top Layer And Track (2912.165mil,2337.401mil)(2912.165mil,2487.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.797mil < 10mil) Between Pad P1-1(2672.007mil,2550mil) on Top Layer And Track (2557.835mil,2550mil)(2664.134mil,2550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.797mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-5(2797.992mil,2550mil) on Top Layer And Track (2805.866mil,2550mil)(2912.165mil,2550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R10-2(3222.5mil,3632.5mil) on Top Layer And Track (3194.941mil,3541.004mil)(3194.941mil,3663.051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R10-2(3222.5mil,3632.5mil) on Top Layer And Track (3250.059mil,3541.004mil)(3250.059mil,3663.051mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R14-2(3290mil,3645mil) on Top Layer And Track (3262.441mil,3614.449mil)(3262.441mil,3736.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R14-2(3290mil,3645mil) on Top Layer And Track (3262.441mil,3614.449mil)(3317.559mil,3614.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R14-2(3290mil,3645mil) on Top Layer And Track (3317.559mil,3614.449mil)(3317.559mil,3736.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R15-1(2970mil,3715mil) on Top Layer And Track (2879.449mil,3687.441mil)(3001.496mil,3687.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R15-1(2970mil,3715mil) on Top Layer And Track (2879.449mil,3742.559mil)(3001.496mil,3742.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R15-2(2910mil,3715mil) on Top Layer And Track (2879.449mil,3687.441mil)(2879.449mil,3742.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R15-2(2910mil,3715mil) on Top Layer And Track (2879.449mil,3687.441mil)(3001.496mil,3687.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R15-2(2910mil,3715mil) on Top Layer And Track (2879.449mil,3742.559mil)(3001.496mil,3742.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R16-1(3885mil,2820mil) on Top Layer And Track (3794.449mil,2792.441mil)(3916.496mil,2792.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R16-1(3885mil,2820mil) on Top Layer And Track (3794.449mil,2847.559mil)(3916.496mil,2847.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R16-2(3825mil,2820mil) on Top Layer And Track (3794.449mil,2792.441mil)(3794.449mil,2847.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R16-2(3825mil,2820mil) on Top Layer And Track (3794.449mil,2792.441mil)(3916.496mil,2792.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R16-2(3825mil,2820mil) on Top Layer And Track (3794.449mil,2847.559mil)(3916.496mil,2847.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R20-1(4240mil,3320mil) on Top Layer And Track (4208.504mil,3292.441mil)(4330.551mil,3292.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R20-1(4240mil,3320mil) on Top Layer And Track (4208.504mil,3347.559mil)(4330.551mil,3347.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R20-2(4300mil,3320mil) on Top Layer And Track (4208.504mil,3292.441mil)(4330.551mil,3292.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R20-2(4300mil,3320mil) on Top Layer And Track (4208.504mil,3347.559mil)(4330.551mil,3347.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R20-2(4300mil,3320mil) on Top Layer And Track (4330.551mil,3292.441mil)(4330.551mil,3347.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R22-2(4095mil,3245mil) on Top Layer And Track (4067.441mil,3214.449mil)(4067.441mil,3336.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R22-2(4095mil,3245mil) on Top Layer And Track (4067.441mil,3214.449mil)(4122.559mil,3214.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R22-2(4095mil,3245mil) on Top Layer And Track (4122.559mil,3214.449mil)(4122.559mil,3336.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R24-1(3055mil,4675mil) on Top Layer And Track (2964.449mil,4647.441mil)(3086.496mil,4647.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R24-1(3055mil,4675mil) on Top Layer And Track (2964.449mil,4702.559mil)(3086.496mil,4702.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R24-2(2995mil,4675mil) on Top Layer And Track (2964.449mil,4647.441mil)(2964.449mil,4702.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R24-2(2995mil,4675mil) on Top Layer And Track (2964.449mil,4647.441mil)(3086.496mil,4647.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R24-2(2995mil,4675mil) on Top Layer And Track (2964.449mil,4702.559mil)(3086.496mil,4702.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R25-1(4040mil,4655mil) on Top Layer And Track (4012.441mil,4564.449mil)(4012.441mil,4686.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R25-1(4040mil,4655mil) on Top Layer And Track (4067.559mil,4564.449mil)(4067.559mil,4686.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R25-2(4040mil,4595mil) on Top Layer And Track (4012.441mil,4564.449mil)(4012.441mil,4686.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R25-2(4040mil,4595mil) on Top Layer And Track (4012.441mil,4564.449mil)(4067.559mil,4564.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R25-2(4040mil,4595mil) on Top Layer And Track (4067.559mil,4564.449mil)(4067.559mil,4686.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R26-1(3265mil,4675mil) on Top Layer And Track (3237.441mil,4584.449mil)(3237.441mil,4706.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R26-1(3265mil,4675mil) on Top Layer And Track (3292.559mil,4584.449mil)(3292.559mil,4706.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R26-2(3265mil,4615mil) on Top Layer And Track (3237.441mil,4584.449mil)(3237.441mil,4706.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R26-2(3265mil,4615mil) on Top Layer And Track (3237.441mil,4584.449mil)(3292.559mil,4584.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R26-2(3265mil,4615mil) on Top Layer And Track (3292.559mil,4584.449mil)(3292.559mil,4706.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R27-1(2190mil,2390mil) on Top Layer And Track (2162.441mil,2299.449mil)(2162.441mil,2421.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R27-1(2190mil,2390mil) on Top Layer And Track (2217.559mil,2299.449mil)(2217.559mil,2421.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R27-2(2190mil,2330mil) on Top Layer And Track (2162.441mil,2299.449mil)(2162.441mil,2421.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R27-2(2190mil,2330mil) on Top Layer And Track (2162.441mil,2299.449mil)(2217.559mil,2299.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R27-2(2190mil,2330mil) on Top Layer And Track (2217.559mil,2299.449mil)(2217.559mil,2421.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R28-1(2790mil,2830mil) on Top Layer And Track (2758.504mil,2802.441mil)(2880.551mil,2802.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R28-1(2790mil,2830mil) on Top Layer And Track (2758.504mil,2857.559mil)(2880.551mil,2857.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R29-1(3550mil,4660mil) on Top Layer And Track (3459.449mil,4632.441mil)(3581.496mil,4632.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R29-1(3550mil,4660mil) on Top Layer And Track (3459.449mil,4687.559mil)(3581.496mil,4687.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R36-1(2260mil,4220mil) on Top Layer And Track (2169.449mil,4192.441mil)(2291.496mil,4192.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R36-1(2260mil,4220mil) on Top Layer And Track (2169.449mil,4247.559mil)(2291.496mil,4247.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R36-2(2200mil,4220mil) on Top Layer And Track (2169.449mil,4192.441mil)(2169.449mil,4247.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R36-2(2200mil,4220mil) on Top Layer And Track (2169.449mil,4192.441mil)(2291.496mil,4192.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R36-2(2200mil,4220mil) on Top Layer And Track (2169.449mil,4247.559mil)(2291.496mil,4247.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R37-1(1745mil,3730mil) on Top Layer And Track (1713.504mil,3702.441mil)(1835.551mil,3702.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R37-1(1745mil,3730mil) on Top Layer And Track (1713.504mil,3757.559mil)(1835.551mil,3757.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R37-2(1805mil,3730mil) on Top Layer And Track (1713.504mil,3702.441mil)(1835.551mil,3702.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R37-2(1805mil,3730mil) on Top Layer And Track (1713.504mil,3757.559mil)(1835.551mil,3757.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R37-2(1805mil,3730mil) on Top Layer And Track (1835.551mil,3702.441mil)(1835.551mil,3757.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R38-1(1535mil,4815mil) on Top Layer And Track (1507.441mil,4724.449mil)(1507.441mil,4846.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R38-1(1535mil,4815mil) on Top Layer And Track (1562.559mil,4724.449mil)(1562.559mil,4846.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R38-2(1535mil,4755mil) on Top Layer And Track (1507.441mil,4724.449mil)(1507.441mil,4846.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R38-2(1535mil,4755mil) on Top Layer And Track (1507.441mil,4724.449mil)(1562.559mil,4724.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R38-2(1535mil,4755mil) on Top Layer And Track (1562.559mil,4724.449mil)(1562.559mil,4846.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R39-1(1525mil,3915mil) on Top Layer And Track (1493.504mil,3887.441mil)(1615.551mil,3887.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R39-1(1525mil,3915mil) on Top Layer And Track (1493.504mil,3942.559mil)(1615.551mil,3942.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R39-2(1585mil,3915mil) on Top Layer And Track (1493.504mil,3887.441mil)(1615.551mil,3887.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R39-2(1585mil,3915mil) on Top Layer And Track (1493.504mil,3942.559mil)(1615.551mil,3942.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R39-2(1585mil,3915mil) on Top Layer And Track (1615.551mil,3887.441mil)(1615.551mil,3942.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R40-1(1525mil,3980mil) on Top Layer And Track (1493.504mil,3952.441mil)(1615.551mil,3952.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R40-1(1525mil,3980mil) on Top Layer And Track (1493.504mil,4007.559mil)(1615.551mil,4007.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R40-2(1585mil,3980mil) on Top Layer And Track (1493.504mil,3952.441mil)(1615.551mil,3952.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R40-2(1585mil,3980mil) on Top Layer And Track (1493.504mil,4007.559mil)(1615.551mil,4007.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R40-2(1585mil,3980mil) on Top Layer And Track (1615.551mil,3952.441mil)(1615.551mil,4007.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R41-2(2135mil,4795mil) on Top Layer And Track (2107.441mil,4764.449mil)(2107.441mil,4886.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R41-2(2135mil,4795mil) on Top Layer And Track (2107.441mil,4764.449mil)(2162.559mil,4764.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R41-2(2135mil,4795mil) on Top Layer And Track (2162.559mil,4764.449mil)(2162.559mil,4886.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R4-2(4170mil,3695mil) on Top Layer And Track (4139.449mil,3667.441mil)(4139.449mil,3722.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R4-2(4170mil,3695mil) on Top Layer And Track (4139.449mil,3667.441mil)(4261.496mil,3667.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R4-2(4170mil,3695mil) on Top Layer And Track (4139.449mil,3722.559mil)(4261.496mil,3722.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R48-2(3870mil,3980mil) on Top Layer And Track (3778.504mil,3952.441mil)(3900.551mil,3952.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R48-2(3870mil,3980mil) on Top Layer And Track (3778.504mil,4007.559mil)(3900.551mil,4007.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R48-2(3870mil,3980mil) on Top Layer And Track (3900.551mil,3952.441mil)(3900.551mil,4007.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R5-1(2030mil,3500mil) on Top Layer And Track (1939.449mil,3472.441mil)(2061.496mil,3472.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R5-1(2030mil,3500mil) on Top Layer And Track (1939.449mil,3527.559mil)(2061.496mil,3527.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R5-2(1970mil,3500mil) on Top Layer And Track (1939.449mil,3472.441mil)(1939.449mil,3527.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R5-2(1970mil,3500mil) on Top Layer And Track (1939.449mil,3472.441mil)(2061.496mil,3472.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R5-2(1970mil,3500mil) on Top Layer And Track (1939.449mil,3527.559mil)(2061.496mil,3527.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R53-1(4675mil,3655mil) on Top Layer And Track (4647.441mil,3623.504mil)(4647.441mil,3745.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R53-1(4675mil,3655mil) on Top Layer And Track (4702.559mil,3623.504mil)(4702.559mil,3745.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R53-2(4675mil,3715mil) on Top Layer And Track (4647.441mil,3623.504mil)(4647.441mil,3745.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R53-2(4675mil,3715mil) on Top Layer And Track (4647.441mil,3745.551mil)(4702.559mil,3745.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R53-2(4675mil,3715mil) on Top Layer And Track (4702.559mil,3623.504mil)(4702.559mil,3745.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R54-1(3980mil,2630mil) on Top Layer And Track (3952.441mil,2598.504mil)(3952.441mil,2720.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R54-1(3980mil,2630mil) on Top Layer And Track (4007.559mil,2598.504mil)(4007.559mil,2720.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R54-2(3980mil,2690mil) on Top Layer And Track (3952.441mil,2598.504mil)(3952.441mil,2720.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R54-2(3980mil,2690mil) on Top Layer And Track (3952.441mil,2720.551mil)(4007.559mil,2720.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R54-2(3980mil,2690mil) on Top Layer And Track (4007.559mil,2598.504mil)(4007.559mil,2720.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R6-1(4230mil,3500mil) on Top Layer And Track (4139.449mil,3472.441mil)(4261.496mil,3472.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R6-1(4230mil,3500mil) on Top Layer And Track (4139.449mil,3527.559mil)(4261.496mil,3527.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R6-2(4170mil,3500mil) on Top Layer And Track (4139.449mil,3472.441mil)(4139.449mil,3527.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R6-2(4170mil,3500mil) on Top Layer And Track (4139.449mil,3472.441mil)(4261.496mil,3472.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R6-2(4170mil,3500mil) on Top Layer And Track (4139.449mil,3527.559mil)(4261.496mil,3527.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R7-1(3435mil,3575mil) on Top Layer And Track (3407.441mil,3543.504mil)(3407.441mil,3665.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R7-1(3435mil,3575mil) on Top Layer And Track (3462.559mil,3543.504mil)(3462.559mil,3665.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R7-2(3435mil,3635mil) on Top Layer And Track (3407.441mil,3543.504mil)(3407.441mil,3665.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R7-2(3435mil,3635mil) on Top Layer And Track (3407.441mil,3665.551mil)(3462.559mil,3665.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R7-2(3435mil,3635mil) on Top Layer And Track (3462.559mil,3543.504mil)(3462.559mil,3665.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R8-1(2030mil,3630mil) on Top Layer And Track (1939.449mil,3602.441mil)(2061.496mil,3602.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R8-1(2030mil,3630mil) on Top Layer And Track (1939.449mil,3657.559mil)(2061.496mil,3657.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R8-2(1970mil,3630mil) on Top Layer And Track (1939.449mil,3602.441mil)(1939.449mil,3657.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R8-2(1970mil,3630mil) on Top Layer And Track (1939.449mil,3602.441mil)(2061.496mil,3602.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R8-2(1970mil,3630mil) on Top Layer And Track (1939.449mil,3657.559mil)(2061.496mil,3657.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Pad R9-2(4170mil,3630mil) on Top Layer And Track (4139.449mil,3602.441mil)(4139.449mil,3657.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R9-2(4170mil,3630mil) on Top Layer And Track (4139.449mil,3602.441mil)(4261.496mil,3602.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Pad R9-2(4170mil,3630mil) on Top Layer And Track (4139.449mil,3657.559mil)(4261.496mil,3657.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-1(1597.205mil,2732.795mil) on Top Layer And Track (1567.677mil,2802.323mil)(1593.898mil,2776.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-1(1597.205mil,2732.795mil) on Top Layer And Track (1593.898mil,2776.102mil)(1843.268mil,2776.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-13(1886.575mil,2805.63mil) on Top Layer And Track (1843.268mil,2776.102mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-14(1886.575mil,2825.315mil) on Top Layer And Track (1843.268mil,2776.102mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-15(1886.575mil,2845mil) on Top Layer And Track (1843.268mil,2776.102mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-16(1886.575mil,2864.685mil) on Top Layer And Track (1843.268mil,2776.102mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-17(1886.575mil,2884.37mil) on Top Layer And Track (1843.268mil,2776.102mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-18(1886.575mil,2904.055mil) on Top Layer And Track (1843.268mil,2776.102mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-19(1886.575mil,2923.74mil) on Top Layer And Track (1843.268mil,2776.102mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-23(1886.575mil,3002.48mil) on Top Layer And Track (1843.268mil,2776.102mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.806mil < 10mil) Between Pad U1-25(1813.74mil,3095mil) on Top Layer And Track (1567.677mil,3051.693mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-26(1794.055mil,3095mil) on Top Layer And Track (1567.677mil,3051.693mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-27(1774.37mil,3095mil) on Top Layer And Track (1567.677mil,3051.693mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-28(1754.685mil,3095mil) on Top Layer And Track (1567.677mil,3051.693mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-29(1735mil,3095mil) on Top Layer And Track (1567.677mil,3051.693mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-30(1715.315mil,3095mil) on Top Layer And Track (1567.677mil,3051.693mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-31(1695.63mil,3095mil) on Top Layer And Track (1567.677mil,3051.693mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-33(1656.26mil,3095mil) on Top Layer And Track (1567.677mil,3051.693mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-34(1636.575mil,3095mil) on Top Layer And Track (1567.677mil,3051.693mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-35(1616.89mil,3095mil) on Top Layer And Track (1567.677mil,3051.693mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-36(1597.205mil,3095mil) on Top Layer And Track (1567.677mil,3051.693mil)(1843.268mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-37(1524.37mil,3022.165mil) on Top Layer And Track (1567.677mil,2802.323mil)(1567.677mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.806mil < 10mil) Between Pad U1-46(1524.37mil,2845mil) on Top Layer And Track (1567.677mil,2802.323mil)(1567.677mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.806mil < 10mil) Between Pad U1-47(1524.37mil,2825.315mil) on Top Layer And Track (1567.677mil,2802.323mil)(1567.677mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.806mil < 10mil) Between Pad U1-48(1524.37mil,2805.63mil) on Top Layer And Track (1567.677mil,2802.323mil)(1567.677mil,3051.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.806mil < 10mil) Between Pad U1-48(1524.37mil,2805.63mil) on Top Layer And Track (1567.677mil,2802.323mil)(1593.898mil,2776.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-5(1675.945mil,2732.795mil) on Top Layer And Track (1593.898mil,2776.102mil)(1843.268mil,2776.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad U1-6(1695.63mil,2732.795mil) on Top Layer And Track (1593.898mil,2776.102mil)(1843.268mil,2776.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad U3-1(4295.118mil,3162.599mil) on Top Layer And Track (4259.685mil,3144.882mil)(4259.685mil,3255.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad U3-2(4295.118mil,3200mil) on Top Layer And Track (4259.685mil,3144.882mil)(4259.685mil,3255.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad U3-3(4295.118mil,3237.402mil) on Top Layer And Track (4259.685mil,3144.882mil)(4259.685mil,3255.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad U3-4(4184.882mil,3237.402mil) on Top Layer And Track (4220.315mil,3144.882mil)(4220.315mil,3255.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad U3-5(4184.882mil,3200mil) on Top Layer And Track (4220.315mil,3144.882mil)(4220.315mil,3255.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad U3-6(4184.882mil,3162.599mil) on Top Layer And Track (4220.315mil,3144.882mil)(4220.315mil,3255.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad U4-1(3798.02mil,4647.922mil) on Top Layer And Track (3811.92mil,4654.449mil)(3838.886mil,4654.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad U4-9(3845mil,4815mil) on Top Layer And Track (3838.886mil,4828.9mil)(3838.886mil,4835.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad U5-1(4659.882mil,2622.401mil) on Top Layer And Track (4695.315mil,2529.882mil)(4695.315mil,2640.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad U5-2(4659.882mil,2585mil) on Top Layer And Track (4695.315mil,2529.882mil)(4695.315mil,2640.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad U5-3(4659.882mil,2547.598mil) on Top Layer And Track (4695.315mil,2529.882mil)(4695.315mil,2640.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Pad U5-4(4770.118mil,2547.598mil) on Top Layer And Text "C31" (4803.014mil,2547.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad U5-4(4770.118mil,2547.598mil) on Top Layer And Track (4734.685mil,2529.882mil)(4734.685mil,2640.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad U5-5(4770.118mil,2622.401mil) on Top Layer And Track (4734.685mil,2529.882mil)(4734.685mil,2640.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.876mil < 10mil) Between Pad U7-1(2230.354mil,4347mil) on Top Layer And Track (2248.071mil,4345.197mil)(2275.63mil,4345.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.876mil < 10mil) Between Pad U7-14(2171.299mil,4347mil) on Top Layer And Track (2126.024mil,4345.197mil)(2153.583mil,4345.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.259mil < 10mil) Between Pad U7-2(2273.827mil,4380.63mil) on Top Layer And Track (2275.63mil,4345.197mil)(2275.63mil,4362.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.259mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.758mil < 10mil) Between Pad U7-7(2230.472mil,4493mil) on Top Layer And Track (2248.071mil,4494.803mil)(2275.63mil,4494.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.876mil < 10mil) Between Pad U7-8(2171.299mil,4493mil) on Top Layer And Track (2126.024mil,4494.803mil)(2153.583mil,4494.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.64mil < 10mil) Between Pad U8-8(1732.6mil,3891mil) on Top Layer And Track (1733.66mil,3878.66mil)(1816.34mil,3878.66mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.64mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.971mil < 10mil) Between Pad U9-1(4087.4mil,3906mil) on Top Layer And Track (4003.66mil,3893.66mil)(4086.34mil,3893.66mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.971mil]
Rule Violations :336

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02