[Archipelago_archipelago]
moduleMatches = 0xF882D5CF, 0x30B6E091, 0x218F6E07 # 1.0.1E, 1.0.2U, 1.0.0E
.origin = codecave

_postArchipelago:
	stwu r1,-48(r1)
	mflr r0
	stw r0,52(r1)
	stw r31,44(r1)
	mr r31,r1
	li r9,0
	ori r9,r9,0xffff
	stw r9,8(r31)
	li r9,256
	stw r9,12(r31)
	lwz r9,8(r31)
	mr r3,r9
	lis r12,_after_archipelago_1__malloc@ha
	addi r12,r12,_after_archipelago_1__malloc@l
	mtlr r12
	lis r12,__malloc@ha
	addi r12,r12,__malloc@l
	mtctr r12
	bctr
_after_archipelago_1__malloc:
	mr r9,r3
	stw r9,16(r31)
	lwz r9,16(r31)
	stw r9,20(r31)
	lwz r10,8(r31)
	lwz r9,12(r31)
	subf r9,r9,r10
	lwz r10,16(r31)
	add r9,r10,r9
	stw r9,24(r31)
	lwz r9,20(r31)
	li r10,94
	stb r10,0(r9)
	lwz r9,20(r31)
	addi r9,r9,1
	stw r9,20(r31)
	lwz r6,12(r31)
	lwz r5,24(r31)
	lwz r4,20(r31)
	lwz r3,16(r31)
	bl _postArtsList
	mr r9,r3
	stw r9,20(r31)
	lwz r6,12(r31)
	lwz r5,24(r31)
	lwz r4,20(r31)
	lwz r3,16(r31)
	bl _postClassList
	mr r9,r3
	stw r9,20(r31)
	lwz r6,12(r31)
	lwz r5,24(r31)
	lwz r4,20(r31)
	lwz r3,16(r31)
	bl _postCollepediaList
	mr r9,r3
	stw r9,20(r31)
	lwz r6,12(r31)
	lwz r5,24(r31)
	lwz r4,20(r31)
	lwz r3,16(r31)
	bl _postEnemyList
	mr r9,r3
	stw r9,20(r31)
	lwz r6,12(r31)
	lwz r5,24(r31)
	lwz r4,20(r31)
	lwz r3,16(r31)
	bl _postFieldSkillsList
	mr r9,r3
	stw r9,20(r31)
	lwz r6,12(r31)
	lwz r5,24(r31)
	lwz r4,20(r31)
	lwz r3,16(r31)
	bl _postFnNodeList
	mr r9,r3
	stw r9,20(r31)
	lwz r6,12(r31)
	lwz r5,24(r31)
	lwz r4,20(r31)
	lwz r3,16(r31)
	bl _postFriendList
	mr r9,r3
	stw r9,20(r31)
	lwz r6,12(r31)
	lwz r5,24(r31)
	lwz r4,20(r31)
	lwz r3,16(r31)
	bl _postItemList
	mr r9,r3
	stw r9,20(r31)
	lwz r6,12(r31)
	lwz r5,24(r31)
	lwz r4,20(r31)
	lwz r3,16(r31)
	bl _postLocationList
	mr r9,r3
	stw r9,20(r31)
	lwz r6,12(r31)
	lwz r5,24(r31)
	lwz r4,20(r31)
	lwz r3,16(r31)
	bl _postSegmentList
	mr r9,r3
	stw r9,20(r31)
	lwz r6,12(r31)
	lwz r5,24(r31)
	lwz r4,20(r31)
	lwz r3,16(r31)
	bl _postSkillsList
	mr r9,r3
	stw r9,20(r31)
	lwz r6,12(r31)
	lwz r5,24(r31)
	lwz r4,20(r31)
	lwz r3,16(r31)
	bl _postKeyList
	mr r9,r3
	stw r9,20(r31)
	lwz r6,12(r31)
	lwz r5,24(r31)
	lwz r4,20(r31)
	lwz r3,16(r31)
	bl _postEquipList
	mr r9,r3
	stw r9,20(r31)
	lwz r6,12(r31)
	lwz r5,24(r31)
	lwz r4,20(r31)
	lwz r3,16(r31)
	bl _postDollList
	mr r9,r3
	stw r9,20(r31)
	lwz r6,12(r31)
	lwz r5,24(r31)
	lwz r4,20(r31)
	lwz r3,16(r31)
	bl _postVeinList
	mr r9,r3
	stw r9,20(r31)
	lwz r9,20(r31)
	li r10,36
	stb r10,0(r9)
	lwz r9,20(r31)
	addi r9,r9,1
	li r10,0
	stb r10,0(r9)
	lwz r3,16(r31)
	bl _postCurl
	lwz r3,16(r31)
	lis r12,_after_archipelago_2__free@ha
	addi r12,r12,_after_archipelago_2__free@l
	mtlr r12
	lis r12,__free@ha
	addi r12,r12,__free@l
	mtctr r12
	bctr
_after_archipelago_2__free:
	nop
	addi r11,r31,48
	lwz r0,4(r11)
	mtlr r0
	lwz r31,-4(r11)
	mr r1,r11
	blr
_getArchipelago:
	stwu r1,-112(r1)
	mflr r0
	stw r0,116(r1)
	stw r31,108(r1)
	mr r31,r1
	bl _getCurl
	mr r9,r3
	stw r9,12(r31)
	lwz r9,12(r31)
	cmpwi cr0,r9,0
	beq cr0,_archipelago_L23
	lwz r9,12(r31)
	stw r9,8(r31)
	b _archipelago_L5
_archipelago_L22:
	lwz r9,8(r31)
	lbz r9,0(r9)
	addi r9,r9,-10
	cmplwi cr0,r9,73
	bgt cr0,_archipelago_L6
	slwi r10,r9,2
	lis r9,_archipelago_L8@ha
	addi r9,r9,_archipelago_L8@l
	add r9,r10,r9
	lwz r10,0(r9)
	lis r9,_archipelago_L8@ha
	addi r9,r9,_archipelago_L8@l
	add r9,r10,r9
	mtctr r9
	bctr
_archipelago_L8:
	.long _archipelago_L17-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L16-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L15-_archipelago_L8
	.long _archipelago_L14-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L13-_archipelago_L8
	.long _archipelago_L12-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L11-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L10-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L9-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L6-_archipelago_L8
	.long _archipelago_L7-_archipelago_L8
_archipelago_L11:
	lwz r9,8(r31)
	addi r9,r9,5
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_3__strtol@ha
	addi r12,r12,_after_archipelago_3__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_3__strtol:
	mr r9,r3
	stw r9,40(r31)
	lwz r9,8(r31)
	addi r9,r9,12
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_4__strtol@ha
	addi r12,r12,_after_archipelago_4__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_4__strtol:
	mr r9,r3
	stw r9,44(r31)
	lwz r9,8(r31)
	addi r9,r9,8
	stw r9,8(r31)
	lwz r4,44(r31)
	lwz r3,40(r31)
	bl _addItem
	b _archipelago_L5
_archipelago_L12:
	lwz r9,8(r31)
	addi r9,r9,5
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_5__strtol@ha
	addi r12,r12,_after_archipelago_5__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_5__strtol:
	mr r9,r3
	stw r9,48(r31)
	lwz r9,8(r31)
	addi r9,r9,12
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_6__strtol@ha
	addi r12,r12,_after_archipelago_6__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_6__strtol:
	mr r9,r3
	stw r9,52(r31)
	lwz r9,8(r31)
	addi r9,r9,12
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_7__strtol@ha
	addi r12,r12,_after_archipelago_7__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_7__strtol:
	mr r9,r3
	stw r9,56(r31)
	lwz r9,8(r31)
	addi r9,r9,12
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_8__strtol@ha
	addi r12,r12,_after_archipelago_8__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_8__strtol:
	mr r9,r3
	stw r9,60(r31)
	lwz r9,8(r31)
	addi r9,r9,12
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_9__strtol@ha
	addi r12,r12,_after_archipelago_9__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_9__strtol:
	mr r9,r3
	stw r9,64(r31)
	lwz r9,8(r31)
	addi r9,r9,12
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_10__strtol@ha
	addi r12,r12,_after_archipelago_10__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_10__strtol:
	mr r9,r3
	stw r9,68(r31)
	lwz r9,8(r31)
	addi r9,r9,8
	stw r9,8(r31)
	lwz r8,68(r31)
	lwz r7,64(r31)
	lwz r6,60(r31)
	lwz r5,56(r31)
	lwz r4,52(r31)
	lwz r3,48(r31)
	bl _addGear
	b _archipelago_L5
_archipelago_L16:
	lwz r9,8(r31)
	addi r9,r9,5
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_11__strtol@ha
	addi r12,r12,_after_archipelago_11__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_11__strtol:
	mr r9,r3
	stw r9,96(r31)
	lwz r9,8(r31)
	addi r9,r9,12
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_12__strtol@ha
	addi r12,r12,_after_archipelago_12__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_12__strtol:
	mr r9,r3
	stw r9,100(r31)
	lwz r9,8(r31)
	addi r9,r9,8
	stw r9,8(r31)
	lwz r4,100(r31)
	lwz r3,96(r31)
	bl _addArt
	b _archipelago_L5
_archipelago_L7:
	lwz r9,8(r31)
	addi r9,r9,5
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_13__strtol@ha
	addi r12,r12,_after_archipelago_13__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_13__strtol:
	mr r9,r3
	stw r9,16(r31)
	lwz r9,8(r31)
	addi r9,r9,12
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_14__strtol@ha
	addi r12,r12,_after_archipelago_14__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_14__strtol:
	mr r9,r3
	stw r9,20(r31)
	lwz r9,8(r31)
	addi r9,r9,8
	stw r9,8(r31)
	lwz r4,20(r31)
	lwz r3,16(r31)
	bl _addSkill
	b _archipelago_L5
_archipelago_L13:
	lwz r9,8(r31)
	addi r9,r9,5
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_15__strtol@ha
	addi r12,r12,_after_archipelago_15__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_15__strtol:
	mr r9,r3
	stw r9,72(r31)
	lwz r9,8(r31)
	addi r9,r9,12
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_16__strtol@ha
	addi r12,r12,_after_archipelago_16__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_16__strtol:
	mr r9,r3
	stw r9,76(r31)
	lwz r9,8(r31)
	addi r9,r9,8
	stw r9,8(r31)
	lwz r4,76(r31)
	lwz r3,72(r31)
	bl _addFriend
	b _archipelago_L5
_archipelago_L14:
	lwz r9,8(r31)
	addi r9,r9,5
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_17__strtol@ha
	addi r12,r12,_after_archipelago_17__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_17__strtol:
	mr r9,r3
	stw r9,80(r31)
	lwz r9,8(r31)
	addi r9,r9,12
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_18__strtol@ha
	addi r12,r12,_after_archipelago_18__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_18__strtol:
	mr r9,r3
	stw r9,84(r31)
	lwz r9,8(r31)
	addi r9,r9,8
	stw r9,8(r31)
	lwz r4,84(r31)
	lwz r3,80(r31)
	bl _addFieldSkill
	b _archipelago_L5
_archipelago_L10:
	lwz r9,8(r31)
	addi r9,r9,5
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_19__strtol@ha
	addi r12,r12,_after_archipelago_19__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_19__strtol:
	mr r9,r3
	stw r9,32(r31)
	lwz r9,8(r31)
	addi r9,r9,12
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_20__strtol@ha
	addi r12,r12,_after_archipelago_20__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_20__strtol:
	mr r9,r3
	stw r9,36(r31)
	lwz r9,8(r31)
	addi r9,r9,8
	stw r9,8(r31)
	lwz r4,36(r31)
	lwz r3,32(r31)
	bl _addKey
	b _archipelago_L5
_archipelago_L15:
	lwz r9,8(r31)
	addi r9,r9,5
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_21__strtol@ha
	addi r12,r12,_after_archipelago_21__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_21__strtol:
	mr r9,r3
	stw r9,88(r31)
	lwz r9,8(r31)
	addi r9,r9,12
	stw r9,8(r31)
	li r5,16
	li r4,0
	lwz r3,8(r31)
	lis r12,_after_archipelago_22__strtol@ha
	addi r12,r12,_after_archipelago_22__strtol@l
	mtlr r12
	lis r12,__strtol@ha
	addi r12,r12,__strtol@l
	mtctr r12
	bctr
_after_archipelago_22__strtol:
	mr r9,r3
	stw r9,92(r31)
	lwz r9,8(r31)
	addi r9,r9,8
	stw r9,8(r31)
	lwz r4,92(r31)
	lwz r3,88(r31)
	bl _addClass
	b _archipelago_L5
_archipelago_L9:
	lwz r9,8(r31)
	addi r9,r9,2
	stw r9,8(r31)
	lwz r9,8(r31)
	stw r9,24(r31)
	b _archipelago_L18
_archipelago_L19:
	lwz r9,8(r31)
	addi r9,r9,1
	stw r9,8(r31)
_archipelago_L18:
	lwz r9,8(r31)
	lbz r9,0(r9)
	cmpwi cr0,r9,13
	bne cr0,_archipelago_L19
	lwz r9,8(r31)
	li r10,0
	stb r10,0(r9)
	lwz r9,8(r31)
	addi r9,r9,1
	stw r9,8(r31)
	lwz r9,8(r31)
	stw r9,28(r31)
	b _archipelago_L20
_archipelago_L21:
	lwz r9,8(r31)
	addi r9,r9,1
	stw r9,8(r31)
_archipelago_L20:
	lwz r9,8(r31)
	lbz r9,0(r9)
	cmpwi cr0,r9,10
	bne cr0,_archipelago_L21
	lwz r9,8(r31)
	li r10,0
	stb r10,0(r9)
	lwz r9,8(r31)
	addi r9,r9,1
	stw r9,8(r31)
	lis r9,menuBasePtr@ha
	lwz r9,menuBasePtr@l(r9)
	lwz r5,28(r31)
	lwz r4,24(r31)
	mr r3,r9
	bl writeSystemLog
	b _archipelago_L5
_archipelago_L17:
	lwz r9,8(r31)
	addi r9,r9,1
	stw r9,8(r31)
	b _archipelago_L5
_archipelago_L6:
	lwz r3,12(r31)
	lis r12,_after_archipelago_23__free@ha
	addi r12,r12,_after_archipelago_23__free@l
	mtlr r12
	lis r12,__free@ha
	addi r12,r12,__free@l
	mtctr r12
	bctr
_after_archipelago_23__free:
	b _archipelago_L2
_archipelago_L5:
	lwz r9,8(r31)
	lbz r9,0(r9)
	cmpwi cr0,r9,0
	bne cr0,_archipelago_L22
	lwz r3,12(r31)
	lis r12,_after_archipelago_24__free@ha
	addi r12,r12,_after_archipelago_24__free@l
	mtlr r12
	lis r12,__free@ha
	addi r12,r12,__free@l
	mtctr r12
	bctr
_after_archipelago_24__free:
	b _archipelago_L2
_archipelago_L23:
	nop
_archipelago_L2:
	addi r11,r31,112
	lwz r0,4(r11)
	mtlr r0
	lwz r31,-4(r11)
	mr r1,r11
	blr
_networkCounter:
	.int    0
_mainArchipelago:
	stwu r1,-32(r1)
	mflr r0
	stw r0,36(r1)
	stw r31,28(r1)
	mr r31,r1
	stw r3,8(r31)
	stw r4,12(r31)
	bl _initCurl
	lis r9,_networkCounter@ha
	lwz r9,_networkCounter@l(r9)
	slwi r10,r9,31
	lis r9,_networkCounter@ha
	stw r10,_networkCounter@l(r9)
	lis r9,_networkCounter@ha
	lwz r9,_networkCounter@l(r9)
	srwi r10,r9,31
	lis r9,_networkCounter@ha
	stw r10,_networkCounter@l(r9)
	lis r9,_networkCounter@ha
	lwz r9,_networkCounter@l(r9)
	cmpwi cr0,r9,0
	bne cr0,_archipelago_L25
	bl _getArchipelago
	b _archipelago_L26
_archipelago_L25:
	bl _postArchipelago
_archipelago_L26:
	lis r9,_networkCounter@ha
	lwz r9,_networkCounter@l(r9)
	addi r10,r9,1
	lis r9,_networkCounter@ha
	stw r10,_networkCounter@l(r9)
	bl _cleanupCurl
	lwz r4,12(r31)
	lwz r3,8(r31)
	bl changeTime
	mr r9,r3
	mr r3,r9
	addi r11,r31,32
	lwz r0,4(r11)
	mtlr r0
	lwz r31,-4(r11)
	mr r1,r11
	blr


[Archipelago_archipelago_V101E]
moduleMatches = 0xF882D5CF, 0x30B6E091, 0x218F6E07 # 1.0.1E, 1.0.2U, 1.0.0E

changeTime = 0x022b36f4 #::GameManager
writeSystemLog = 0x02c74290 #::MenuTask

__sprintf_s = 0x03133354
__malloc = 0x03b1aeb0
__free = 0x03b1afe8
__strtol = 0x03b1b27c

0x022b3bbc = bl _mainArchipelago # replace bl changeTime


