
IIC_MPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b540  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000798  0800b6e0  0800b6e0  0000c6e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be78  0800be78  0000d1f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800be78  0800be78  0000ce78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800be80  0800be80  0000d1f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800be80  0800be80  0000ce80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800be84  0800be84  0000ce84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  0800be88  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000310  200001f8  0800c080  0000d1f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000508  0800c080  0000d508  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010b1f  00000000  00000000  0000d228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000270d  00000000  00000000  0001dd47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  00020458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cbb  00000000  00000000  00021498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018416  00000000  00000000  00022153  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000143c4  00000000  00000000  0003a569  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092b5a  00000000  00000000  0004e92d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e1487  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005cb0  00000000  00000000  000e14cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  000e717c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f8 	.word	0x200001f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b6c8 	.word	0x0800b6c8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	0800b6c8 	.word	0x0800b6c8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08a      	sub	sp, #40	@ 0x28
 8000ff8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffa:	f107 0314 	add.w	r3, r7, #20
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	605a      	str	r2, [r3, #4]
 8001004:	609a      	str	r2, [r3, #8]
 8001006:	60da      	str	r2, [r3, #12]
 8001008:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800100a:	2300      	movs	r3, #0
 800100c:	613b      	str	r3, [r7, #16]
 800100e:	4b2d      	ldr	r3, [pc, #180]	@ (80010c4 <MX_GPIO_Init+0xd0>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001012:	4a2c      	ldr	r2, [pc, #176]	@ (80010c4 <MX_GPIO_Init+0xd0>)
 8001014:	f043 0304 	orr.w	r3, r3, #4
 8001018:	6313      	str	r3, [r2, #48]	@ 0x30
 800101a:	4b2a      	ldr	r3, [pc, #168]	@ (80010c4 <MX_GPIO_Init+0xd0>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101e:	f003 0304 	and.w	r3, r3, #4
 8001022:	613b      	str	r3, [r7, #16]
 8001024:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	4b26      	ldr	r3, [pc, #152]	@ (80010c4 <MX_GPIO_Init+0xd0>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	4a25      	ldr	r2, [pc, #148]	@ (80010c4 <MX_GPIO_Init+0xd0>)
 8001030:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001034:	6313      	str	r3, [r2, #48]	@ 0x30
 8001036:	4b23      	ldr	r3, [pc, #140]	@ (80010c4 <MX_GPIO_Init+0xd0>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	60bb      	str	r3, [r7, #8]
 8001046:	4b1f      	ldr	r3, [pc, #124]	@ (80010c4 <MX_GPIO_Init+0xd0>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	4a1e      	ldr	r2, [pc, #120]	@ (80010c4 <MX_GPIO_Init+0xd0>)
 800104c:	f043 0301 	orr.w	r3, r3, #1
 8001050:	6313      	str	r3, [r2, #48]	@ 0x30
 8001052:	4b1c      	ldr	r3, [pc, #112]	@ (80010c4 <MX_GPIO_Init+0xd0>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	f003 0301 	and.w	r3, r3, #1
 800105a:	60bb      	str	r3, [r7, #8]
 800105c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	607b      	str	r3, [r7, #4]
 8001062:	4b18      	ldr	r3, [pc, #96]	@ (80010c4 <MX_GPIO_Init+0xd0>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	4a17      	ldr	r2, [pc, #92]	@ (80010c4 <MX_GPIO_Init+0xd0>)
 8001068:	f043 0302 	orr.w	r3, r3, #2
 800106c:	6313      	str	r3, [r2, #48]	@ 0x30
 800106e:	4b15      	ldr	r3, [pc, #84]	@ (80010c4 <MX_GPIO_Init+0xd0>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001072:	f003 0302 	and.w	r3, r3, #2
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800107a:	2200      	movs	r2, #0
 800107c:	2120      	movs	r1, #32
 800107e:	4812      	ldr	r0, [pc, #72]	@ (80010c8 <MX_GPIO_Init+0xd4>)
 8001080:	f001 fc78 	bl	8002974 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001084:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001088:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800108a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800108e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001090:	2300      	movs	r3, #0
 8001092:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001094:	f107 0314 	add.w	r3, r7, #20
 8001098:	4619      	mov	r1, r3
 800109a:	480c      	ldr	r0, [pc, #48]	@ (80010cc <MX_GPIO_Init+0xd8>)
 800109c:	f001 fae6 	bl	800266c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80010a0:	2320      	movs	r3, #32
 80010a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a4:	2301      	movs	r3, #1
 80010a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ac:	2300      	movs	r3, #0
 80010ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	4619      	mov	r1, r3
 80010b6:	4804      	ldr	r0, [pc, #16]	@ (80010c8 <MX_GPIO_Init+0xd4>)
 80010b8:	f001 fad8 	bl	800266c <HAL_GPIO_Init>

}
 80010bc:	bf00      	nop
 80010be:	3728      	adds	r7, #40	@ 0x28
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	40023800 	.word	0x40023800
 80010c8:	40020000 	.word	0x40020000
 80010cc:	40020800 	.word	0x40020800

080010d0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010d4:	4b12      	ldr	r3, [pc, #72]	@ (8001120 <MX_I2C1_Init+0x50>)
 80010d6:	4a13      	ldr	r2, [pc, #76]	@ (8001124 <MX_I2C1_Init+0x54>)
 80010d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010da:	4b11      	ldr	r3, [pc, #68]	@ (8001120 <MX_I2C1_Init+0x50>)
 80010dc:	4a12      	ldr	r2, [pc, #72]	@ (8001128 <MX_I2C1_Init+0x58>)
 80010de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001120 <MX_I2C1_Init+0x50>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001120 <MX_I2C1_Init+0x50>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001120 <MX_I2C1_Init+0x50>)
 80010ee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001120 <MX_I2C1_Init+0x50>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010fa:	4b09      	ldr	r3, [pc, #36]	@ (8001120 <MX_I2C1_Init+0x50>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001100:	4b07      	ldr	r3, [pc, #28]	@ (8001120 <MX_I2C1_Init+0x50>)
 8001102:	2200      	movs	r2, #0
 8001104:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001106:	4b06      	ldr	r3, [pc, #24]	@ (8001120 <MX_I2C1_Init+0x50>)
 8001108:	2200      	movs	r2, #0
 800110a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800110c:	4804      	ldr	r0, [pc, #16]	@ (8001120 <MX_I2C1_Init+0x50>)
 800110e:	f001 fc4b 	bl	80029a8 <HAL_I2C_Init>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001118:	f000 f9ac 	bl	8001474 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800111c:	bf00      	nop
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20000214 	.word	0x20000214
 8001124:	40005400 	.word	0x40005400
 8001128:	000186a0 	.word	0x000186a0

0800112c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b08a      	sub	sp, #40	@ 0x28
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001134:	f107 0314 	add.w	r3, r7, #20
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]
 8001142:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a19      	ldr	r2, [pc, #100]	@ (80011b0 <HAL_I2C_MspInit+0x84>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d12b      	bne.n	80011a6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	613b      	str	r3, [r7, #16]
 8001152:	4b18      	ldr	r3, [pc, #96]	@ (80011b4 <HAL_I2C_MspInit+0x88>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	4a17      	ldr	r2, [pc, #92]	@ (80011b4 <HAL_I2C_MspInit+0x88>)
 8001158:	f043 0302 	orr.w	r3, r3, #2
 800115c:	6313      	str	r3, [r2, #48]	@ 0x30
 800115e:	4b15      	ldr	r3, [pc, #84]	@ (80011b4 <HAL_I2C_MspInit+0x88>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001162:	f003 0302 	and.w	r3, r3, #2
 8001166:	613b      	str	r3, [r7, #16]
 8001168:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800116a:	23c0      	movs	r3, #192	@ 0xc0
 800116c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800116e:	2312      	movs	r3, #18
 8001170:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001172:	2300      	movs	r3, #0
 8001174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001176:	2303      	movs	r3, #3
 8001178:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800117a:	2304      	movs	r3, #4
 800117c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	4619      	mov	r1, r3
 8001184:	480c      	ldr	r0, [pc, #48]	@ (80011b8 <HAL_I2C_MspInit+0x8c>)
 8001186:	f001 fa71 	bl	800266c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800118a:	2300      	movs	r3, #0
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	4b09      	ldr	r3, [pc, #36]	@ (80011b4 <HAL_I2C_MspInit+0x88>)
 8001190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001192:	4a08      	ldr	r2, [pc, #32]	@ (80011b4 <HAL_I2C_MspInit+0x88>)
 8001194:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001198:	6413      	str	r3, [r2, #64]	@ 0x40
 800119a:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <HAL_I2C_MspInit+0x88>)
 800119c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800119e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80011a6:	bf00      	nop
 80011a8:	3728      	adds	r7, #40	@ 0x28
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40005400 	.word	0x40005400
 80011b4:	40023800 	.word	0x40023800
 80011b8:	40020400 	.word	0x40020400

080011bc <kf_prediction>:

    kf->x_pred = kf->sigma_pred = 0.0f;

}

void kf_prediction(KalmanFilter *kf, float u){
 80011bc:	b480      	push	{r7}
 80011be:	b089      	sub	sp, #36	@ 0x24
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	ed87 0a00 	vstr	s0, [r7]

	float x = kf->x;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	61fb      	str	r3, [r7, #28]
	float sigma = kf->sigma;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	69db      	ldr	r3, [r3, #28]
 80011d2:	61bb      	str	r3, [r7, #24]

	float A = kf->A;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	617b      	str	r3, [r7, #20]
	float B = kf->B;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	613b      	str	r3, [r7, #16]
	float Q = kf->Q;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	60fb      	str	r3, [r7, #12]

	kf->x_pred = (A * x) + (B * u);
 80011e6:	ed97 7a05 	vldr	s14, [r7, #20]
 80011ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80011ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011f2:	edd7 6a04 	vldr	s13, [r7, #16]
 80011f6:	edd7 7a00 	vldr	s15, [r7]
 80011fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	edc3 7a08 	vstr	s15, [r3, #32]
	kf->sigma_pred = (A * sigma * A) + Q;
 8001208:	ed97 7a05 	vldr	s14, [r7, #20]
 800120c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001210:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001214:	edd7 7a05 	vldr	s15, [r7, #20]
 8001218:	ee27 7a27 	vmul.f32	s14, s14, s15
 800121c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001220:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

}
 800122a:	bf00      	nop
 800122c:	3724      	adds	r7, #36	@ 0x24
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr

08001236 <kf_correction>:

void kf_correction(KalmanFilter *kf, float z){
 8001236:	b480      	push	{r7}
 8001238:	b089      	sub	sp, #36	@ 0x24
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
 800123e:	ed87 0a00 	vstr	s0, [r7]

	float x_pred = kf->x_pred;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6a1b      	ldr	r3, [r3, #32]
 8001246:	61fb      	str	r3, [r7, #28]
	float sigma_pred = kf->sigma_pred;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800124c:	61bb      	str	r3, [r7, #24]

	float H = kf->H;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	68db      	ldr	r3, [r3, #12]
 8001252:	617b      	str	r3, [r7, #20]
	float R = kf->R;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	691b      	ldr	r3, [r3, #16]
 8001258:	613b      	str	r3, [r7, #16]

	float z_hat = H * x_pred;
 800125a:	ed97 7a05 	vldr	s14, [r7, #20]
 800125e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001266:	edc7 7a03 	vstr	s15, [r7, #12]
	kf->K = sigma_pred*H / (H*sigma_pred*H + R);
 800126a:	ed97 7a06 	vldr	s14, [r7, #24]
 800126e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001272:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001276:	ed97 7a05 	vldr	s14, [r7, #20]
 800127a:	edd7 7a06 	vldr	s15, [r7, #24]
 800127e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001282:	edd7 7a05 	vldr	s15, [r7, #20]
 8001286:	ee27 7a27 	vmul.f32	s14, s14, s15
 800128a:	edd7 7a04 	vldr	s15, [r7, #16]
 800128e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001292:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	edc3 7a05 	vstr	s15, [r3, #20]

	kf->x = x_pred + kf->K * (z - z_hat);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	ed93 7a05 	vldr	s14, [r3, #20]
 80012a2:	edd7 6a00 	vldr	s13, [r7]
 80012a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80012aa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80012ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012b2:	edd7 7a07 	vldr	s15, [r7, #28]
 80012b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	edc3 7a06 	vstr	s15, [r3, #24]
	kf->sigma = (1 - (kf->K * H)) * sigma_pred;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	ed93 7a05 	vldr	s14, [r3, #20]
 80012c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80012ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80012d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012d6:	edd7 7a06 	vldr	s15, [r7, #24]
 80012da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	edc3 7a07 	vstr	s15, [r3, #28]

}
 80012e4:	bf00      	nop
 80012e6:	3724      	adds	r7, #36	@ 0x24
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f0:	b5b0      	push	{r4, r5, r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012f6:	f001 f83d 	bl	8002374 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012fa:	f000 f84f 	bl	800139c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012fe:	f7ff fe79 	bl	8000ff4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001302:	f000 ff9b 	bl	800223c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001306:	f7ff fee3 	bl	80010d0 <MX_I2C1_Init>
  MX_TIM1_Init();
 800130a:	f000 ff23 	bl	8002154 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim1);
 800130e:	481c      	ldr	r0, [pc, #112]	@ (8001380 <main+0x90>)
 8001310:	f003 f984 	bl	800461c <HAL_TIM_Base_Start_IT>

  mpu_init();
 8001314:	f000 f8b4 	bl	8001480 <mpu_init>
  imu_processor_init(&imu_processor, Q, R, time_interval);
 8001318:	4b1a      	ldr	r3, [pc, #104]	@ (8001384 <main+0x94>)
 800131a:	edd3 7a00 	vldr	s15, [r3]
 800131e:	4b1a      	ldr	r3, [pc, #104]	@ (8001388 <main+0x98>)
 8001320:	ed93 7a00 	vldr	s14, [r3]
 8001324:	4b19      	ldr	r3, [pc, #100]	@ (800138c <main+0x9c>)
 8001326:	edd3 6a00 	vldr	s13, [r3]
 800132a:	eeb0 1a66 	vmov.f32	s2, s13
 800132e:	eef0 0a47 	vmov.f32	s1, s14
 8001332:	eeb0 0a67 	vmov.f32	s0, s15
 8001336:	4816      	ldr	r0, [pc, #88]	@ (8001390 <main+0xa0>)
 8001338:	f000 fbf0 	bl	8001b1c <imu_processor_init>

	  HAL_Delay(500);
*/
// Acquire Angle Value

	  imu_process(&imu_processor);
 800133c:	4814      	ldr	r0, [pc, #80]	@ (8001390 <main+0xa0>)
 800133e:	f000 fc3b 	bl	8001bb8 <imu_process>

	  sprintf(message, "roll:%.1f, pitch:%.1f\n ", imu_processor.roll_processor.x, imu_processor.pitch_processor.x);
 8001342:	4b13      	ldr	r3, [pc, #76]	@ (8001390 <main+0xa0>)
 8001344:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff f906 	bl	8000558 <__aeabi_f2d>
 800134c:	4604      	mov	r4, r0
 800134e:	460d      	mov	r5, r1
 8001350:	4b0f      	ldr	r3, [pc, #60]	@ (8001390 <main+0xa0>)
 8001352:	6a1b      	ldr	r3, [r3, #32]
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff f8ff 	bl	8000558 <__aeabi_f2d>
 800135a:	4602      	mov	r2, r0
 800135c:	460b      	mov	r3, r1
 800135e:	e9cd 2300 	strd	r2, r3, [sp]
 8001362:	4622      	mov	r2, r4
 8001364:	462b      	mov	r3, r5
 8001366:	490b      	ldr	r1, [pc, #44]	@ (8001394 <main+0xa4>)
 8001368:	480b      	ldr	r0, [pc, #44]	@ (8001398 <main+0xa8>)
 800136a:	f004 ff4f 	bl	800620c <siprintf>
	  send_message_to_user(message);
 800136e:	480a      	ldr	r0, [pc, #40]	@ (8001398 <main+0xa8>)
 8001370:	f000 fda4 	bl	8001ebc <send_message_to_user>

	  HAL_Delay(500);
 8001374:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001378:	f001 f86e 	bl	8002458 <HAL_Delay>
	  imu_process(&imu_processor);
 800137c:	bf00      	nop
 800137e:	e7dd      	b.n	800133c <main+0x4c>
 8001380:	20000328 	.word	0x20000328
 8001384:	20000000 	.word	0x20000000
 8001388:	20000004 	.word	0x20000004
 800138c:	20000008 	.word	0x20000008
 8001390:	20000268 	.word	0x20000268
 8001394:	0800b6e0 	.word	0x0800b6e0
 8001398:	200002c0 	.word	0x200002c0

0800139c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b094      	sub	sp, #80	@ 0x50
 80013a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013a2:	f107 0320 	add.w	r3, r7, #32
 80013a6:	2230      	movs	r2, #48	@ 0x30
 80013a8:	2100      	movs	r1, #0
 80013aa:	4618      	mov	r0, r3
 80013ac:	f004 ff91 	bl	80062d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013b0:	f107 030c 	add.w	r3, r7, #12
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
 80013be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013c0:	2300      	movs	r3, #0
 80013c2:	60bb      	str	r3, [r7, #8]
 80013c4:	4b29      	ldr	r3, [pc, #164]	@ (800146c <SystemClock_Config+0xd0>)
 80013c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c8:	4a28      	ldr	r2, [pc, #160]	@ (800146c <SystemClock_Config+0xd0>)
 80013ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80013d0:	4b26      	ldr	r3, [pc, #152]	@ (800146c <SystemClock_Config+0xd0>)
 80013d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80013dc:	2300      	movs	r3, #0
 80013de:	607b      	str	r3, [r7, #4]
 80013e0:	4b23      	ldr	r3, [pc, #140]	@ (8001470 <SystemClock_Config+0xd4>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80013e8:	4a21      	ldr	r2, [pc, #132]	@ (8001470 <SystemClock_Config+0xd4>)
 80013ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80013ee:	6013      	str	r3, [r2, #0]
 80013f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001470 <SystemClock_Config+0xd4>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013f8:	607b      	str	r3, [r7, #4]
 80013fa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013fc:	2302      	movs	r3, #2
 80013fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001400:	2301      	movs	r3, #1
 8001402:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001404:	2310      	movs	r3, #16
 8001406:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001408:	2302      	movs	r3, #2
 800140a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800140c:	2300      	movs	r3, #0
 800140e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001410:	2310      	movs	r3, #16
 8001412:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001414:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001418:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800141a:	2304      	movs	r3, #4
 800141c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800141e:	2307      	movs	r3, #7
 8001420:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001422:	f107 0320 	add.w	r3, r7, #32
 8001426:	4618      	mov	r0, r3
 8001428:	f002 fc10 	bl	8003c4c <HAL_RCC_OscConfig>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001432:	f000 f81f 	bl	8001474 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001436:	230f      	movs	r3, #15
 8001438:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800143a:	2302      	movs	r3, #2
 800143c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800143e:	2300      	movs	r3, #0
 8001440:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001442:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001446:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001448:	2300      	movs	r3, #0
 800144a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800144c:	f107 030c 	add.w	r3, r7, #12
 8001450:	2102      	movs	r1, #2
 8001452:	4618      	mov	r0, r3
 8001454:	f002 fe72 	bl	800413c <HAL_RCC_ClockConfig>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800145e:	f000 f809 	bl	8001474 <Error_Handler>
  }
}
 8001462:	bf00      	nop
 8001464:	3750      	adds	r7, #80	@ 0x50
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40023800 	.word	0x40023800
 8001470:	40007000 	.word	0x40007000

08001474 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001478:	b672      	cpsid	i
}
 800147a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800147c:	bf00      	nop
 800147e:	e7fd      	b.n	800147c <Error_Handler+0x8>

08001480 <mpu_init>:
static I2C_HandleTypeDef* mpu_i2c_handlePtr = &hi2c1;

#define ACCEL_SCALE 16384.0f  // ±2g -> 65536 / 4
#define GYRO_SCALE 16.4f     // ±2000°/s -> 65536 / 4000

uint8_t mpu_init(void){
 8001480:	b580      	push	{r7, lr}
 8001482:	b08e      	sub	sp, #56	@ 0x38
 8001484:	af00      	add	r7, sp, #0

	char templete_message[50];
	uint8_t* templete_data = 0;
 8001486:	2300      	movs	r3, #0
 8001488:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_StatusTypeDef ret;
    HAL_I2C_Init(mpu_i2c_handlePtr);
 800148a:	4b45      	ldr	r3, [pc, #276]	@ (80015a0 <mpu_init+0x120>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4618      	mov	r0, r3
 8001490:	f001 fa8a 	bl	80029a8 <HAL_I2C_Init>

    ret = HAL_I2C_IsDeviceReady(mpu_i2c_handlePtr, MPU_WRITE, 1, 100);
 8001494:	4b42      	ldr	r3, [pc, #264]	@ (80015a0 <mpu_init+0x120>)
 8001496:	6818      	ldr	r0, [r3, #0]
 8001498:	2364      	movs	r3, #100	@ 0x64
 800149a:	2201      	movs	r2, #1
 800149c:	21d0      	movs	r1, #208	@ 0xd0
 800149e:	f001 fef3 	bl	8003288 <HAL_I2C_IsDeviceReady>
 80014a2:	4603      	mov	r3, r0
 80014a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (ret == HAL_OK){
 80014a8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d103      	bne.n	80014b8 <mpu_init+0x38>
    	send_message_to_user("The device is ready \n");
 80014b0:	483c      	ldr	r0, [pc, #240]	@ (80015a4 <mpu_init+0x124>)
 80014b2:	f000 fd03 	bl	8001ebc <send_message_to_user>
 80014b6:	e002      	b.n	80014be <mpu_init+0x3e>
    } else {
    	send_message_to_user("The device is not ready \n");
 80014b8:	483b      	ldr	r0, [pc, #236]	@ (80015a8 <mpu_init+0x128>)
 80014ba:	f000 fcff 	bl	8001ebc <send_message_to_user>
    }

    // Reset
    MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X80);
 80014be:	2180      	movs	r1, #128	@ 0x80
 80014c0:	206b      	movs	r0, #107	@ 0x6b
 80014c2:	f000 f8a5 	bl	8001610 <MPU_Write_Byte>

    // Exiting from the Sleeping Mode
    ret = MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X00);
 80014c6:	2100      	movs	r1, #0
 80014c8:	206b      	movs	r0, #107	@ 0x6b
 80014ca:	f000 f8a1 	bl	8001610 <MPU_Write_Byte>
 80014ce:	4603      	mov	r3, r0
 80014d0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (ret == HAL_OK){
 80014d4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d103      	bne.n	80014e4 <mpu_init+0x64>
    	send_message_to_user("Exiting from the Sleep \n");
 80014dc:	4833      	ldr	r0, [pc, #204]	@ (80015ac <mpu_init+0x12c>)
 80014de:	f000 fced 	bl	8001ebc <send_message_to_user>
 80014e2:	e002      	b.n	80014ea <mpu_init+0x6a>
    } else {
    	send_message_to_user("Not exiting from the Sleep \n");
 80014e4:	4832      	ldr	r0, [pc, #200]	@ (80015b0 <mpu_init+0x130>)
 80014e6:	f000 fce9 	bl	8001ebc <send_message_to_user>
    }

    // Configuring Accelerometer
    ret = MPU_Set_Gyro_Fsr(3);
 80014ea:	2003      	movs	r0, #3
 80014ec:	f000 f8e0 	bl	80016b0 <MPU_Set_Gyro_Fsr>
 80014f0:	4603      	mov	r3, r0
 80014f2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (ret == HAL_OK){
 80014f6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d103      	bne.n	8001506 <mpu_init+0x86>
    	send_message_to_user("Configuring Gyroscope \n");
 80014fe:	482d      	ldr	r0, [pc, #180]	@ (80015b4 <mpu_init+0x134>)
 8001500:	f000 fcdc 	bl	8001ebc <send_message_to_user>
 8001504:	e002      	b.n	800150c <mpu_init+0x8c>
    } else {
    	send_message_to_user("Not Configuring Gyroscope \n");
 8001506:	482c      	ldr	r0, [pc, #176]	@ (80015b8 <mpu_init+0x138>)
 8001508:	f000 fcd8 	bl	8001ebc <send_message_to_user>
    }

    // Configuring Gyroscope
    ret = MPU_Set_Accel_Fsr(0);
 800150c:	2000      	movs	r0, #0
 800150e:	f000 f8e0 	bl	80016d2 <MPU_Set_Accel_Fsr>
 8001512:	4603      	mov	r3, r0
 8001514:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (ret == HAL_OK){
 8001518:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800151c:	2b00      	cmp	r3, #0
 800151e:	d103      	bne.n	8001528 <mpu_init+0xa8>
    	send_message_to_user("Configuring Accelerometer \n");
 8001520:	4826      	ldr	r0, [pc, #152]	@ (80015bc <mpu_init+0x13c>)
 8001522:	f000 fccb 	bl	8001ebc <send_message_to_user>
 8001526:	e002      	b.n	800152e <mpu_init+0xae>
    } else {
    	send_message_to_user("Not Configuring Accelerometer \n");
 8001528:	4825      	ldr	r0, [pc, #148]	@ (80015c0 <mpu_init+0x140>)
 800152a:	f000 fcc7 	bl	8001ebc <send_message_to_user>
    }

    MPU_Set_Rate(50);						// Configure Sampling Rate - 50Hz
 800152e:	2032      	movs	r0, #50	@ 0x32
 8001530:	f000 f911 	bl	8001756 <MPU_Set_Rate>
    MPU_Write_Byte(MPU_INT_EN_REG, 0X00);	// Disable the Interrupt
 8001534:	2100      	movs	r1, #0
 8001536:	2038      	movs	r0, #56	@ 0x38
 8001538:	f000 f86a 	bl	8001610 <MPU_Write_Byte>
    MPU_Write_Byte(MPU_USER_CTRL_REG, 0X00);	// Disable the IIC Master Function
 800153c:	2100      	movs	r1, #0
 800153e:	206a      	movs	r0, #106	@ 0x6a
 8001540:	f000 f866 	bl	8001610 <MPU_Write_Byte>
    MPU_Write_Byte(MPU_FIFO_EN_REG, 0X00);	// Diable FIFO
 8001544:	2100      	movs	r1, #0
 8001546:	2023      	movs	r0, #35	@ 0x23
 8001548:	f000 f862 	bl	8001610 <MPU_Write_Byte>
    MPU_Write_Byte(MPU_INTBP_CFG_REG, 0X80);	// Configure INT Pin - Enable at Low
 800154c:	2180      	movs	r1, #128	@ 0x80
 800154e:	2037      	movs	r0, #55	@ 0x37
 8001550:	f000 f85e 	bl	8001610 <MPU_Write_Byte>

    ret = MPU_Read_Byte(MPU_DEVICE_ID_REG, templete_data);
 8001554:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001556:	2075      	movs	r0, #117	@ 0x75
 8001558:	f000 f882 	bl	8001660 <MPU_Read_Byte>
 800155c:	4603      	mov	r3, r0
 800155e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	sprintf(templete_message, "\r\nMPU6050:0x%2x\r\n", *templete_data);
 8001562:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	461a      	mov	r2, r3
 8001568:	463b      	mov	r3, r7
 800156a:	4916      	ldr	r1, [pc, #88]	@ (80015c4 <mpu_init+0x144>)
 800156c:	4618      	mov	r0, r3
 800156e:	f004 fe4d 	bl	800620c <siprintf>
	send_message_to_user(templete_message);
 8001572:	463b      	mov	r3, r7
 8001574:	4618      	mov	r0, r3
 8001576:	f000 fca1 	bl	8001ebc <send_message_to_user>

    if(*templete_data == MPU_ADDR)			// Check the Device ID
 800157a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	2b68      	cmp	r3, #104	@ 0x68
 8001580:	d109      	bne.n	8001596 <mpu_init+0x116>
    {
    	MPU_Write_Byte(MPU_PWR_MGMT1_REG,0X01);	// Configure CLKSEL - PLL|x-axis as reference
 8001582:	2101      	movs	r1, #1
 8001584:	206b      	movs	r0, #107	@ 0x6b
 8001586:	f000 f843 	bl	8001610 <MPU_Write_Byte>
    	MPU_Write_Byte(MPU_PWR_MGMT2_REG,0X00);	// Enable the accelemeter and gyrometer
 800158a:	2100      	movs	r1, #0
 800158c:	206c      	movs	r0, #108	@ 0x6c
 800158e:	f000 f83f 	bl	8001610 <MPU_Write_Byte>
    } else {
    	return 0;
    }
    return 1;
 8001592:	2301      	movs	r3, #1
 8001594:	e000      	b.n	8001598 <mpu_init+0x118>
    	return 0;
 8001596:	2300      	movs	r3, #0
}
 8001598:	4618      	mov	r0, r3
 800159a:	3738      	adds	r7, #56	@ 0x38
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	2000000c 	.word	0x2000000c
 80015a4:	0800b6f8 	.word	0x0800b6f8
 80015a8:	0800b710 	.word	0x0800b710
 80015ac:	0800b72c 	.word	0x0800b72c
 80015b0:	0800b748 	.word	0x0800b748
 80015b4:	0800b768 	.word	0x0800b768
 80015b8:	0800b780 	.word	0x0800b780
 80015bc:	0800b79c 	.word	0x0800b79c
 80015c0:	0800b7b8 	.word	0x0800b7b8
 80015c4:	0800b7d8 	.word	0x0800b7d8

080015c8 <MPU_Read_Len>:
    HAL_Delay(100);

    return ret;
}

HAL_StatusTypeDef MPU_Read_Len(uint8_t reg,uint8_t len,uint8_t *buf){
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b088      	sub	sp, #32
 80015cc:	af04      	add	r7, sp, #16
 80015ce:	4603      	mov	r3, r0
 80015d0:	603a      	str	r2, [r7, #0]
 80015d2:	71fb      	strb	r3, [r7, #7]
 80015d4:	460b      	mov	r3, r1
 80015d6:	71bb      	strb	r3, [r7, #6]

	HAL_StatusTypeDef ret;
    ret = HAL_I2C_Mem_Read(mpu_i2c_handlePtr, MPU_READ, reg, I2C_MEMADD_SIZE_8BIT, buf, len, 0xfff);
 80015d8:	4b0c      	ldr	r3, [pc, #48]	@ (800160c <MPU_Read_Len+0x44>)
 80015da:	6818      	ldr	r0, [r3, #0]
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	b29a      	uxth	r2, r3
 80015e0:	79bb      	ldrb	r3, [r7, #6]
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	f640 71ff 	movw	r1, #4095	@ 0xfff
 80015e8:	9102      	str	r1, [sp, #8]
 80015ea:	9301      	str	r3, [sp, #4]
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	2301      	movs	r3, #1
 80015f2:	21d1      	movs	r1, #209	@ 0xd1
 80015f4:	f001 fc16 	bl	8002e24 <HAL_I2C_Mem_Read>
 80015f8:	4603      	mov	r3, r0
 80015fa:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(100);
 80015fc:	2064      	movs	r0, #100	@ 0x64
 80015fe:	f000 ff2b 	bl	8002458 <HAL_Delay>

    return ret;
 8001602:	7bfb      	ldrb	r3, [r7, #15]
}
 8001604:	4618      	mov	r0, r3
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	2000000c 	.word	0x2000000c

08001610 <MPU_Write_Byte>:

HAL_StatusTypeDef MPU_Write_Byte(uint8_t reg,uint8_t data){
 8001610:	b580      	push	{r7, lr}
 8001612:	b088      	sub	sp, #32
 8001614:	af04      	add	r7, sp, #16
 8001616:	4603      	mov	r3, r0
 8001618:	460a      	mov	r2, r1
 800161a:	71fb      	strb	r3, [r7, #7]
 800161c:	4613      	mov	r3, r2
 800161e:	71bb      	strb	r3, [r7, #6]

	HAL_StatusTypeDef ret;
    unsigned char W_Data=0;
 8001620:	2300      	movs	r3, #0
 8001622:	73bb      	strb	r3, [r7, #14]
    W_Data = data;
 8001624:	79bb      	ldrb	r3, [r7, #6]
 8001626:	73bb      	strb	r3, [r7, #14]
    ret = HAL_I2C_Mem_Write(mpu_i2c_handlePtr, MPU_WRITE, reg, I2C_MEMADD_SIZE_8BIT, &W_Data, 1, 0xfff);
 8001628:	4b0c      	ldr	r3, [pc, #48]	@ (800165c <MPU_Write_Byte+0x4c>)
 800162a:	6818      	ldr	r0, [r3, #0]
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	b29a      	uxth	r2, r3
 8001630:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001634:	9302      	str	r3, [sp, #8]
 8001636:	2301      	movs	r3, #1
 8001638:	9301      	str	r3, [sp, #4]
 800163a:	f107 030e 	add.w	r3, r7, #14
 800163e:	9300      	str	r3, [sp, #0]
 8001640:	2301      	movs	r3, #1
 8001642:	21d0      	movs	r1, #208	@ 0xd0
 8001644:	f001 faf4 	bl	8002c30 <HAL_I2C_Mem_Write>
 8001648:	4603      	mov	r3, r0
 800164a:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(100);
 800164c:	2064      	movs	r0, #100	@ 0x64
 800164e:	f000 ff03 	bl	8002458 <HAL_Delay>

    return ret;
 8001652:	7bfb      	ldrb	r3, [r7, #15]
}
 8001654:	4618      	mov	r0, r3
 8001656:	3710      	adds	r7, #16
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	2000000c 	.word	0x2000000c

08001660 <MPU_Read_Byte>:

HAL_StatusTypeDef MPU_Read_Byte(uint8_t reg,uint8_t *data){
 8001660:	b580      	push	{r7, lr}
 8001662:	b088      	sub	sp, #32
 8001664:	af04      	add	r7, sp, #16
 8001666:	4603      	mov	r3, r0
 8001668:	6039      	str	r1, [r7, #0]
 800166a:	71fb      	strb	r3, [r7, #7]

	HAL_StatusTypeDef ret;
    unsigned char R_Data=0;
 800166c:	2300      	movs	r3, #0
 800166e:	73bb      	strb	r3, [r7, #14]
    ret = HAL_I2C_Mem_Read(mpu_i2c_handlePtr, MPU_READ, reg, I2C_MEMADD_SIZE_8BIT, &R_Data, 1, 0xfff);
 8001670:	4b0e      	ldr	r3, [pc, #56]	@ (80016ac <MPU_Read_Byte+0x4c>)
 8001672:	6818      	ldr	r0, [r3, #0]
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	b29a      	uxth	r2, r3
 8001678:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800167c:	9302      	str	r3, [sp, #8]
 800167e:	2301      	movs	r3, #1
 8001680:	9301      	str	r3, [sp, #4]
 8001682:	f107 030e 	add.w	r3, r7, #14
 8001686:	9300      	str	r3, [sp, #0]
 8001688:	2301      	movs	r3, #1
 800168a:	21d1      	movs	r1, #209	@ 0xd1
 800168c:	f001 fbca 	bl	8002e24 <HAL_I2C_Mem_Read>
 8001690:	4603      	mov	r3, r0
 8001692:	73fb      	strb	r3, [r7, #15]
    *data = R_Data;
 8001694:	7bba      	ldrb	r2, [r7, #14]
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	701a      	strb	r2, [r3, #0]
    HAL_Delay(100);
 800169a:	2064      	movs	r0, #100	@ 0x64
 800169c:	f000 fedc 	bl	8002458 <HAL_Delay>

    return ret;
 80016a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3710      	adds	r7, #16
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	2000000c 	.word	0x2000000c

080016b0 <MPU_Set_Gyro_Fsr>:

/*-------------------------------------------------------------*/

HAL_StatusTypeDef MPU_Set_Gyro_Fsr(uint8_t fsr){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	71fb      	strb	r3, [r7, #7]

	return MPU_Write_Byte(MPU_GYRO_CFG_REG, (fsr << 3));
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	00db      	lsls	r3, r3, #3
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	4619      	mov	r1, r3
 80016c2:	201b      	movs	r0, #27
 80016c4:	f7ff ffa4 	bl	8001610 <MPU_Write_Byte>
 80016c8:	4603      	mov	r3, r0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <MPU_Set_Accel_Fsr>:

HAL_StatusTypeDef MPU_Set_Accel_Fsr(uint8_t fsr){
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b082      	sub	sp, #8
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	4603      	mov	r3, r0
 80016da:	71fb      	strb	r3, [r7, #7]

	return MPU_Write_Byte(MPU_ACCEL_CFG_REG, (fsr<<3));
 80016dc:	79fb      	ldrb	r3, [r7, #7]
 80016de:	00db      	lsls	r3, r3, #3
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	4619      	mov	r1, r3
 80016e4:	201c      	movs	r0, #28
 80016e6:	f7ff ff93 	bl	8001610 <MPU_Write_Byte>
 80016ea:	4603      	mov	r3, r0
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <MPU_Set_LPF>:

HAL_StatusTypeDef MPU_Set_LPF(uint16_t lpf){
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	80fb      	strh	r3, [r7, #6]

	uint8_t data = 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	73fb      	strb	r3, [r7, #15]
	if(lpf >= 188) data=1;
 8001702:	88fb      	ldrh	r3, [r7, #6]
 8001704:	2bbb      	cmp	r3, #187	@ 0xbb
 8001706:	d902      	bls.n	800170e <MPU_Set_LPF+0x1a>
 8001708:	2301      	movs	r3, #1
 800170a:	73fb      	strb	r3, [r7, #15]
 800170c:	e019      	b.n	8001742 <MPU_Set_LPF+0x4e>
	else if(lpf >= 98) data=2;
 800170e:	88fb      	ldrh	r3, [r7, #6]
 8001710:	2b61      	cmp	r3, #97	@ 0x61
 8001712:	d902      	bls.n	800171a <MPU_Set_LPF+0x26>
 8001714:	2302      	movs	r3, #2
 8001716:	73fb      	strb	r3, [r7, #15]
 8001718:	e013      	b.n	8001742 <MPU_Set_LPF+0x4e>
	else if(lpf >= 42) data=3;
 800171a:	88fb      	ldrh	r3, [r7, #6]
 800171c:	2b29      	cmp	r3, #41	@ 0x29
 800171e:	d902      	bls.n	8001726 <MPU_Set_LPF+0x32>
 8001720:	2303      	movs	r3, #3
 8001722:	73fb      	strb	r3, [r7, #15]
 8001724:	e00d      	b.n	8001742 <MPU_Set_LPF+0x4e>
	else if(lpf >= 20) data=4;
 8001726:	88fb      	ldrh	r3, [r7, #6]
 8001728:	2b13      	cmp	r3, #19
 800172a:	d902      	bls.n	8001732 <MPU_Set_LPF+0x3e>
 800172c:	2304      	movs	r3, #4
 800172e:	73fb      	strb	r3, [r7, #15]
 8001730:	e007      	b.n	8001742 <MPU_Set_LPF+0x4e>
	else if(lpf >= 10) data=5;
 8001732:	88fb      	ldrh	r3, [r7, #6]
 8001734:	2b09      	cmp	r3, #9
 8001736:	d902      	bls.n	800173e <MPU_Set_LPF+0x4a>
 8001738:	2305      	movs	r3, #5
 800173a:	73fb      	strb	r3, [r7, #15]
 800173c:	e001      	b.n	8001742 <MPU_Set_LPF+0x4e>
	else data = 6;
 800173e:	2306      	movs	r3, #6
 8001740:	73fb      	strb	r3, [r7, #15]

	return MPU_Write_Byte(MPU_CFG_REG,data);
 8001742:	7bfb      	ldrb	r3, [r7, #15]
 8001744:	4619      	mov	r1, r3
 8001746:	201a      	movs	r0, #26
 8001748:	f7ff ff62 	bl	8001610 <MPU_Write_Byte>
 800174c:	4603      	mov	r3, r0
}
 800174e:	4618      	mov	r0, r3
 8001750:	3710      	adds	r7, #16
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}

08001756 <MPU_Set_Rate>:

HAL_StatusTypeDef MPU_Set_Rate(uint16_t rate){
 8001756:	b580      	push	{r7, lr}
 8001758:	b084      	sub	sp, #16
 800175a:	af00      	add	r7, sp, #0
 800175c:	4603      	mov	r3, r0
 800175e:	80fb      	strh	r3, [r7, #6]

	uint8_t data;
	if(rate > 1000) rate = 1000;
 8001760:	88fb      	ldrh	r3, [r7, #6]
 8001762:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001766:	d902      	bls.n	800176e <MPU_Set_Rate+0x18>
 8001768:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800176c:	80fb      	strh	r3, [r7, #6]
	if(rate < 4) rate = 4;
 800176e:	88fb      	ldrh	r3, [r7, #6]
 8001770:	2b03      	cmp	r3, #3
 8001772:	d801      	bhi.n	8001778 <MPU_Set_Rate+0x22>
 8001774:	2304      	movs	r3, #4
 8001776:	80fb      	strh	r3, [r7, #6]

	data = 1000 / (rate-1);
 8001778:	88fb      	ldrh	r3, [r7, #6]
 800177a:	3b01      	subs	r3, #1
 800177c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001780:	fb92 f3f3 	sdiv	r3, r2, r3
 8001784:	73fb      	strb	r3, [r7, #15]
	data = MPU_Write_Byte(MPU_SAMPLE_RATE_REG, data);
 8001786:	7bfb      	ldrb	r3, [r7, #15]
 8001788:	4619      	mov	r1, r3
 800178a:	2019      	movs	r0, #25
 800178c:	f7ff ff40 	bl	8001610 <MPU_Write_Byte>
 8001790:	4603      	mov	r3, r0
 8001792:	73fb      	strb	r3, [r7, #15]

 	return MPU_Set_LPF((rate / 2));
 8001794:	88fb      	ldrh	r3, [r7, #6]
 8001796:	085b      	lsrs	r3, r3, #1
 8001798:	b29b      	uxth	r3, r3
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff ffaa 	bl	80016f4 <MPU_Set_LPF>
 80017a0:	4603      	mov	r3, r0
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3710      	adds	r7, #16
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <MPU_Get_Gyroscope_Data>:

/*-------------------------------------------------------------*/

HAL_StatusTypeDef MPU_Get_Gyroscope_Data(int16_t *gx,int16_t *gy,int16_t *gz){
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b086      	sub	sp, #24
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	60f8      	str	r0, [r7, #12]
 80017b2:	60b9      	str	r1, [r7, #8]
 80017b4:	607a      	str	r2, [r7, #4]

	HAL_StatusTypeDef ret;
    uint8_t buf[6];
	ret = MPU_Read_Len(MPU_GYRO_XOUTH_REG, 6, buf);
 80017b6:	f107 0310 	add.w	r3, r7, #16
 80017ba:	461a      	mov	r2, r3
 80017bc:	2106      	movs	r1, #6
 80017be:	2043      	movs	r0, #67	@ 0x43
 80017c0:	f7ff ff02 	bl	80015c8 <MPU_Read_Len>
 80017c4:	4603      	mov	r3, r0
 80017c6:	75fb      	strb	r3, [r7, #23]
	if(ret == HAL_OK){
 80017c8:	7dfb      	ldrb	r3, [r7, #23]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d11a      	bne.n	8001804 <MPU_Get_Gyroscope_Data+0x5a>
		*gx = ( ((uint16_t)buf[0] << 8) | buf[1]);
 80017ce:	7c3b      	ldrb	r3, [r7, #16]
 80017d0:	021b      	lsls	r3, r3, #8
 80017d2:	b21a      	sxth	r2, r3
 80017d4:	7c7b      	ldrb	r3, [r7, #17]
 80017d6:	b21b      	sxth	r3, r3
 80017d8:	4313      	orrs	r3, r2
 80017da:	b21a      	sxth	r2, r3
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	801a      	strh	r2, [r3, #0]
		*gy = ( ((uint16_t)buf[2] << 8) | buf[3]);
 80017e0:	7cbb      	ldrb	r3, [r7, #18]
 80017e2:	021b      	lsls	r3, r3, #8
 80017e4:	b21a      	sxth	r2, r3
 80017e6:	7cfb      	ldrb	r3, [r7, #19]
 80017e8:	b21b      	sxth	r3, r3
 80017ea:	4313      	orrs	r3, r2
 80017ec:	b21a      	sxth	r2, r3
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	801a      	strh	r2, [r3, #0]
		*gz = ( ((uint16_t)buf[4] << 8) | buf[5]);
 80017f2:	7d3b      	ldrb	r3, [r7, #20]
 80017f4:	021b      	lsls	r3, r3, #8
 80017f6:	b21a      	sxth	r2, r3
 80017f8:	7d7b      	ldrb	r3, [r7, #21]
 80017fa:	b21b      	sxth	r3, r3
 80017fc:	4313      	orrs	r3, r2
 80017fe:	b21a      	sxth	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	801a      	strh	r2, [r3, #0]
	}
    return ret;
 8001804:	7dfb      	ldrb	r3, [r7, #23]
}
 8001806:	4618      	mov	r0, r3
 8001808:	3718      	adds	r7, #24
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}

0800180e <MPU_Get_Accelerometer_Data>:


HAL_StatusTypeDef MPU_Get_Accelerometer_Data(int16_t *ax,int16_t *ay,int16_t *az){
 800180e:	b580      	push	{r7, lr}
 8001810:	b086      	sub	sp, #24
 8001812:	af00      	add	r7, sp, #0
 8001814:	60f8      	str	r0, [r7, #12]
 8001816:	60b9      	str	r1, [r7, #8]
 8001818:	607a      	str	r2, [r7, #4]

	HAL_StatusTypeDef ret;
    uint8_t buf[6];
	ret = MPU_Read_Len(MPU_ACCEL_XOUTH_REG, 6, buf);
 800181a:	f107 0310 	add.w	r3, r7, #16
 800181e:	461a      	mov	r2, r3
 8001820:	2106      	movs	r1, #6
 8001822:	203b      	movs	r0, #59	@ 0x3b
 8001824:	f7ff fed0 	bl	80015c8 <MPU_Read_Len>
 8001828:	4603      	mov	r3, r0
 800182a:	75fb      	strb	r3, [r7, #23]
	if(ret == HAL_OK){
 800182c:	7dfb      	ldrb	r3, [r7, #23]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d11a      	bne.n	8001868 <MPU_Get_Accelerometer_Data+0x5a>
		*ax = ( ((uint16_t)buf[0] << 8) | buf[1]);
 8001832:	7c3b      	ldrb	r3, [r7, #16]
 8001834:	021b      	lsls	r3, r3, #8
 8001836:	b21a      	sxth	r2, r3
 8001838:	7c7b      	ldrb	r3, [r7, #17]
 800183a:	b21b      	sxth	r3, r3
 800183c:	4313      	orrs	r3, r2
 800183e:	b21a      	sxth	r2, r3
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	801a      	strh	r2, [r3, #0]
		*ay = ( ((uint16_t)buf[2] << 8) | buf[3]);
 8001844:	7cbb      	ldrb	r3, [r7, #18]
 8001846:	021b      	lsls	r3, r3, #8
 8001848:	b21a      	sxth	r2, r3
 800184a:	7cfb      	ldrb	r3, [r7, #19]
 800184c:	b21b      	sxth	r3, r3
 800184e:	4313      	orrs	r3, r2
 8001850:	b21a      	sxth	r2, r3
 8001852:	68bb      	ldr	r3, [r7, #8]
 8001854:	801a      	strh	r2, [r3, #0]
		*az = ( ((uint16_t)buf[4] << 8) | buf[5]);
 8001856:	7d3b      	ldrb	r3, [r7, #20]
 8001858:	021b      	lsls	r3, r3, #8
 800185a:	b21a      	sxth	r2, r3
 800185c:	7d7b      	ldrb	r3, [r7, #21]
 800185e:	b21b      	sxth	r3, r3
 8001860:	4313      	orrs	r3, r2
 8001862:	b21a      	sxth	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	801a      	strh	r2, [r3, #0]
	}
    return ret;
 8001868:	7dfb      	ldrb	r3, [r7, #23]
}
 800186a:	4618      	mov	r0, r3
 800186c:	3718      	adds	r7, #24
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}

08001872 <MPU_Calibrate_Accel_Data>:

/*-------------------------------------------------------------*/

HAL_StatusTypeDef MPU_Calibrate_Accel_Data(int16_t *accel_bias) {
 8001872:	b580      	push	{r7, lr}
 8001874:	b08a      	sub	sp, #40	@ 0x28
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef ret;
    int32_t sum_ax = 0, sum_ay = 0, sum_az = 0;
 800187a:	2300      	movs	r3, #0
 800187c:	623b      	str	r3, [r7, #32]
 800187e:	2300      	movs	r3, #0
 8001880:	61fb      	str	r3, [r7, #28]
 8001882:	2300      	movs	r3, #0
 8001884:	61bb      	str	r3, [r7, #24]

    const uint16_t num_samples = 200;
 8001886:	23c8      	movs	r3, #200	@ 0xc8
 8001888:	827b      	strh	r3, [r7, #18]
    for (int i = 0; i < num_samples; i++) {
 800188a:	2300      	movs	r3, #0
 800188c:	617b      	str	r3, [r7, #20]
 800188e:	e023      	b.n	80018d8 <MPU_Calibrate_Accel_Data+0x66>

        int16_t ax, ay, az;
        ret = MPU_Get_Accelerometer_Data(&ax, &ay, &az);
 8001890:	f107 020c 	add.w	r2, r7, #12
 8001894:	f107 010e 	add.w	r1, r7, #14
 8001898:	f107 0310 	add.w	r3, r7, #16
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff ffb6 	bl	800180e <MPU_Get_Accelerometer_Data>
 80018a2:	4603      	mov	r3, r0
 80018a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        sum_ax += ax;
 80018a8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80018ac:	461a      	mov	r2, r3
 80018ae:	6a3b      	ldr	r3, [r7, #32]
 80018b0:	4413      	add	r3, r2
 80018b2:	623b      	str	r3, [r7, #32]
        sum_ay += ay;
 80018b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018b8:	461a      	mov	r2, r3
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	4413      	add	r3, r2
 80018be:	61fb      	str	r3, [r7, #28]
        sum_az += az;
 80018c0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80018c4:	461a      	mov	r2, r3
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	4413      	add	r3, r2
 80018ca:	61bb      	str	r3, [r7, #24]
        HAL_Delay(2);
 80018cc:	2002      	movs	r0, #2
 80018ce:	f000 fdc3 	bl	8002458 <HAL_Delay>
    for (int i = 0; i < num_samples; i++) {
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	3301      	adds	r3, #1
 80018d6:	617b      	str	r3, [r7, #20]
 80018d8:	8a7b      	ldrh	r3, [r7, #18]
 80018da:	697a      	ldr	r2, [r7, #20]
 80018dc:	429a      	cmp	r2, r3
 80018de:	dbd7      	blt.n	8001890 <MPU_Calibrate_Accel_Data+0x1e>
    }

    accel_bias[0] = sum_ax / num_samples;
 80018e0:	8a7b      	ldrh	r3, [r7, #18]
 80018e2:	6a3a      	ldr	r2, [r7, #32]
 80018e4:	fb92 f3f3 	sdiv	r3, r2, r3
 80018e8:	b21a      	sxth	r2, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	801a      	strh	r2, [r3, #0]
    accel_bias[1] = sum_ay / num_samples;
 80018ee:	8a7b      	ldrh	r3, [r7, #18]
 80018f0:	69fa      	ldr	r2, [r7, #28]
 80018f2:	fb92 f2f3 	sdiv	r2, r2, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	3302      	adds	r3, #2
 80018fa:	b212      	sxth	r2, r2
 80018fc:	801a      	strh	r2, [r3, #0]
    accel_bias[2] = (sum_az / num_samples) - (int16_t)(1.0f * ACCEL_SCALE);
 80018fe:	8a7b      	ldrh	r3, [r7, #18]
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	fb92 f3f3 	sdiv	r3, r2, r3
 8001906:	b29b      	uxth	r3, r3
 8001908:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800190c:	b29a      	uxth	r2, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	3304      	adds	r3, #4
 8001912:	b212      	sxth	r2, r2
 8001914:	801a      	strh	r2, [r3, #0]

    return ret;
 8001916:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800191a:	4618      	mov	r0, r3
 800191c:	3728      	adds	r7, #40	@ 0x28
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <MPU_Calibrate_Gyro_Data>:

HAL_StatusTypeDef MPU_Calibrate_Gyro_Data(int16_t *gyro_bias) {
 8001922:	b580      	push	{r7, lr}
 8001924:	b08a      	sub	sp, #40	@ 0x28
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef ret;
    int32_t sum_gx = 0, sum_gy = 0, sum_gz = 0;
 800192a:	2300      	movs	r3, #0
 800192c:	623b      	str	r3, [r7, #32]
 800192e:	2300      	movs	r3, #0
 8001930:	61fb      	str	r3, [r7, #28]
 8001932:	2300      	movs	r3, #0
 8001934:	61bb      	str	r3, [r7, #24]

    const uint16_t num_samples = 200;
 8001936:	23c8      	movs	r3, #200	@ 0xc8
 8001938:	827b      	strh	r3, [r7, #18]
    for (int i = 0; i < num_samples; i++) {
 800193a:	2300      	movs	r3, #0
 800193c:	617b      	str	r3, [r7, #20]
 800193e:	e023      	b.n	8001988 <MPU_Calibrate_Gyro_Data+0x66>

        int16_t gx, gy, gz;
        ret = MPU_Get_Gyroscope_Data(&gx, &gy, &gz);
 8001940:	f107 020c 	add.w	r2, r7, #12
 8001944:	f107 010e 	add.w	r1, r7, #14
 8001948:	f107 0310 	add.w	r3, r7, #16
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff ff2c 	bl	80017aa <MPU_Get_Gyroscope_Data>
 8001952:	4603      	mov	r3, r0
 8001954:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        sum_gx += gx;
 8001958:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800195c:	461a      	mov	r2, r3
 800195e:	6a3b      	ldr	r3, [r7, #32]
 8001960:	4413      	add	r3, r2
 8001962:	623b      	str	r3, [r7, #32]
        sum_gy += gy;
 8001964:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001968:	461a      	mov	r2, r3
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	4413      	add	r3, r2
 800196e:	61fb      	str	r3, [r7, #28]
        sum_gz += gz;
 8001970:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001974:	461a      	mov	r2, r3
 8001976:	69bb      	ldr	r3, [r7, #24]
 8001978:	4413      	add	r3, r2
 800197a:	61bb      	str	r3, [r7, #24]
        HAL_Delay(2);
 800197c:	2002      	movs	r0, #2
 800197e:	f000 fd6b 	bl	8002458 <HAL_Delay>
    for (int i = 0; i < num_samples; i++) {
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	3301      	adds	r3, #1
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	8a7b      	ldrh	r3, [r7, #18]
 800198a:	697a      	ldr	r2, [r7, #20]
 800198c:	429a      	cmp	r2, r3
 800198e:	dbd7      	blt.n	8001940 <MPU_Calibrate_Gyro_Data+0x1e>
    }

    gyro_bias[0] = sum_gx / num_samples;
 8001990:	8a7b      	ldrh	r3, [r7, #18]
 8001992:	6a3a      	ldr	r2, [r7, #32]
 8001994:	fb92 f3f3 	sdiv	r3, r2, r3
 8001998:	b21a      	sxth	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	801a      	strh	r2, [r3, #0]
    gyro_bias[1] = sum_gy / num_samples;
 800199e:	8a7b      	ldrh	r3, [r7, #18]
 80019a0:	69fa      	ldr	r2, [r7, #28]
 80019a2:	fb92 f2f3 	sdiv	r2, r2, r3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	3302      	adds	r3, #2
 80019aa:	b212      	sxth	r2, r2
 80019ac:	801a      	strh	r2, [r3, #0]
    gyro_bias[2] = sum_gz / num_samples;
 80019ae:	8a7b      	ldrh	r3, [r7, #18]
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	fb92 f2f3 	sdiv	r2, r2, r3
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	3304      	adds	r3, #4
 80019ba:	b212      	sxth	r2, r2
 80019bc:	801a      	strh	r2, [r3, #0]

    return ret;
 80019be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3728      	adds	r7, #40	@ 0x28
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
	...

080019cc <MPU_Get_Gyroscope>:

/*-------------------------------------------------------------*/

HAL_StatusTypeDef MPU_Get_Gyroscope(float *gx,float *gy,float *gz, int16_t *gyro_bias){
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	607a      	str	r2, [r7, #4]
 80019d8:	603b      	str	r3, [r7, #0]

	HAL_StatusTypeDef ret;
    int16_t gx_data, gy_data, gz_data;

	ret = MPU_Get_Gyroscope_Data(&gx_data, &gy_data, &gz_data);
 80019da:	f107 0210 	add.w	r2, r7, #16
 80019de:	f107 0112 	add.w	r1, r7, #18
 80019e2:	f107 0314 	add.w	r3, r7, #20
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7ff fedf 	bl	80017aa <MPU_Get_Gyroscope_Data>
 80019ec:	4603      	mov	r3, r0
 80019ee:	75fb      	strb	r3, [r7, #23]
	if(ret == HAL_OK){
 80019f0:	7dfb      	ldrb	r3, [r7, #23]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d137      	bne.n	8001a66 <MPU_Get_Gyroscope+0x9a>

		*gx = (gx_data - gyro_bias[0]) / GYRO_SCALE;
 80019f6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80019fa:	461a      	mov	r2, r3
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	ee07 3a90 	vmov	s15, r3
 8001a08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a0c:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8001a70 <MPU_Get_Gyroscope+0xa4>
 8001a10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	edc3 7a00 	vstr	s15, [r3]
		*gy = (gx_data - gyro_bias[1]) / GYRO_SCALE;
 8001a1a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001a1e:	461a      	mov	r2, r3
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	3302      	adds	r3, #2
 8001a24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	ee07 3a90 	vmov	s15, r3
 8001a2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a32:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001a70 <MPU_Get_Gyroscope+0xa4>
 8001a36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a3a:	68bb      	ldr	r3, [r7, #8]
 8001a3c:	edc3 7a00 	vstr	s15, [r3]
		*gz = (gz_data - gyro_bias[2]) / GYRO_SCALE;
 8001a40:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001a44:	461a      	mov	r2, r3
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	3304      	adds	r3, #4
 8001a4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a4e:	1ad3      	subs	r3, r2, r3
 8001a50:	ee07 3a90 	vmov	s15, r3
 8001a54:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a58:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001a70 <MPU_Get_Gyroscope+0xa4>
 8001a5c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	edc3 7a00 	vstr	s15, [r3]
	}

    return ret;
 8001a66:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3718      	adds	r7, #24
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	41833333 	.word	0x41833333

08001a74 <MPU_Get_Accelerometer>:

HAL_StatusTypeDef MPU_Get_Accelerometer(float *ax,float *ay,float *az, int16_t *accel_bias){
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]
 8001a80:	603b      	str	r3, [r7, #0]

	HAL_StatusTypeDef ret;
    int16_t ax_data, ay_data, az_data;

    ret = MPU_Get_Accelerometer_Data(&ax_data, &ay_data, &az_data);
 8001a82:	f107 0210 	add.w	r2, r7, #16
 8001a86:	f107 0112 	add.w	r1, r7, #18
 8001a8a:	f107 0314 	add.w	r3, r7, #20
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff febd 	bl	800180e <MPU_Get_Accelerometer_Data>
 8001a94:	4603      	mov	r3, r0
 8001a96:	75fb      	strb	r3, [r7, #23]
	if(ret == HAL_OK){
 8001a98:	7dfb      	ldrb	r3, [r7, #23]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d137      	bne.n	8001b0e <MPU_Get_Accelerometer+0x9a>

		*ax = (ax_data - accel_bias[0]) / ACCEL_SCALE;
 8001a9e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	ee07 3a90 	vmov	s15, r3
 8001ab0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ab4:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8001b18 <MPU_Get_Accelerometer+0xa4>
 8001ab8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	edc3 7a00 	vstr	s15, [r3]
		*ay = (ay_data - accel_bias[1]) / ACCEL_SCALE;
 8001ac2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	3302      	adds	r3, #2
 8001acc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	ee07 3a90 	vmov	s15, r3
 8001ad6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ada:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001b18 <MPU_Get_Accelerometer+0xa4>
 8001ade:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	edc3 7a00 	vstr	s15, [r3]
		*az = (az_data - accel_bias[2]) / ACCEL_SCALE;
 8001ae8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001aec:	461a      	mov	r2, r3
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	3304      	adds	r3, #4
 8001af2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001af6:	1ad3      	subs	r3, r2, r3
 8001af8:	ee07 3a90 	vmov	s15, r3
 8001afc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b00:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001b18 <MPU_Get_Accelerometer+0xa4>
 8001b04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	edc3 7a00 	vstr	s15, [r3]
	}

    return ret;
 8001b0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3718      	adds	r7, #24
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	46800000 	.word	0x46800000

08001b1c <imu_processor_init>:
    return ret;
}

/*---------------------------------------------------------------------------------*/

void imu_processor_init(IMUProcessor* processor, float Q, float R, float time_interval) {
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	ed87 0a02 	vstr	s0, [r7, #8]
 8001b28:	edc7 0a01 	vstr	s1, [r7, #4]
 8001b2c:	ed87 1a00 	vstr	s2, [r7]

	processor->pitch_processor.A = 1;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001b36:	609a      	str	r2, [r3, #8]
	processor->pitch_processor.B = time_interval;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	683a      	ldr	r2, [r7, #0]
 8001b3c:	60da      	str	r2, [r3, #12]
	processor->pitch_processor.H = 1;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001b44:	615a      	str	r2, [r3, #20]

	processor->roll_processor.A = 1;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001b4c:	631a      	str	r2, [r3, #48]	@ 0x30
	processor->roll_processor.B = time_interval;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	683a      	ldr	r2, [r7, #0]
 8001b52:	635a      	str	r2, [r3, #52]	@ 0x34
	processor->roll_processor.H = 1;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001b5a:	63da      	str	r2, [r3, #60]	@ 0x3c

	processor->pitch_processor.Q = processor->roll_processor.Q = Q;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	68ba      	ldr	r2, [r7, #8]
 8001b60:	639a      	str	r2, [r3, #56]	@ 0x38
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	611a      	str	r2, [r3, #16]
	processor->pitch_processor.R = processor->roll_processor.R = R;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	619a      	str	r2, [r3, #24]

	processor->pitch_processor.K = processor->roll_processor.R = 0.0f;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	f04f 0200 	mov.w	r2, #0
 8001b7e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	61da      	str	r2, [r3, #28]

	processor->pitch_processor.x = processor->roll_processor.x = 0.0f;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f04f 0200 	mov.w	r2, #0
 8001b8e:	649a      	str	r2, [r3, #72]	@ 0x48
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	621a      	str	r2, [r3, #32]


	MPU_Calibrate_Accel_Data(&(processor->accel_bias));
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	3304      	adds	r3, #4
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff fe68 	bl	8001872 <MPU_Calibrate_Accel_Data>
	MPU_Calibrate_Gyro_Data(&(processor->accel_bias));
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	3304      	adds	r3, #4
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7ff febb 	bl	8001922 <MPU_Calibrate_Gyro_Data>

}
 8001bac:	bf00      	nop
 8001bae:	3710      	adds	r7, #16
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	0000      	movs	r0, r0
	...

08001bb8 <imu_process>:

void imu_process(IMUProcessor* processor){
 8001bb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001bbc:	b090      	sub	sp, #64	@ 0x40
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]

	float denominator = 0.0f;
 8001bc2:	f04f 0300 	mov.w	r3, #0
 8001bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	float gx, gy, gz;

	float roll_angle = processor->roll_processor.x;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bcc:	63bb      	str	r3, [r7, #56]	@ 0x38
	float pitch_angle = processor->pitch_processor.x;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6a1b      	ldr	r3, [r3, #32]
 8001bd2:	637b      	str	r3, [r7, #52]	@ 0x34

	float ax, ay, az;
	float roll_v, pitch_v;
	float roll_angle_accel, pitch_angle_accel;

	MPU_Get_Gyroscope(&gx, &gy, &gz, &(processor->gyro_bias));
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	3306      	adds	r3, #6
 8001bd8:	f107 0218 	add.w	r2, r7, #24
 8001bdc:	f107 011c 	add.w	r1, r7, #28
 8001be0:	f107 0020 	add.w	r0, r7, #32
 8001be4:	f7ff fef2 	bl	80019cc <MPU_Get_Gyroscope>

	roll_v = gx + (sin(roll_angle)*tan(pitch_angle))*gy + (cos(roll_angle)*tan(pitch_angle))*gz;
 8001be8:	6a3b      	ldr	r3, [r7, #32]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7fe fcb4 	bl	8000558 <__aeabi_f2d>
 8001bf0:	4680      	mov	r8, r0
 8001bf2:	4689      	mov	r9, r1
 8001bf4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001bf6:	f7fe fcaf 	bl	8000558 <__aeabi_f2d>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	ec43 2b10 	vmov	d0, r2, r3
 8001c02:	f007 ffbd 	bl	8009b80 <sin>
 8001c06:	ec5b ab10 	vmov	sl, fp, d0
 8001c0a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001c0c:	f7fe fca4 	bl	8000558 <__aeabi_f2d>
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	ec43 2b10 	vmov	d0, r2, r3
 8001c18:	f008 f806 	bl	8009c28 <tan>
 8001c1c:	ec53 2b10 	vmov	r2, r3, d0
 8001c20:	4650      	mov	r0, sl
 8001c22:	4659      	mov	r1, fp
 8001c24:	f7fe fcf0 	bl	8000608 <__aeabi_dmul>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	4692      	mov	sl, r2
 8001c2e:	469b      	mov	fp, r3
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7fe fc90 	bl	8000558 <__aeabi_f2d>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	4650      	mov	r0, sl
 8001c3e:	4659      	mov	r1, fp
 8001c40:	f7fe fce2 	bl	8000608 <__aeabi_dmul>
 8001c44:	4602      	mov	r2, r0
 8001c46:	460b      	mov	r3, r1
 8001c48:	4640      	mov	r0, r8
 8001c4a:	4649      	mov	r1, r9
 8001c4c:	f7fe fb26 	bl	800029c <__adddf3>
 8001c50:	4602      	mov	r2, r0
 8001c52:	460b      	mov	r3, r1
 8001c54:	4690      	mov	r8, r2
 8001c56:	4699      	mov	r9, r3
 8001c58:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001c5a:	f7fe fc7d 	bl	8000558 <__aeabi_f2d>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	460b      	mov	r3, r1
 8001c62:	ec43 2b10 	vmov	d0, r2, r3
 8001c66:	f007 ff37 	bl	8009ad8 <cos>
 8001c6a:	ec5b ab10 	vmov	sl, fp, d0
 8001c6e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001c70:	f7fe fc72 	bl	8000558 <__aeabi_f2d>
 8001c74:	4602      	mov	r2, r0
 8001c76:	460b      	mov	r3, r1
 8001c78:	ec43 2b10 	vmov	d0, r2, r3
 8001c7c:	f007 ffd4 	bl	8009c28 <tan>
 8001c80:	ec53 2b10 	vmov	r2, r3, d0
 8001c84:	4650      	mov	r0, sl
 8001c86:	4659      	mov	r1, fp
 8001c88:	f7fe fcbe 	bl	8000608 <__aeabi_dmul>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	4692      	mov	sl, r2
 8001c92:	469b      	mov	fp, r3
 8001c94:	69bb      	ldr	r3, [r7, #24]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7fe fc5e 	bl	8000558 <__aeabi_f2d>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	4650      	mov	r0, sl
 8001ca2:	4659      	mov	r1, fp
 8001ca4:	f7fe fcb0 	bl	8000608 <__aeabi_dmul>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	460b      	mov	r3, r1
 8001cac:	4640      	mov	r0, r8
 8001cae:	4649      	mov	r1, r9
 8001cb0:	f7fe faf4 	bl	800029c <__adddf3>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	4610      	mov	r0, r2
 8001cba:	4619      	mov	r1, r3
 8001cbc:	f7fe ff9c 	bl	8000bf8 <__aeabi_d2f>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	633b      	str	r3, [r7, #48]	@ 0x30
	pitch_v = cos(roll_angle)*gy - sin(roll_angle)*gz;
 8001cc4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001cc6:	f7fe fc47 	bl	8000558 <__aeabi_f2d>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	ec43 2b10 	vmov	d0, r2, r3
 8001cd2:	f007 ff01 	bl	8009ad8 <cos>
 8001cd6:	ec59 8b10 	vmov	r8, r9, d0
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7fe fc3b 	bl	8000558 <__aeabi_f2d>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	4640      	mov	r0, r8
 8001ce8:	4649      	mov	r1, r9
 8001cea:	f7fe fc8d 	bl	8000608 <__aeabi_dmul>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	4690      	mov	r8, r2
 8001cf4:	4699      	mov	r9, r3
 8001cf6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001cf8:	f7fe fc2e 	bl	8000558 <__aeabi_f2d>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	460b      	mov	r3, r1
 8001d00:	ec43 2b10 	vmov	d0, r2, r3
 8001d04:	f007 ff3c 	bl	8009b80 <sin>
 8001d08:	ec5b ab10 	vmov	sl, fp, d0
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7fe fc22 	bl	8000558 <__aeabi_f2d>
 8001d14:	4602      	mov	r2, r0
 8001d16:	460b      	mov	r3, r1
 8001d18:	4650      	mov	r0, sl
 8001d1a:	4659      	mov	r1, fp
 8001d1c:	f7fe fc74 	bl	8000608 <__aeabi_dmul>
 8001d20:	4602      	mov	r2, r0
 8001d22:	460b      	mov	r3, r1
 8001d24:	4640      	mov	r0, r8
 8001d26:	4649      	mov	r1, r9
 8001d28:	f7fe fab6 	bl	8000298 <__aeabi_dsub>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	460b      	mov	r3, r1
 8001d30:	4610      	mov	r0, r2
 8001d32:	4619      	mov	r1, r3
 8001d34:	f7fe ff60 	bl	8000bf8 <__aeabi_d2f>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	MPU_Get_Accelerometer(&ax, &ay, &az, &(processor->accel_bias));
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3304      	adds	r3, #4
 8001d40:	f107 020c 	add.w	r2, r7, #12
 8001d44:	f107 0110 	add.w	r1, r7, #16
 8001d48:	f107 0014 	add.w	r0, r7, #20
 8001d4c:	f7ff fe92 	bl	8001a74 <MPU_Get_Accelerometer>

	denominator = az;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (fabs(denominator) < 1e-6) {denominator = 1e-6f;}
 8001d54:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001d58:	eef0 7ae7 	vabs.f32	s15, s15
 8001d5c:	ee17 0a90 	vmov	r0, s15
 8001d60:	f7fe fbfa 	bl	8000558 <__aeabi_f2d>
 8001d64:	a352      	add	r3, pc, #328	@ (adr r3, 8001eb0 <imu_process+0x2f8>)
 8001d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d6a:	f7fe febf 	bl	8000aec <__aeabi_dcmplt>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <imu_process+0x1c0>
 8001d74:	4b50      	ldr	r3, [pc, #320]	@ (8001eb8 <imu_process+0x300>)
 8001d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
	roll_angle_accel = atan2(ay, denominator) * 57.296f;   // arctan returns: -pi tp pi -- 180/pi = 57.296;
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7fe fbec 	bl	8000558 <__aeabi_f2d>
 8001d80:	4680      	mov	r8, r0
 8001d82:	4689      	mov	r9, r1
 8001d84:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001d86:	f7fe fbe7 	bl	8000558 <__aeabi_f2d>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	460b      	mov	r3, r1
 8001d8e:	ec43 2b11 	vmov	d1, r2, r3
 8001d92:	ec49 8b10 	vmov	d0, r8, r9
 8001d96:	f007 fe71 	bl	8009a7c <atan2>
 8001d9a:	ec51 0b10 	vmov	r0, r1, d0
 8001d9e:	a342      	add	r3, pc, #264	@ (adr r3, 8001ea8 <imu_process+0x2f0>)
 8001da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da4:	f7fe fc30 	bl	8000608 <__aeabi_dmul>
 8001da8:	4602      	mov	r2, r0
 8001daa:	460b      	mov	r3, r1
 8001dac:	4610      	mov	r0, r2
 8001dae:	4619      	mov	r1, r3
 8001db0:	f7fe ff22 	bl	8000bf8 <__aeabi_d2f>
 8001db4:	4603      	mov	r3, r0
 8001db6:	62bb      	str	r3, [r7, #40]	@ 0x28

	denominator = sqrt(ay*ay + az*az);
 8001db8:	ed97 7a04 	vldr	s14, [r7, #16]
 8001dbc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001dc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dc4:	edd7 6a03 	vldr	s13, [r7, #12]
 8001dc8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dcc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dd4:	ee17 0a90 	vmov	r0, s15
 8001dd8:	f7fe fbbe 	bl	8000558 <__aeabi_f2d>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	460b      	mov	r3, r1
 8001de0:	ec43 2b10 	vmov	d0, r2, r3
 8001de4:	f007 fe4c 	bl	8009a80 <sqrt>
 8001de8:	ec53 2b10 	vmov	r2, r3, d0
 8001dec:	4610      	mov	r0, r2
 8001dee:	4619      	mov	r1, r3
 8001df0:	f7fe ff02 	bl	8000bf8 <__aeabi_d2f>
 8001df4:	4603      	mov	r3, r0
 8001df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (fabs(denominator) < 1e-6) {denominator = 1e-6f;}
 8001df8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001dfc:	eef0 7ae7 	vabs.f32	s15, s15
 8001e00:	ee17 0a90 	vmov	r0, s15
 8001e04:	f7fe fba8 	bl	8000558 <__aeabi_f2d>
 8001e08:	a329      	add	r3, pc, #164	@ (adr r3, 8001eb0 <imu_process+0x2f8>)
 8001e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e0e:	f7fe fe6d 	bl	8000aec <__aeabi_dcmplt>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <imu_process+0x264>
 8001e18:	4b27      	ldr	r3, [pc, #156]	@ (8001eb8 <imu_process+0x300>)
 8001e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	pitch_angle_accel = -atan2(ax, denominator) * 57.296f;
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7fe fb9a 	bl	8000558 <__aeabi_f2d>
 8001e24:	4680      	mov	r8, r0
 8001e26:	4689      	mov	r9, r1
 8001e28:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001e2a:	f7fe fb95 	bl	8000558 <__aeabi_f2d>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	460b      	mov	r3, r1
 8001e32:	ec43 2b11 	vmov	d1, r2, r3
 8001e36:	ec49 8b10 	vmov	d0, r8, r9
 8001e3a:	f007 fe1f 	bl	8009a7c <atan2>
 8001e3e:	ec53 2b10 	vmov	r2, r3, d0
 8001e42:	4614      	mov	r4, r2
 8001e44:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001e48:	a317      	add	r3, pc, #92	@ (adr r3, 8001ea8 <imu_process+0x2f0>)
 8001e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e4e:	4620      	mov	r0, r4
 8001e50:	4629      	mov	r1, r5
 8001e52:	f7fe fbd9 	bl	8000608 <__aeabi_dmul>
 8001e56:	4602      	mov	r2, r0
 8001e58:	460b      	mov	r3, r1
 8001e5a:	4610      	mov	r0, r2
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	f7fe fecb 	bl	8000bf8 <__aeabi_d2f>
 8001e62:	4603      	mov	r3, r0
 8001e64:	627b      	str	r3, [r7, #36]	@ 0x24

	kf_prediction(&(processor->pitch_processor), pitch_v);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	3308      	adds	r3, #8
 8001e6a:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff f9a4 	bl	80011bc <kf_prediction>
	kf_prediction(&(processor->roll_processor), roll_v);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	3330      	adds	r3, #48	@ 0x30
 8001e78:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff f99d 	bl	80011bc <kf_prediction>

	kf_correction(&(processor->pitch_processor), pitch_angle_accel);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	3308      	adds	r3, #8
 8001e86:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7ff f9d3 	bl	8001236 <kf_correction>
	kf_correction(&(processor->roll_processor), roll_angle_accel);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3330      	adds	r3, #48	@ 0x30
 8001e94:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff f9cc 	bl	8001236 <kf_correction>

}
 8001e9e:	bf00      	nop
 8001ea0:	3740      	adds	r7, #64	@ 0x40
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ea8:	60000000 	.word	0x60000000
 8001eac:	404ca5e3 	.word	0x404ca5e3
 8001eb0:	a0b5ed8d 	.word	0xa0b5ed8d
 8001eb4:	3eb0c6f7 	.word	0x3eb0c6f7
 8001eb8:	358637bd 	.word	0x358637bd

08001ebc <send_message_to_user>:

/*-------------------------------------------------------------------------------------*/

void send_message_to_user(const char *text) {
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
    uint8_t is_sent = 0;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	73fb      	strb	r3, [r7, #15]
    if (!is_sent) {
 8001ec8:	7bfb      	ldrb	r3, [r7, #15]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d10c      	bne.n	8001ee8 <send_message_to_user+0x2c>
        HAL_UART_Transmit(&huart2, (uint8_t*)text, strlen(text), HAL_MAX_DELAY);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f7fe f9d6 	bl	8000280 <strlen>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	b29a      	uxth	r2, r3
 8001ed8:	f04f 33ff 	mov.w	r3, #4294967295
 8001edc:	6879      	ldr	r1, [r7, #4]
 8001ede:	4804      	ldr	r0, [pc, #16]	@ (8001ef0 <send_message_to_user+0x34>)
 8001ee0:	f002 feaa 	bl	8004c38 <HAL_UART_Transmit>
        is_sent = 1;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	73fb      	strb	r3, [r7, #15]
    }
}
 8001ee8:	bf00      	nop
 8001eea:	3710      	adds	r7, #16
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	20000370 	.word	0x20000370

08001ef4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001efa:	2300      	movs	r3, #0
 8001efc:	607b      	str	r3, [r7, #4]
 8001efe:	4b10      	ldr	r3, [pc, #64]	@ (8001f40 <HAL_MspInit+0x4c>)
 8001f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f02:	4a0f      	ldr	r2, [pc, #60]	@ (8001f40 <HAL_MspInit+0x4c>)
 8001f04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f08:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001f40 <HAL_MspInit+0x4c>)
 8001f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f12:	607b      	str	r3, [r7, #4]
 8001f14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f16:	2300      	movs	r3, #0
 8001f18:	603b      	str	r3, [r7, #0]
 8001f1a:	4b09      	ldr	r3, [pc, #36]	@ (8001f40 <HAL_MspInit+0x4c>)
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1e:	4a08      	ldr	r2, [pc, #32]	@ (8001f40 <HAL_MspInit+0x4c>)
 8001f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f26:	4b06      	ldr	r3, [pc, #24]	@ (8001f40 <HAL_MspInit+0x4c>)
 8001f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f2e:	603b      	str	r3, [r7, #0]
 8001f30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f32:	bf00      	nop
 8001f34:	370c      	adds	r7, #12
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	40023800 	.word	0x40023800

08001f44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f48:	bf00      	nop
 8001f4a:	e7fd      	b.n	8001f48 <NMI_Handler+0x4>

08001f4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f50:	bf00      	nop
 8001f52:	e7fd      	b.n	8001f50 <HardFault_Handler+0x4>

08001f54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f58:	bf00      	nop
 8001f5a:	e7fd      	b.n	8001f58 <MemManage_Handler+0x4>

08001f5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f60:	bf00      	nop
 8001f62:	e7fd      	b.n	8001f60 <BusFault_Handler+0x4>

08001f64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f68:	bf00      	nop
 8001f6a:	e7fd      	b.n	8001f68 <UsageFault_Handler+0x4>

08001f6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f70:	bf00      	nop
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f7e:	bf00      	nop
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f8c:	bf00      	nop
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr

08001f96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f9a:	f000 fa3d 	bl	8002418 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	af00      	add	r7, sp, #0
  return 1;
 8001fa6:	2301      	movs	r3, #1
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr

08001fb2 <_kill>:

int _kill(int pid, int sig)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b082      	sub	sp, #8
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
 8001fba:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fbc:	f004 f9dc 	bl	8006378 <__errno>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2216      	movs	r2, #22
 8001fc4:	601a      	str	r2, [r3, #0]
  return -1;
 8001fc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <_exit>:

void _exit (int status)
{
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b082      	sub	sp, #8
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fda:	f04f 31ff 	mov.w	r1, #4294967295
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f7ff ffe7 	bl	8001fb2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fe4:	bf00      	nop
 8001fe6:	e7fd      	b.n	8001fe4 <_exit+0x12>

08001fe8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	617b      	str	r3, [r7, #20]
 8001ff8:	e00a      	b.n	8002010 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ffa:	f3af 8000 	nop.w
 8001ffe:	4601      	mov	r1, r0
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	1c5a      	adds	r2, r3, #1
 8002004:	60ba      	str	r2, [r7, #8]
 8002006:	b2ca      	uxtb	r2, r1
 8002008:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	3301      	adds	r3, #1
 800200e:	617b      	str	r3, [r7, #20]
 8002010:	697a      	ldr	r2, [r7, #20]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	429a      	cmp	r2, r3
 8002016:	dbf0      	blt.n	8001ffa <_read+0x12>
  }

  return len;
 8002018:	687b      	ldr	r3, [r7, #4]
}
 800201a:	4618      	mov	r0, r3
 800201c:	3718      	adds	r7, #24
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b086      	sub	sp, #24
 8002026:	af00      	add	r7, sp, #0
 8002028:	60f8      	str	r0, [r7, #12]
 800202a:	60b9      	str	r1, [r7, #8]
 800202c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
 8002032:	e009      	b.n	8002048 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	1c5a      	adds	r2, r3, #1
 8002038:	60ba      	str	r2, [r7, #8]
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	4618      	mov	r0, r3
 800203e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	3301      	adds	r3, #1
 8002046:	617b      	str	r3, [r7, #20]
 8002048:	697a      	ldr	r2, [r7, #20]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	429a      	cmp	r2, r3
 800204e:	dbf1      	blt.n	8002034 <_write+0x12>
  }
  return len;
 8002050:	687b      	ldr	r3, [r7, #4]
}
 8002052:	4618      	mov	r0, r3
 8002054:	3718      	adds	r7, #24
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <_close>:

int _close(int file)
{
 800205a:	b480      	push	{r7}
 800205c:	b083      	sub	sp, #12
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002062:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002066:	4618      	mov	r0, r3
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002072:	b480      	push	{r7}
 8002074:	b083      	sub	sp, #12
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
 800207a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002082:	605a      	str	r2, [r3, #4]
  return 0;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr

08002092 <_isatty>:

int _isatty(int file)
{
 8002092:	b480      	push	{r7}
 8002094:	b083      	sub	sp, #12
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800209a:	2301      	movs	r3, #1
}
 800209c:	4618      	mov	r0, r3
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020b4:	2300      	movs	r3, #0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3714      	adds	r7, #20
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
	...

080020c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020cc:	4a14      	ldr	r2, [pc, #80]	@ (8002120 <_sbrk+0x5c>)
 80020ce:	4b15      	ldr	r3, [pc, #84]	@ (8002124 <_sbrk+0x60>)
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020d8:	4b13      	ldr	r3, [pc, #76]	@ (8002128 <_sbrk+0x64>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d102      	bne.n	80020e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020e0:	4b11      	ldr	r3, [pc, #68]	@ (8002128 <_sbrk+0x64>)
 80020e2:	4a12      	ldr	r2, [pc, #72]	@ (800212c <_sbrk+0x68>)
 80020e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020e6:	4b10      	ldr	r3, [pc, #64]	@ (8002128 <_sbrk+0x64>)
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4413      	add	r3, r2
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d207      	bcs.n	8002104 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020f4:	f004 f940 	bl	8006378 <__errno>
 80020f8:	4603      	mov	r3, r0
 80020fa:	220c      	movs	r2, #12
 80020fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002102:	e009      	b.n	8002118 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002104:	4b08      	ldr	r3, [pc, #32]	@ (8002128 <_sbrk+0x64>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800210a:	4b07      	ldr	r3, [pc, #28]	@ (8002128 <_sbrk+0x64>)
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4413      	add	r3, r2
 8002112:	4a05      	ldr	r2, [pc, #20]	@ (8002128 <_sbrk+0x64>)
 8002114:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002116:	68fb      	ldr	r3, [r7, #12]
}
 8002118:	4618      	mov	r0, r3
 800211a:	3718      	adds	r7, #24
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	20018000 	.word	0x20018000
 8002124:	00000400 	.word	0x00000400
 8002128:	20000324 	.word	0x20000324
 800212c:	20000508 	.word	0x20000508

08002130 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002134:	4b06      	ldr	r3, [pc, #24]	@ (8002150 <SystemInit+0x20>)
 8002136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800213a:	4a05      	ldr	r2, [pc, #20]	@ (8002150 <SystemInit+0x20>)
 800213c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002140:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002144:	bf00      	nop
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	e000ed00 	.word	0xe000ed00

08002154 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800215a:	f107 0308 	add.w	r3, r7, #8
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]
 8002162:	605a      	str	r2, [r3, #4]
 8002164:	609a      	str	r2, [r3, #8]
 8002166:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002168:	463b      	mov	r3, r7
 800216a:	2200      	movs	r2, #0
 800216c:	601a      	str	r2, [r3, #0]
 800216e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002170:	4b1f      	ldr	r3, [pc, #124]	@ (80021f0 <MX_TIM1_Init+0x9c>)
 8002172:	4a20      	ldr	r2, [pc, #128]	@ (80021f4 <MX_TIM1_Init+0xa0>)
 8002174:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 839;
 8002176:	4b1e      	ldr	r3, [pc, #120]	@ (80021f0 <MX_TIM1_Init+0x9c>)
 8002178:	f240 3247 	movw	r2, #839	@ 0x347
 800217c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800217e:	4b1c      	ldr	r3, [pc, #112]	@ (80021f0 <MX_TIM1_Init+0x9c>)
 8002180:	2200      	movs	r2, #0
 8002182:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 300;
 8002184:	4b1a      	ldr	r3, [pc, #104]	@ (80021f0 <MX_TIM1_Init+0x9c>)
 8002186:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800218a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800218c:	4b18      	ldr	r3, [pc, #96]	@ (80021f0 <MX_TIM1_Init+0x9c>)
 800218e:	2200      	movs	r2, #0
 8002190:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002192:	4b17      	ldr	r3, [pc, #92]	@ (80021f0 <MX_TIM1_Init+0x9c>)
 8002194:	2200      	movs	r2, #0
 8002196:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002198:	4b15      	ldr	r3, [pc, #84]	@ (80021f0 <MX_TIM1_Init+0x9c>)
 800219a:	2200      	movs	r2, #0
 800219c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800219e:	4814      	ldr	r0, [pc, #80]	@ (80021f0 <MX_TIM1_Init+0x9c>)
 80021a0:	f002 f9ec 	bl	800457c <HAL_TIM_Base_Init>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80021aa:	f7ff f963 	bl	8001474 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021b2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80021b4:	f107 0308 	add.w	r3, r7, #8
 80021b8:	4619      	mov	r1, r3
 80021ba:	480d      	ldr	r0, [pc, #52]	@ (80021f0 <MX_TIM1_Init+0x9c>)
 80021bc:	f002 fa90 	bl	80046e0 <HAL_TIM_ConfigClockSource>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80021c6:	f7ff f955 	bl	8001474 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ca:	2300      	movs	r3, #0
 80021cc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021ce:	2300      	movs	r3, #0
 80021d0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021d2:	463b      	mov	r3, r7
 80021d4:	4619      	mov	r1, r3
 80021d6:	4806      	ldr	r0, [pc, #24]	@ (80021f0 <MX_TIM1_Init+0x9c>)
 80021d8:	f002 fc70 	bl	8004abc <HAL_TIMEx_MasterConfigSynchronization>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80021e2:	f7ff f947 	bl	8001474 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80021e6:	bf00      	nop
 80021e8:	3718      	adds	r7, #24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	20000328 	.word	0x20000328
 80021f4:	40010000 	.word	0x40010000

080021f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a0b      	ldr	r2, [pc, #44]	@ (8002234 <HAL_TIM_Base_MspInit+0x3c>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d10d      	bne.n	8002226 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800220a:	2300      	movs	r3, #0
 800220c:	60fb      	str	r3, [r7, #12]
 800220e:	4b0a      	ldr	r3, [pc, #40]	@ (8002238 <HAL_TIM_Base_MspInit+0x40>)
 8002210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002212:	4a09      	ldr	r2, [pc, #36]	@ (8002238 <HAL_TIM_Base_MspInit+0x40>)
 8002214:	f043 0301 	orr.w	r3, r3, #1
 8002218:	6453      	str	r3, [r2, #68]	@ 0x44
 800221a:	4b07      	ldr	r3, [pc, #28]	@ (8002238 <HAL_TIM_Base_MspInit+0x40>)
 800221c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800221e:	f003 0301 	and.w	r3, r3, #1
 8002222:	60fb      	str	r3, [r7, #12]
 8002224:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002226:	bf00      	nop
 8002228:	3714      	adds	r7, #20
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	40010000 	.word	0x40010000
 8002238:	40023800 	.word	0x40023800

0800223c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002240:	4b11      	ldr	r3, [pc, #68]	@ (8002288 <MX_USART2_UART_Init+0x4c>)
 8002242:	4a12      	ldr	r2, [pc, #72]	@ (800228c <MX_USART2_UART_Init+0x50>)
 8002244:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002246:	4b10      	ldr	r3, [pc, #64]	@ (8002288 <MX_USART2_UART_Init+0x4c>)
 8002248:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800224c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800224e:	4b0e      	ldr	r3, [pc, #56]	@ (8002288 <MX_USART2_UART_Init+0x4c>)
 8002250:	2200      	movs	r2, #0
 8002252:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002254:	4b0c      	ldr	r3, [pc, #48]	@ (8002288 <MX_USART2_UART_Init+0x4c>)
 8002256:	2200      	movs	r2, #0
 8002258:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800225a:	4b0b      	ldr	r3, [pc, #44]	@ (8002288 <MX_USART2_UART_Init+0x4c>)
 800225c:	2200      	movs	r2, #0
 800225e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002260:	4b09      	ldr	r3, [pc, #36]	@ (8002288 <MX_USART2_UART_Init+0x4c>)
 8002262:	220c      	movs	r2, #12
 8002264:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002266:	4b08      	ldr	r3, [pc, #32]	@ (8002288 <MX_USART2_UART_Init+0x4c>)
 8002268:	2200      	movs	r2, #0
 800226a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800226c:	4b06      	ldr	r3, [pc, #24]	@ (8002288 <MX_USART2_UART_Init+0x4c>)
 800226e:	2200      	movs	r2, #0
 8002270:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002272:	4805      	ldr	r0, [pc, #20]	@ (8002288 <MX_USART2_UART_Init+0x4c>)
 8002274:	f002 fc90 	bl	8004b98 <HAL_UART_Init>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800227e:	f7ff f8f9 	bl	8001474 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002282:	bf00      	nop
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	20000370 	.word	0x20000370
 800228c:	40004400 	.word	0x40004400

08002290 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b08a      	sub	sp, #40	@ 0x28
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002298:	f107 0314 	add.w	r3, r7, #20
 800229c:	2200      	movs	r2, #0
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	605a      	str	r2, [r3, #4]
 80022a2:	609a      	str	r2, [r3, #8]
 80022a4:	60da      	str	r2, [r3, #12]
 80022a6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a19      	ldr	r2, [pc, #100]	@ (8002314 <HAL_UART_MspInit+0x84>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d12b      	bne.n	800230a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	613b      	str	r3, [r7, #16]
 80022b6:	4b18      	ldr	r3, [pc, #96]	@ (8002318 <HAL_UART_MspInit+0x88>)
 80022b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ba:	4a17      	ldr	r2, [pc, #92]	@ (8002318 <HAL_UART_MspInit+0x88>)
 80022bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80022c2:	4b15      	ldr	r3, [pc, #84]	@ (8002318 <HAL_UART_MspInit+0x88>)
 80022c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ca:	613b      	str	r3, [r7, #16]
 80022cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	4b11      	ldr	r3, [pc, #68]	@ (8002318 <HAL_UART_MspInit+0x88>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d6:	4a10      	ldr	r2, [pc, #64]	@ (8002318 <HAL_UART_MspInit+0x88>)
 80022d8:	f043 0301 	orr.w	r3, r3, #1
 80022dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022de:	4b0e      	ldr	r3, [pc, #56]	@ (8002318 <HAL_UART_MspInit+0x88>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80022ea:	230c      	movs	r3, #12
 80022ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ee:	2302      	movs	r3, #2
 80022f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f2:	2300      	movs	r3, #0
 80022f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f6:	2300      	movs	r3, #0
 80022f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022fa:	2307      	movs	r3, #7
 80022fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022fe:	f107 0314 	add.w	r3, r7, #20
 8002302:	4619      	mov	r1, r3
 8002304:	4805      	ldr	r0, [pc, #20]	@ (800231c <HAL_UART_MspInit+0x8c>)
 8002306:	f000 f9b1 	bl	800266c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800230a:	bf00      	nop
 800230c:	3728      	adds	r7, #40	@ 0x28
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	40004400 	.word	0x40004400
 8002318:	40023800 	.word	0x40023800
 800231c:	40020000 	.word	0x40020000

08002320 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002320:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002358 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002324:	f7ff ff04 	bl	8002130 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002328:	480c      	ldr	r0, [pc, #48]	@ (800235c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800232a:	490d      	ldr	r1, [pc, #52]	@ (8002360 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800232c:	4a0d      	ldr	r2, [pc, #52]	@ (8002364 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800232e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002330:	e002      	b.n	8002338 <LoopCopyDataInit>

08002332 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002332:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002334:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002336:	3304      	adds	r3, #4

08002338 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002338:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800233a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800233c:	d3f9      	bcc.n	8002332 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800233e:	4a0a      	ldr	r2, [pc, #40]	@ (8002368 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002340:	4c0a      	ldr	r4, [pc, #40]	@ (800236c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002342:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002344:	e001      	b.n	800234a <LoopFillZerobss>

08002346 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002346:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002348:	3204      	adds	r2, #4

0800234a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800234a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800234c:	d3fb      	bcc.n	8002346 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800234e:	f004 f819 	bl	8006384 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002352:	f7fe ffcd 	bl	80012f0 <main>
  bx  lr    
 8002356:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002358:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800235c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002360:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002364:	0800be88 	.word	0x0800be88
  ldr r2, =_sbss
 8002368:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 800236c:	20000508 	.word	0x20000508

08002370 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002370:	e7fe      	b.n	8002370 <ADC_IRQHandler>
	...

08002374 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002378:	4b0e      	ldr	r3, [pc, #56]	@ (80023b4 <HAL_Init+0x40>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a0d      	ldr	r2, [pc, #52]	@ (80023b4 <HAL_Init+0x40>)
 800237e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002382:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002384:	4b0b      	ldr	r3, [pc, #44]	@ (80023b4 <HAL_Init+0x40>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a0a      	ldr	r2, [pc, #40]	@ (80023b4 <HAL_Init+0x40>)
 800238a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800238e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002390:	4b08      	ldr	r3, [pc, #32]	@ (80023b4 <HAL_Init+0x40>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a07      	ldr	r2, [pc, #28]	@ (80023b4 <HAL_Init+0x40>)
 8002396:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800239a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800239c:	2003      	movs	r0, #3
 800239e:	f000 f931 	bl	8002604 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023a2:	2000      	movs	r0, #0
 80023a4:	f000 f808 	bl	80023b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023a8:	f7ff fda4 	bl	8001ef4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	40023c00 	.word	0x40023c00

080023b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023c0:	4b12      	ldr	r3, [pc, #72]	@ (800240c <HAL_InitTick+0x54>)
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	4b12      	ldr	r3, [pc, #72]	@ (8002410 <HAL_InitTick+0x58>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	4619      	mov	r1, r3
 80023ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80023d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d6:	4618      	mov	r0, r3
 80023d8:	f000 f93b 	bl	8002652 <HAL_SYSTICK_Config>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e00e      	b.n	8002404 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2b0f      	cmp	r3, #15
 80023ea:	d80a      	bhi.n	8002402 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023ec:	2200      	movs	r2, #0
 80023ee:	6879      	ldr	r1, [r7, #4]
 80023f0:	f04f 30ff 	mov.w	r0, #4294967295
 80023f4:	f000 f911 	bl	800261a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023f8:	4a06      	ldr	r2, [pc, #24]	@ (8002414 <HAL_InitTick+0x5c>)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023fe:	2300      	movs	r3, #0
 8002400:	e000      	b.n	8002404 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
}
 8002404:	4618      	mov	r0, r3
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	20000010 	.word	0x20000010
 8002410:	20000018 	.word	0x20000018
 8002414:	20000014 	.word	0x20000014

08002418 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800241c:	4b06      	ldr	r3, [pc, #24]	@ (8002438 <HAL_IncTick+0x20>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	461a      	mov	r2, r3
 8002422:	4b06      	ldr	r3, [pc, #24]	@ (800243c <HAL_IncTick+0x24>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4413      	add	r3, r2
 8002428:	4a04      	ldr	r2, [pc, #16]	@ (800243c <HAL_IncTick+0x24>)
 800242a:	6013      	str	r3, [r2, #0]
}
 800242c:	bf00      	nop
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	20000018 	.word	0x20000018
 800243c:	200003b8 	.word	0x200003b8

08002440 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  return uwTick;
 8002444:	4b03      	ldr	r3, [pc, #12]	@ (8002454 <HAL_GetTick+0x14>)
 8002446:	681b      	ldr	r3, [r3, #0]
}
 8002448:	4618      	mov	r0, r3
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	200003b8 	.word	0x200003b8

08002458 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002460:	f7ff ffee 	bl	8002440 <HAL_GetTick>
 8002464:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002470:	d005      	beq.n	800247e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002472:	4b0a      	ldr	r3, [pc, #40]	@ (800249c <HAL_Delay+0x44>)
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	461a      	mov	r2, r3
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	4413      	add	r3, r2
 800247c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800247e:	bf00      	nop
 8002480:	f7ff ffde 	bl	8002440 <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	68fa      	ldr	r2, [r7, #12]
 800248c:	429a      	cmp	r2, r3
 800248e:	d8f7      	bhi.n	8002480 <HAL_Delay+0x28>
  {
  }
}
 8002490:	bf00      	nop
 8002492:	bf00      	nop
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	20000018 	.word	0x20000018

080024a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f003 0307 	and.w	r3, r3, #7
 80024ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024b0:	4b0c      	ldr	r3, [pc, #48]	@ (80024e4 <__NVIC_SetPriorityGrouping+0x44>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024b6:	68ba      	ldr	r2, [r7, #8]
 80024b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024bc:	4013      	ands	r3, r2
 80024be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024d2:	4a04      	ldr	r2, [pc, #16]	@ (80024e4 <__NVIC_SetPriorityGrouping+0x44>)
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	60d3      	str	r3, [r2, #12]
}
 80024d8:	bf00      	nop
 80024da:	3714      	adds	r7, #20
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	e000ed00 	.word	0xe000ed00

080024e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024ec:	4b04      	ldr	r3, [pc, #16]	@ (8002500 <__NVIC_GetPriorityGrouping+0x18>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	0a1b      	lsrs	r3, r3, #8
 80024f2:	f003 0307 	and.w	r3, r3, #7
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr
 8002500:	e000ed00 	.word	0xe000ed00

08002504 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	6039      	str	r1, [r7, #0]
 800250e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002514:	2b00      	cmp	r3, #0
 8002516:	db0a      	blt.n	800252e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	b2da      	uxtb	r2, r3
 800251c:	490c      	ldr	r1, [pc, #48]	@ (8002550 <__NVIC_SetPriority+0x4c>)
 800251e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002522:	0112      	lsls	r2, r2, #4
 8002524:	b2d2      	uxtb	r2, r2
 8002526:	440b      	add	r3, r1
 8002528:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800252c:	e00a      	b.n	8002544 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	b2da      	uxtb	r2, r3
 8002532:	4908      	ldr	r1, [pc, #32]	@ (8002554 <__NVIC_SetPriority+0x50>)
 8002534:	79fb      	ldrb	r3, [r7, #7]
 8002536:	f003 030f 	and.w	r3, r3, #15
 800253a:	3b04      	subs	r3, #4
 800253c:	0112      	lsls	r2, r2, #4
 800253e:	b2d2      	uxtb	r2, r2
 8002540:	440b      	add	r3, r1
 8002542:	761a      	strb	r2, [r3, #24]
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	e000e100 	.word	0xe000e100
 8002554:	e000ed00 	.word	0xe000ed00

08002558 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002558:	b480      	push	{r7}
 800255a:	b089      	sub	sp, #36	@ 0x24
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	f003 0307 	and.w	r3, r3, #7
 800256a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	f1c3 0307 	rsb	r3, r3, #7
 8002572:	2b04      	cmp	r3, #4
 8002574:	bf28      	it	cs
 8002576:	2304      	movcs	r3, #4
 8002578:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	3304      	adds	r3, #4
 800257e:	2b06      	cmp	r3, #6
 8002580:	d902      	bls.n	8002588 <NVIC_EncodePriority+0x30>
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	3b03      	subs	r3, #3
 8002586:	e000      	b.n	800258a <NVIC_EncodePriority+0x32>
 8002588:	2300      	movs	r3, #0
 800258a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800258c:	f04f 32ff 	mov.w	r2, #4294967295
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	fa02 f303 	lsl.w	r3, r2, r3
 8002596:	43da      	mvns	r2, r3
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	401a      	ands	r2, r3
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025a0:	f04f 31ff 	mov.w	r1, #4294967295
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	fa01 f303 	lsl.w	r3, r1, r3
 80025aa:	43d9      	mvns	r1, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b0:	4313      	orrs	r3, r2
         );
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3724      	adds	r7, #36	@ 0x24
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
	...

080025c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3b01      	subs	r3, #1
 80025cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025d0:	d301      	bcc.n	80025d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025d2:	2301      	movs	r3, #1
 80025d4:	e00f      	b.n	80025f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002600 <SysTick_Config+0x40>)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	3b01      	subs	r3, #1
 80025dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025de:	210f      	movs	r1, #15
 80025e0:	f04f 30ff 	mov.w	r0, #4294967295
 80025e4:	f7ff ff8e 	bl	8002504 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025e8:	4b05      	ldr	r3, [pc, #20]	@ (8002600 <SysTick_Config+0x40>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025ee:	4b04      	ldr	r3, [pc, #16]	@ (8002600 <SysTick_Config+0x40>)
 80025f0:	2207      	movs	r2, #7
 80025f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3708      	adds	r7, #8
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	e000e010 	.word	0xe000e010

08002604 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	f7ff ff47 	bl	80024a0 <__NVIC_SetPriorityGrouping>
}
 8002612:	bf00      	nop
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800261a:	b580      	push	{r7, lr}
 800261c:	b086      	sub	sp, #24
 800261e:	af00      	add	r7, sp, #0
 8002620:	4603      	mov	r3, r0
 8002622:	60b9      	str	r1, [r7, #8]
 8002624:	607a      	str	r2, [r7, #4]
 8002626:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002628:	2300      	movs	r3, #0
 800262a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800262c:	f7ff ff5c 	bl	80024e8 <__NVIC_GetPriorityGrouping>
 8002630:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	68b9      	ldr	r1, [r7, #8]
 8002636:	6978      	ldr	r0, [r7, #20]
 8002638:	f7ff ff8e 	bl	8002558 <NVIC_EncodePriority>
 800263c:	4602      	mov	r2, r0
 800263e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002642:	4611      	mov	r1, r2
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff ff5d 	bl	8002504 <__NVIC_SetPriority>
}
 800264a:	bf00      	nop
 800264c:	3718      	adds	r7, #24
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}

08002652 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002652:	b580      	push	{r7, lr}
 8002654:	b082      	sub	sp, #8
 8002656:	af00      	add	r7, sp, #0
 8002658:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f7ff ffb0 	bl	80025c0 <SysTick_Config>
 8002660:	4603      	mov	r3, r0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
	...

0800266c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800266c:	b480      	push	{r7}
 800266e:	b089      	sub	sp, #36	@ 0x24
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002676:	2300      	movs	r3, #0
 8002678:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800267a:	2300      	movs	r3, #0
 800267c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800267e:	2300      	movs	r3, #0
 8002680:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002682:	2300      	movs	r3, #0
 8002684:	61fb      	str	r3, [r7, #28]
 8002686:	e159      	b.n	800293c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002688:	2201      	movs	r2, #1
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	697a      	ldr	r2, [r7, #20]
 8002698:	4013      	ands	r3, r2
 800269a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800269c:	693a      	ldr	r2, [r7, #16]
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	f040 8148 	bne.w	8002936 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f003 0303 	and.w	r3, r3, #3
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d005      	beq.n	80026be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d130      	bne.n	8002720 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	2203      	movs	r2, #3
 80026ca:	fa02 f303 	lsl.w	r3, r2, r3
 80026ce:	43db      	mvns	r3, r3
 80026d0:	69ba      	ldr	r2, [r7, #24]
 80026d2:	4013      	ands	r3, r2
 80026d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	005b      	lsls	r3, r3, #1
 80026de:	fa02 f303 	lsl.w	r3, r2, r3
 80026e2:	69ba      	ldr	r2, [r7, #24]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026f4:	2201      	movs	r2, #1
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	fa02 f303 	lsl.w	r3, r2, r3
 80026fc:	43db      	mvns	r3, r3
 80026fe:	69ba      	ldr	r2, [r7, #24]
 8002700:	4013      	ands	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	091b      	lsrs	r3, r3, #4
 800270a:	f003 0201 	and.w	r2, r3, #1
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	69ba      	ldr	r2, [r7, #24]
 8002716:	4313      	orrs	r3, r2
 8002718:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	69ba      	ldr	r2, [r7, #24]
 800271e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f003 0303 	and.w	r3, r3, #3
 8002728:	2b03      	cmp	r3, #3
 800272a:	d017      	beq.n	800275c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	2203      	movs	r2, #3
 8002738:	fa02 f303 	lsl.w	r3, r2, r3
 800273c:	43db      	mvns	r3, r3
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	4013      	ands	r3, r2
 8002742:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	689a      	ldr	r2, [r3, #8]
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	69ba      	ldr	r2, [r7, #24]
 8002752:	4313      	orrs	r3, r2
 8002754:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f003 0303 	and.w	r3, r3, #3
 8002764:	2b02      	cmp	r3, #2
 8002766:	d123      	bne.n	80027b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	08da      	lsrs	r2, r3, #3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	3208      	adds	r2, #8
 8002770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002774:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	f003 0307 	and.w	r3, r3, #7
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	220f      	movs	r2, #15
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	43db      	mvns	r3, r3
 8002786:	69ba      	ldr	r2, [r7, #24]
 8002788:	4013      	ands	r3, r2
 800278a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	691a      	ldr	r2, [r3, #16]
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	f003 0307 	and.w	r3, r3, #7
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	4313      	orrs	r3, r2
 80027a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	08da      	lsrs	r2, r3, #3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	3208      	adds	r2, #8
 80027aa:	69b9      	ldr	r1, [r7, #24]
 80027ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	005b      	lsls	r3, r3, #1
 80027ba:	2203      	movs	r2, #3
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	4013      	ands	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f003 0203 	and.w	r2, r3, #3
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	4313      	orrs	r3, r2
 80027dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	69ba      	ldr	r2, [r7, #24]
 80027e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	f000 80a2 	beq.w	8002936 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027f2:	2300      	movs	r3, #0
 80027f4:	60fb      	str	r3, [r7, #12]
 80027f6:	4b57      	ldr	r3, [pc, #348]	@ (8002954 <HAL_GPIO_Init+0x2e8>)
 80027f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027fa:	4a56      	ldr	r2, [pc, #344]	@ (8002954 <HAL_GPIO_Init+0x2e8>)
 80027fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002800:	6453      	str	r3, [r2, #68]	@ 0x44
 8002802:	4b54      	ldr	r3, [pc, #336]	@ (8002954 <HAL_GPIO_Init+0x2e8>)
 8002804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002806:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800280a:	60fb      	str	r3, [r7, #12]
 800280c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800280e:	4a52      	ldr	r2, [pc, #328]	@ (8002958 <HAL_GPIO_Init+0x2ec>)
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	089b      	lsrs	r3, r3, #2
 8002814:	3302      	adds	r3, #2
 8002816:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800281a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f003 0303 	and.w	r3, r3, #3
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	220f      	movs	r2, #15
 8002826:	fa02 f303 	lsl.w	r3, r2, r3
 800282a:	43db      	mvns	r3, r3
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	4013      	ands	r3, r2
 8002830:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a49      	ldr	r2, [pc, #292]	@ (800295c <HAL_GPIO_Init+0x2f0>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d019      	beq.n	800286e <HAL_GPIO_Init+0x202>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a48      	ldr	r2, [pc, #288]	@ (8002960 <HAL_GPIO_Init+0x2f4>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d013      	beq.n	800286a <HAL_GPIO_Init+0x1fe>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a47      	ldr	r2, [pc, #284]	@ (8002964 <HAL_GPIO_Init+0x2f8>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d00d      	beq.n	8002866 <HAL_GPIO_Init+0x1fa>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a46      	ldr	r2, [pc, #280]	@ (8002968 <HAL_GPIO_Init+0x2fc>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d007      	beq.n	8002862 <HAL_GPIO_Init+0x1f6>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a45      	ldr	r2, [pc, #276]	@ (800296c <HAL_GPIO_Init+0x300>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d101      	bne.n	800285e <HAL_GPIO_Init+0x1f2>
 800285a:	2304      	movs	r3, #4
 800285c:	e008      	b.n	8002870 <HAL_GPIO_Init+0x204>
 800285e:	2307      	movs	r3, #7
 8002860:	e006      	b.n	8002870 <HAL_GPIO_Init+0x204>
 8002862:	2303      	movs	r3, #3
 8002864:	e004      	b.n	8002870 <HAL_GPIO_Init+0x204>
 8002866:	2302      	movs	r3, #2
 8002868:	e002      	b.n	8002870 <HAL_GPIO_Init+0x204>
 800286a:	2301      	movs	r3, #1
 800286c:	e000      	b.n	8002870 <HAL_GPIO_Init+0x204>
 800286e:	2300      	movs	r3, #0
 8002870:	69fa      	ldr	r2, [r7, #28]
 8002872:	f002 0203 	and.w	r2, r2, #3
 8002876:	0092      	lsls	r2, r2, #2
 8002878:	4093      	lsls	r3, r2
 800287a:	69ba      	ldr	r2, [r7, #24]
 800287c:	4313      	orrs	r3, r2
 800287e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002880:	4935      	ldr	r1, [pc, #212]	@ (8002958 <HAL_GPIO_Init+0x2ec>)
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	089b      	lsrs	r3, r3, #2
 8002886:	3302      	adds	r3, #2
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800288e:	4b38      	ldr	r3, [pc, #224]	@ (8002970 <HAL_GPIO_Init+0x304>)
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	43db      	mvns	r3, r3
 8002898:	69ba      	ldr	r2, [r7, #24]
 800289a:	4013      	ands	r3, r2
 800289c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028b2:	4a2f      	ldr	r2, [pc, #188]	@ (8002970 <HAL_GPIO_Init+0x304>)
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002970 <HAL_GPIO_Init+0x304>)
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	43db      	mvns	r3, r3
 80028c2:	69ba      	ldr	r2, [r7, #24]
 80028c4:	4013      	ands	r3, r2
 80028c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d003      	beq.n	80028dc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	4313      	orrs	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028dc:	4a24      	ldr	r2, [pc, #144]	@ (8002970 <HAL_GPIO_Init+0x304>)
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028e2:	4b23      	ldr	r3, [pc, #140]	@ (8002970 <HAL_GPIO_Init+0x304>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	43db      	mvns	r3, r3
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	4013      	ands	r3, r2
 80028f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d003      	beq.n	8002906 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80028fe:	69ba      	ldr	r2, [r7, #24]
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	4313      	orrs	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002906:	4a1a      	ldr	r2, [pc, #104]	@ (8002970 <HAL_GPIO_Init+0x304>)
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800290c:	4b18      	ldr	r3, [pc, #96]	@ (8002970 <HAL_GPIO_Init+0x304>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	43db      	mvns	r3, r3
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	4013      	ands	r3, r2
 800291a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d003      	beq.n	8002930 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	4313      	orrs	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002930:	4a0f      	ldr	r2, [pc, #60]	@ (8002970 <HAL_GPIO_Init+0x304>)
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	3301      	adds	r3, #1
 800293a:	61fb      	str	r3, [r7, #28]
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	2b0f      	cmp	r3, #15
 8002940:	f67f aea2 	bls.w	8002688 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002944:	bf00      	nop
 8002946:	bf00      	nop
 8002948:	3724      	adds	r7, #36	@ 0x24
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	40023800 	.word	0x40023800
 8002958:	40013800 	.word	0x40013800
 800295c:	40020000 	.word	0x40020000
 8002960:	40020400 	.word	0x40020400
 8002964:	40020800 	.word	0x40020800
 8002968:	40020c00 	.word	0x40020c00
 800296c:	40021000 	.word	0x40021000
 8002970:	40013c00 	.word	0x40013c00

08002974 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	460b      	mov	r3, r1
 800297e:	807b      	strh	r3, [r7, #2]
 8002980:	4613      	mov	r3, r2
 8002982:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002984:	787b      	ldrb	r3, [r7, #1]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d003      	beq.n	8002992 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800298a:	887a      	ldrh	r2, [r7, #2]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002990:	e003      	b.n	800299a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002992:	887b      	ldrh	r3, [r7, #2]
 8002994:	041a      	lsls	r2, r3, #16
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	619a      	str	r2, [r3, #24]
}
 800299a:	bf00      	nop
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
	...

080029a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d101      	bne.n	80029ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e12b      	b.n	8002c12 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d106      	bne.n	80029d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7fe fbac 	bl	800112c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2224      	movs	r2, #36	@ 0x24
 80029d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 0201 	bic.w	r2, r2, #1
 80029ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80029fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a0c:	f001 fd8e 	bl	800452c <HAL_RCC_GetPCLK1Freq>
 8002a10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	4a81      	ldr	r2, [pc, #516]	@ (8002c1c <HAL_I2C_Init+0x274>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d807      	bhi.n	8002a2c <HAL_I2C_Init+0x84>
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	4a80      	ldr	r2, [pc, #512]	@ (8002c20 <HAL_I2C_Init+0x278>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	bf94      	ite	ls
 8002a24:	2301      	movls	r3, #1
 8002a26:	2300      	movhi	r3, #0
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	e006      	b.n	8002a3a <HAL_I2C_Init+0x92>
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	4a7d      	ldr	r2, [pc, #500]	@ (8002c24 <HAL_I2C_Init+0x27c>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	bf94      	ite	ls
 8002a34:	2301      	movls	r3, #1
 8002a36:	2300      	movhi	r3, #0
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e0e7      	b.n	8002c12 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	4a78      	ldr	r2, [pc, #480]	@ (8002c28 <HAL_I2C_Init+0x280>)
 8002a46:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4a:	0c9b      	lsrs	r3, r3, #18
 8002a4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	68ba      	ldr	r2, [r7, #8]
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	6a1b      	ldr	r3, [r3, #32]
 8002a68:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	4a6a      	ldr	r2, [pc, #424]	@ (8002c1c <HAL_I2C_Init+0x274>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d802      	bhi.n	8002a7c <HAL_I2C_Init+0xd4>
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	3301      	adds	r3, #1
 8002a7a:	e009      	b.n	8002a90 <HAL_I2C_Init+0xe8>
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002a82:	fb02 f303 	mul.w	r3, r2, r3
 8002a86:	4a69      	ldr	r2, [pc, #420]	@ (8002c2c <HAL_I2C_Init+0x284>)
 8002a88:	fba2 2303 	umull	r2, r3, r2, r3
 8002a8c:	099b      	lsrs	r3, r3, #6
 8002a8e:	3301      	adds	r3, #1
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	6812      	ldr	r2, [r2, #0]
 8002a94:	430b      	orrs	r3, r1
 8002a96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	69db      	ldr	r3, [r3, #28]
 8002a9e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002aa2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	495c      	ldr	r1, [pc, #368]	@ (8002c1c <HAL_I2C_Init+0x274>)
 8002aac:	428b      	cmp	r3, r1
 8002aae:	d819      	bhi.n	8002ae4 <HAL_I2C_Init+0x13c>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	1e59      	subs	r1, r3, #1
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	fbb1 f3f3 	udiv	r3, r1, r3
 8002abe:	1c59      	adds	r1, r3, #1
 8002ac0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ac4:	400b      	ands	r3, r1
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00a      	beq.n	8002ae0 <HAL_I2C_Init+0x138>
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	1e59      	subs	r1, r3, #1
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ad8:	3301      	adds	r3, #1
 8002ada:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ade:	e051      	b.n	8002b84 <HAL_I2C_Init+0x1dc>
 8002ae0:	2304      	movs	r3, #4
 8002ae2:	e04f      	b.n	8002b84 <HAL_I2C_Init+0x1dc>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d111      	bne.n	8002b10 <HAL_I2C_Init+0x168>
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	1e58      	subs	r0, r3, #1
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6859      	ldr	r1, [r3, #4]
 8002af4:	460b      	mov	r3, r1
 8002af6:	005b      	lsls	r3, r3, #1
 8002af8:	440b      	add	r3, r1
 8002afa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002afe:	3301      	adds	r3, #1
 8002b00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	bf0c      	ite	eq
 8002b08:	2301      	moveq	r3, #1
 8002b0a:	2300      	movne	r3, #0
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	e012      	b.n	8002b36 <HAL_I2C_Init+0x18e>
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	1e58      	subs	r0, r3, #1
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6859      	ldr	r1, [r3, #4]
 8002b18:	460b      	mov	r3, r1
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	440b      	add	r3, r1
 8002b1e:	0099      	lsls	r1, r3, #2
 8002b20:	440b      	add	r3, r1
 8002b22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b26:	3301      	adds	r3, #1
 8002b28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	bf0c      	ite	eq
 8002b30:	2301      	moveq	r3, #1
 8002b32:	2300      	movne	r3, #0
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <HAL_I2C_Init+0x196>
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e022      	b.n	8002b84 <HAL_I2C_Init+0x1dc>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d10e      	bne.n	8002b64 <HAL_I2C_Init+0x1bc>
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	1e58      	subs	r0, r3, #1
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6859      	ldr	r1, [r3, #4]
 8002b4e:	460b      	mov	r3, r1
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	440b      	add	r3, r1
 8002b54:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b58:	3301      	adds	r3, #1
 8002b5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b62:	e00f      	b.n	8002b84 <HAL_I2C_Init+0x1dc>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	1e58      	subs	r0, r3, #1
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6859      	ldr	r1, [r3, #4]
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	440b      	add	r3, r1
 8002b72:	0099      	lsls	r1, r3, #2
 8002b74:	440b      	add	r3, r1
 8002b76:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b84:	6879      	ldr	r1, [r7, #4]
 8002b86:	6809      	ldr	r1, [r1, #0]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	69da      	ldr	r2, [r3, #28]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a1b      	ldr	r3, [r3, #32]
 8002b9e:	431a      	orrs	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002bb2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	6911      	ldr	r1, [r2, #16]
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	68d2      	ldr	r2, [r2, #12]
 8002bbe:	4311      	orrs	r1, r2
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	6812      	ldr	r2, [r2, #0]
 8002bc4:	430b      	orrs	r3, r1
 8002bc6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	695a      	ldr	r2, [r3, #20]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	699b      	ldr	r3, [r3, #24]
 8002bda:	431a      	orrs	r2, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	430a      	orrs	r2, r1
 8002be2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f042 0201 	orr.w	r2, r2, #1
 8002bf2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2220      	movs	r2, #32
 8002bfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	000186a0 	.word	0x000186a0
 8002c20:	001e847f 	.word	0x001e847f
 8002c24:	003d08ff 	.word	0x003d08ff
 8002c28:	431bde83 	.word	0x431bde83
 8002c2c:	10624dd3 	.word	0x10624dd3

08002c30 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b088      	sub	sp, #32
 8002c34:	af02      	add	r7, sp, #8
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	4608      	mov	r0, r1
 8002c3a:	4611      	mov	r1, r2
 8002c3c:	461a      	mov	r2, r3
 8002c3e:	4603      	mov	r3, r0
 8002c40:	817b      	strh	r3, [r7, #10]
 8002c42:	460b      	mov	r3, r1
 8002c44:	813b      	strh	r3, [r7, #8]
 8002c46:	4613      	mov	r3, r2
 8002c48:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c4a:	f7ff fbf9 	bl	8002440 <HAL_GetTick>
 8002c4e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	2b20      	cmp	r3, #32
 8002c5a:	f040 80d9 	bne.w	8002e10 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	9300      	str	r3, [sp, #0]
 8002c62:	2319      	movs	r3, #25
 8002c64:	2201      	movs	r2, #1
 8002c66:	496d      	ldr	r1, [pc, #436]	@ (8002e1c <HAL_I2C_Mem_Write+0x1ec>)
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f000 fdb9 	bl	80037e0 <I2C_WaitOnFlagUntilTimeout>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d001      	beq.n	8002c78 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002c74:	2302      	movs	r3, #2
 8002c76:	e0cc      	b.n	8002e12 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d101      	bne.n	8002c86 <HAL_I2C_Mem_Write+0x56>
 8002c82:	2302      	movs	r3, #2
 8002c84:	e0c5      	b.n	8002e12 <HAL_I2C_Mem_Write+0x1e2>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0301 	and.w	r3, r3, #1
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d007      	beq.n	8002cac <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f042 0201 	orr.w	r2, r2, #1
 8002caa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2221      	movs	r2, #33	@ 0x21
 8002cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2240      	movs	r2, #64	@ 0x40
 8002cc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6a3a      	ldr	r2, [r7, #32]
 8002cd6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002cdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ce2:	b29a      	uxth	r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	4a4d      	ldr	r2, [pc, #308]	@ (8002e20 <HAL_I2C_Mem_Write+0x1f0>)
 8002cec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002cee:	88f8      	ldrh	r0, [r7, #6]
 8002cf0:	893a      	ldrh	r2, [r7, #8]
 8002cf2:	8979      	ldrh	r1, [r7, #10]
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	9301      	str	r3, [sp, #4]
 8002cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cfa:	9300      	str	r3, [sp, #0]
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f000 fbf0 	bl	80034e4 <I2C_RequestMemoryWrite>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d052      	beq.n	8002db0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e081      	b.n	8002e12 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d0e:	697a      	ldr	r2, [r7, #20]
 8002d10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d12:	68f8      	ldr	r0, [r7, #12]
 8002d14:	f000 fe7e 	bl	8003a14 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d00d      	beq.n	8002d3a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d22:	2b04      	cmp	r3, #4
 8002d24:	d107      	bne.n	8002d36 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d34:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e06b      	b.n	8002e12 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3e:	781a      	ldrb	r2, [r3, #0]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d4a:	1c5a      	adds	r2, r3, #1
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d54:	3b01      	subs	r3, #1
 8002d56:	b29a      	uxth	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	3b01      	subs	r3, #1
 8002d64:	b29a      	uxth	r2, r3
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	695b      	ldr	r3, [r3, #20]
 8002d70:	f003 0304 	and.w	r3, r3, #4
 8002d74:	2b04      	cmp	r3, #4
 8002d76:	d11b      	bne.n	8002db0 <HAL_I2C_Mem_Write+0x180>
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d017      	beq.n	8002db0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d84:	781a      	ldrb	r2, [r3, #0]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d90:	1c5a      	adds	r2, r3, #1
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	b29a      	uxth	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	3b01      	subs	r3, #1
 8002daa:	b29a      	uxth	r2, r3
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d1aa      	bne.n	8002d0e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002db8:	697a      	ldr	r2, [r7, #20]
 8002dba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002dbc:	68f8      	ldr	r0, [r7, #12]
 8002dbe:	f000 fe71 	bl	8003aa4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d00d      	beq.n	8002de4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dcc:	2b04      	cmp	r3, #4
 8002dce:	d107      	bne.n	8002de0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dde:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e016      	b.n	8002e12 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002df2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2220      	movs	r2, #32
 8002df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	e000      	b.n	8002e12 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002e10:	2302      	movs	r3, #2
  }
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3718      	adds	r7, #24
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	00100002 	.word	0x00100002
 8002e20:	ffff0000 	.word	0xffff0000

08002e24 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b08c      	sub	sp, #48	@ 0x30
 8002e28:	af02      	add	r7, sp, #8
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	4608      	mov	r0, r1
 8002e2e:	4611      	mov	r1, r2
 8002e30:	461a      	mov	r2, r3
 8002e32:	4603      	mov	r3, r0
 8002e34:	817b      	strh	r3, [r7, #10]
 8002e36:	460b      	mov	r3, r1
 8002e38:	813b      	strh	r3, [r7, #8]
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e3e:	f7ff faff 	bl	8002440 <HAL_GetTick>
 8002e42:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	2b20      	cmp	r3, #32
 8002e4e:	f040 8214 	bne.w	800327a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e54:	9300      	str	r3, [sp, #0]
 8002e56:	2319      	movs	r3, #25
 8002e58:	2201      	movs	r2, #1
 8002e5a:	497b      	ldr	r1, [pc, #492]	@ (8003048 <HAL_I2C_Mem_Read+0x224>)
 8002e5c:	68f8      	ldr	r0, [r7, #12]
 8002e5e:	f000 fcbf 	bl	80037e0 <I2C_WaitOnFlagUntilTimeout>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d001      	beq.n	8002e6c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002e68:	2302      	movs	r3, #2
 8002e6a:	e207      	b.n	800327c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d101      	bne.n	8002e7a <HAL_I2C_Mem_Read+0x56>
 8002e76:	2302      	movs	r3, #2
 8002e78:	e200      	b.n	800327c <HAL_I2C_Mem_Read+0x458>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0301 	and.w	r3, r3, #1
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d007      	beq.n	8002ea0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f042 0201 	orr.w	r2, r2, #1
 8002e9e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002eae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2222      	movs	r2, #34	@ 0x22
 8002eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2240      	movs	r2, #64	@ 0x40
 8002ebc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002eca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002ed0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	4a5b      	ldr	r2, [pc, #364]	@ (800304c <HAL_I2C_Mem_Read+0x228>)
 8002ee0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ee2:	88f8      	ldrh	r0, [r7, #6]
 8002ee4:	893a      	ldrh	r2, [r7, #8]
 8002ee6:	8979      	ldrh	r1, [r7, #10]
 8002ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eea:	9301      	str	r3, [sp, #4]
 8002eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eee:	9300      	str	r3, [sp, #0]
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	68f8      	ldr	r0, [r7, #12]
 8002ef4:	f000 fb8c 	bl	8003610 <I2C_RequestMemoryRead>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d001      	beq.n	8002f02 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e1bc      	b.n	800327c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d113      	bne.n	8002f32 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	623b      	str	r3, [r7, #32]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	695b      	ldr	r3, [r3, #20]
 8002f14:	623b      	str	r3, [r7, #32]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	699b      	ldr	r3, [r3, #24]
 8002f1c:	623b      	str	r3, [r7, #32]
 8002f1e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	e190      	b.n	8003254 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d11b      	bne.n	8002f72 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f48:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	61fb      	str	r3, [r7, #28]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	695b      	ldr	r3, [r3, #20]
 8002f54:	61fb      	str	r3, [r7, #28]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	61fb      	str	r3, [r7, #28]
 8002f5e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f6e:	601a      	str	r2, [r3, #0]
 8002f70:	e170      	b.n	8003254 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d11b      	bne.n	8002fb2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f88:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f98:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	61bb      	str	r3, [r7, #24]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	61bb      	str	r3, [r7, #24]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	61bb      	str	r3, [r7, #24]
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	e150      	b.n	8003254 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	617b      	str	r3, [r7, #20]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	695b      	ldr	r3, [r3, #20]
 8002fbc:	617b      	str	r3, [r7, #20]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	699b      	ldr	r3, [r3, #24]
 8002fc4:	617b      	str	r3, [r7, #20]
 8002fc6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002fc8:	e144      	b.n	8003254 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fce:	2b03      	cmp	r3, #3
 8002fd0:	f200 80f1 	bhi.w	80031b6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d123      	bne.n	8003024 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fde:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f000 fda7 	bl	8003b34 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e145      	b.n	800327c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	691a      	ldr	r2, [r3, #16]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ffa:	b2d2      	uxtb	r2, r2
 8002ffc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003002:	1c5a      	adds	r2, r3, #1
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800300c:	3b01      	subs	r3, #1
 800300e:	b29a      	uxth	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003018:	b29b      	uxth	r3, r3
 800301a:	3b01      	subs	r3, #1
 800301c:	b29a      	uxth	r2, r3
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003022:	e117      	b.n	8003254 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003028:	2b02      	cmp	r3, #2
 800302a:	d14e      	bne.n	80030ca <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800302c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302e:	9300      	str	r3, [sp, #0]
 8003030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003032:	2200      	movs	r2, #0
 8003034:	4906      	ldr	r1, [pc, #24]	@ (8003050 <HAL_I2C_Mem_Read+0x22c>)
 8003036:	68f8      	ldr	r0, [r7, #12]
 8003038:	f000 fbd2 	bl	80037e0 <I2C_WaitOnFlagUntilTimeout>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d008      	beq.n	8003054 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e11a      	b.n	800327c <HAL_I2C_Mem_Read+0x458>
 8003046:	bf00      	nop
 8003048:	00100002 	.word	0x00100002
 800304c:	ffff0000 	.word	0xffff0000
 8003050:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003062:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	691a      	ldr	r2, [r3, #16]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306e:	b2d2      	uxtb	r2, r2
 8003070:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003076:	1c5a      	adds	r2, r3, #1
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003080:	3b01      	subs	r3, #1
 8003082:	b29a      	uxth	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800308c:	b29b      	uxth	r3, r3
 800308e:	3b01      	subs	r3, #1
 8003090:	b29a      	uxth	r2, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	691a      	ldr	r2, [r3, #16]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a0:	b2d2      	uxtb	r2, r2
 80030a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a8:	1c5a      	adds	r2, r3, #1
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030b2:	3b01      	subs	r3, #1
 80030b4:	b29a      	uxth	r2, r3
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030be:	b29b      	uxth	r3, r3
 80030c0:	3b01      	subs	r3, #1
 80030c2:	b29a      	uxth	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80030c8:	e0c4      	b.n	8003254 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030cc:	9300      	str	r3, [sp, #0]
 80030ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030d0:	2200      	movs	r2, #0
 80030d2:	496c      	ldr	r1, [pc, #432]	@ (8003284 <HAL_I2C_Mem_Read+0x460>)
 80030d4:	68f8      	ldr	r0, [r7, #12]
 80030d6:	f000 fb83 	bl	80037e0 <I2C_WaitOnFlagUntilTimeout>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d001      	beq.n	80030e4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e0cb      	b.n	800327c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	691a      	ldr	r2, [r3, #16]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030fe:	b2d2      	uxtb	r2, r2
 8003100:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003106:	1c5a      	adds	r2, r3, #1
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003110:	3b01      	subs	r3, #1
 8003112:	b29a      	uxth	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800311c:	b29b      	uxth	r3, r3
 800311e:	3b01      	subs	r3, #1
 8003120:	b29a      	uxth	r2, r3
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003128:	9300      	str	r3, [sp, #0]
 800312a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800312c:	2200      	movs	r2, #0
 800312e:	4955      	ldr	r1, [pc, #340]	@ (8003284 <HAL_I2C_Mem_Read+0x460>)
 8003130:	68f8      	ldr	r0, [r7, #12]
 8003132:	f000 fb55 	bl	80037e0 <I2C_WaitOnFlagUntilTimeout>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d001      	beq.n	8003140 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e09d      	b.n	800327c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800314e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	691a      	ldr	r2, [r3, #16]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315a:	b2d2      	uxtb	r2, r2
 800315c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003162:	1c5a      	adds	r2, r3, #1
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800316c:	3b01      	subs	r3, #1
 800316e:	b29a      	uxth	r2, r3
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003178:	b29b      	uxth	r3, r3
 800317a:	3b01      	subs	r3, #1
 800317c:	b29a      	uxth	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	691a      	ldr	r2, [r3, #16]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800318c:	b2d2      	uxtb	r2, r2
 800318e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003194:	1c5a      	adds	r2, r3, #1
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800319e:	3b01      	subs	r3, #1
 80031a0:	b29a      	uxth	r2, r3
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	3b01      	subs	r3, #1
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80031b4:	e04e      	b.n	8003254 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031b8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f000 fcba 	bl	8003b34 <I2C_WaitOnRXNEFlagUntilTimeout>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d001      	beq.n	80031ca <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e058      	b.n	800327c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	691a      	ldr	r2, [r3, #16]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d4:	b2d2      	uxtb	r2, r2
 80031d6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031dc:	1c5a      	adds	r2, r3, #1
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031e6:	3b01      	subs	r3, #1
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031f2:	b29b      	uxth	r3, r3
 80031f4:	3b01      	subs	r3, #1
 80031f6:	b29a      	uxth	r2, r3
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	695b      	ldr	r3, [r3, #20]
 8003202:	f003 0304 	and.w	r3, r3, #4
 8003206:	2b04      	cmp	r3, #4
 8003208:	d124      	bne.n	8003254 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800320e:	2b03      	cmp	r3, #3
 8003210:	d107      	bne.n	8003222 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003220:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	691a      	ldr	r2, [r3, #16]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322c:	b2d2      	uxtb	r2, r2
 800322e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003234:	1c5a      	adds	r2, r3, #1
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800323e:	3b01      	subs	r3, #1
 8003240:	b29a      	uxth	r2, r3
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800324a:	b29b      	uxth	r3, r3
 800324c:	3b01      	subs	r3, #1
 800324e:	b29a      	uxth	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003258:	2b00      	cmp	r3, #0
 800325a:	f47f aeb6 	bne.w	8002fca <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2220      	movs	r2, #32
 8003262:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2200      	movs	r2, #0
 800326a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003276:	2300      	movs	r3, #0
 8003278:	e000      	b.n	800327c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800327a:	2302      	movs	r3, #2
  }
}
 800327c:	4618      	mov	r0, r3
 800327e:	3728      	adds	r7, #40	@ 0x28
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	00010004 	.word	0x00010004

08003288 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b08a      	sub	sp, #40	@ 0x28
 800328c:	af02      	add	r7, sp, #8
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	607a      	str	r2, [r7, #4]
 8003292:	603b      	str	r3, [r7, #0]
 8003294:	460b      	mov	r3, r1
 8003296:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003298:	f7ff f8d2 	bl	8002440 <HAL_GetTick>
 800329c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800329e:	2300      	movs	r3, #0
 80032a0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	2b20      	cmp	r3, #32
 80032ac:	f040 8111 	bne.w	80034d2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	9300      	str	r3, [sp, #0]
 80032b4:	2319      	movs	r3, #25
 80032b6:	2201      	movs	r2, #1
 80032b8:	4988      	ldr	r1, [pc, #544]	@ (80034dc <HAL_I2C_IsDeviceReady+0x254>)
 80032ba:	68f8      	ldr	r0, [r7, #12]
 80032bc:	f000 fa90 	bl	80037e0 <I2C_WaitOnFlagUntilTimeout>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d001      	beq.n	80032ca <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80032c6:	2302      	movs	r3, #2
 80032c8:	e104      	b.n	80034d4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d101      	bne.n	80032d8 <HAL_I2C_IsDeviceReady+0x50>
 80032d4:	2302      	movs	r3, #2
 80032d6:	e0fd      	b.n	80034d4 <HAL_I2C_IsDeviceReady+0x24c>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d007      	beq.n	80032fe <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f042 0201 	orr.w	r2, r2, #1
 80032fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800330c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2224      	movs	r2, #36	@ 0x24
 8003312:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	4a70      	ldr	r2, [pc, #448]	@ (80034e0 <HAL_I2C_IsDeviceReady+0x258>)
 8003320:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003330:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	2200      	movs	r2, #0
 800333a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800333e:	68f8      	ldr	r0, [r7, #12]
 8003340:	f000 fa4e 	bl	80037e0 <I2C_WaitOnFlagUntilTimeout>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00d      	beq.n	8003366 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003354:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003358:	d103      	bne.n	8003362 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003360:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e0b6      	b.n	80034d4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003366:	897b      	ldrh	r3, [r7, #10]
 8003368:	b2db      	uxtb	r3, r3
 800336a:	461a      	mov	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003374:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003376:	f7ff f863 	bl	8002440 <HAL_GetTick>
 800337a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	695b      	ldr	r3, [r3, #20]
 8003382:	f003 0302 	and.w	r3, r3, #2
 8003386:	2b02      	cmp	r3, #2
 8003388:	bf0c      	ite	eq
 800338a:	2301      	moveq	r3, #1
 800338c:	2300      	movne	r3, #0
 800338e:	b2db      	uxtb	r3, r3
 8003390:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	695b      	ldr	r3, [r3, #20]
 8003398:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800339c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033a0:	bf0c      	ite	eq
 80033a2:	2301      	moveq	r3, #1
 80033a4:	2300      	movne	r3, #0
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80033aa:	e025      	b.n	80033f8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80033ac:	f7ff f848 	bl	8002440 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	683a      	ldr	r2, [r7, #0]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d302      	bcc.n	80033c2 <HAL_I2C_IsDeviceReady+0x13a>
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d103      	bne.n	80033ca <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	22a0      	movs	r2, #160	@ 0xa0
 80033c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	695b      	ldr	r3, [r3, #20]
 80033d0:	f003 0302 	and.w	r3, r3, #2
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	bf0c      	ite	eq
 80033d8:	2301      	moveq	r3, #1
 80033da:	2300      	movne	r3, #0
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	695b      	ldr	r3, [r3, #20]
 80033e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033ee:	bf0c      	ite	eq
 80033f0:	2301      	moveq	r3, #1
 80033f2:	2300      	movne	r3, #0
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	2ba0      	cmp	r3, #160	@ 0xa0
 8003402:	d005      	beq.n	8003410 <HAL_I2C_IsDeviceReady+0x188>
 8003404:	7dfb      	ldrb	r3, [r7, #23]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d102      	bne.n	8003410 <HAL_I2C_IsDeviceReady+0x188>
 800340a:	7dbb      	ldrb	r3, [r7, #22]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d0cd      	beq.n	80033ac <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2220      	movs	r2, #32
 8003414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	f003 0302 	and.w	r3, r3, #2
 8003422:	2b02      	cmp	r3, #2
 8003424:	d129      	bne.n	800347a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003434:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003436:	2300      	movs	r3, #0
 8003438:	613b      	str	r3, [r7, #16]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	695b      	ldr	r3, [r3, #20]
 8003440:	613b      	str	r3, [r7, #16]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	699b      	ldr	r3, [r3, #24]
 8003448:	613b      	str	r3, [r7, #16]
 800344a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	9300      	str	r3, [sp, #0]
 8003450:	2319      	movs	r3, #25
 8003452:	2201      	movs	r2, #1
 8003454:	4921      	ldr	r1, [pc, #132]	@ (80034dc <HAL_I2C_IsDeviceReady+0x254>)
 8003456:	68f8      	ldr	r0, [r7, #12]
 8003458:	f000 f9c2 	bl	80037e0 <I2C_WaitOnFlagUntilTimeout>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d001      	beq.n	8003466 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e036      	b.n	80034d4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2220      	movs	r2, #32
 800346a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2200      	movs	r2, #0
 8003472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003476:	2300      	movs	r3, #0
 8003478:	e02c      	b.n	80034d4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003488:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003492:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	2319      	movs	r3, #25
 800349a:	2201      	movs	r2, #1
 800349c:	490f      	ldr	r1, [pc, #60]	@ (80034dc <HAL_I2C_IsDeviceReady+0x254>)
 800349e:	68f8      	ldr	r0, [r7, #12]
 80034a0:	f000 f99e 	bl	80037e0 <I2C_WaitOnFlagUntilTimeout>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e012      	b.n	80034d4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	3301      	adds	r3, #1
 80034b2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80034b4:	69ba      	ldr	r2, [r7, #24]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	f4ff af32 	bcc.w	8003322 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2220      	movs	r2, #32
 80034c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e000      	b.n	80034d4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80034d2:	2302      	movs	r3, #2
  }
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3720      	adds	r7, #32
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	00100002 	.word	0x00100002
 80034e0:	ffff0000 	.word	0xffff0000

080034e4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b088      	sub	sp, #32
 80034e8:	af02      	add	r7, sp, #8
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	4608      	mov	r0, r1
 80034ee:	4611      	mov	r1, r2
 80034f0:	461a      	mov	r2, r3
 80034f2:	4603      	mov	r3, r0
 80034f4:	817b      	strh	r3, [r7, #10]
 80034f6:	460b      	mov	r3, r1
 80034f8:	813b      	strh	r3, [r7, #8]
 80034fa:	4613      	mov	r3, r2
 80034fc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800350c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800350e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003510:	9300      	str	r3, [sp, #0]
 8003512:	6a3b      	ldr	r3, [r7, #32]
 8003514:	2200      	movs	r2, #0
 8003516:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800351a:	68f8      	ldr	r0, [r7, #12]
 800351c:	f000 f960 	bl	80037e0 <I2C_WaitOnFlagUntilTimeout>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00d      	beq.n	8003542 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003530:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003534:	d103      	bne.n	800353e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800353c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e05f      	b.n	8003602 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003542:	897b      	ldrh	r3, [r7, #10]
 8003544:	b2db      	uxtb	r3, r3
 8003546:	461a      	mov	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003550:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003554:	6a3a      	ldr	r2, [r7, #32]
 8003556:	492d      	ldr	r1, [pc, #180]	@ (800360c <I2C_RequestMemoryWrite+0x128>)
 8003558:	68f8      	ldr	r0, [r7, #12]
 800355a:	f000 f9bb 	bl	80038d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d001      	beq.n	8003568 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e04c      	b.n	8003602 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003568:	2300      	movs	r3, #0
 800356a:	617b      	str	r3, [r7, #20]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	695b      	ldr	r3, [r3, #20]
 8003572:	617b      	str	r3, [r7, #20]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	617b      	str	r3, [r7, #20]
 800357c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800357e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003580:	6a39      	ldr	r1, [r7, #32]
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f000 fa46 	bl	8003a14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00d      	beq.n	80035aa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003592:	2b04      	cmp	r3, #4
 8003594:	d107      	bne.n	80035a6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035a4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e02b      	b.n	8003602 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035aa:	88fb      	ldrh	r3, [r7, #6]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d105      	bne.n	80035bc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80035b0:	893b      	ldrh	r3, [r7, #8]
 80035b2:	b2da      	uxtb	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	611a      	str	r2, [r3, #16]
 80035ba:	e021      	b.n	8003600 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80035bc:	893b      	ldrh	r3, [r7, #8]
 80035be:	0a1b      	lsrs	r3, r3, #8
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	b2da      	uxtb	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035cc:	6a39      	ldr	r1, [r7, #32]
 80035ce:	68f8      	ldr	r0, [r7, #12]
 80035d0:	f000 fa20 	bl	8003a14 <I2C_WaitOnTXEFlagUntilTimeout>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d00d      	beq.n	80035f6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035de:	2b04      	cmp	r3, #4
 80035e0:	d107      	bne.n	80035f2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035f0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e005      	b.n	8003602 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80035f6:	893b      	ldrh	r3, [r7, #8]
 80035f8:	b2da      	uxtb	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3718      	adds	r7, #24
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	00010002 	.word	0x00010002

08003610 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b088      	sub	sp, #32
 8003614:	af02      	add	r7, sp, #8
 8003616:	60f8      	str	r0, [r7, #12]
 8003618:	4608      	mov	r0, r1
 800361a:	4611      	mov	r1, r2
 800361c:	461a      	mov	r2, r3
 800361e:	4603      	mov	r3, r0
 8003620:	817b      	strh	r3, [r7, #10]
 8003622:	460b      	mov	r3, r1
 8003624:	813b      	strh	r3, [r7, #8]
 8003626:	4613      	mov	r3, r2
 8003628:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003638:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003648:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800364a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800364c:	9300      	str	r3, [sp, #0]
 800364e:	6a3b      	ldr	r3, [r7, #32]
 8003650:	2200      	movs	r2, #0
 8003652:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f000 f8c2 	bl	80037e0 <I2C_WaitOnFlagUntilTimeout>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00d      	beq.n	800367e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800366c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003670:	d103      	bne.n	800367a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003678:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e0aa      	b.n	80037d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800367e:	897b      	ldrh	r3, [r7, #10]
 8003680:	b2db      	uxtb	r3, r3
 8003682:	461a      	mov	r2, r3
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800368c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800368e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003690:	6a3a      	ldr	r2, [r7, #32]
 8003692:	4952      	ldr	r1, [pc, #328]	@ (80037dc <I2C_RequestMemoryRead+0x1cc>)
 8003694:	68f8      	ldr	r0, [r7, #12]
 8003696:	f000 f91d 	bl	80038d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d001      	beq.n	80036a4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e097      	b.n	80037d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036a4:	2300      	movs	r3, #0
 80036a6:	617b      	str	r3, [r7, #20]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	695b      	ldr	r3, [r3, #20]
 80036ae:	617b      	str	r3, [r7, #20]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	699b      	ldr	r3, [r3, #24]
 80036b6:	617b      	str	r3, [r7, #20]
 80036b8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036bc:	6a39      	ldr	r1, [r7, #32]
 80036be:	68f8      	ldr	r0, [r7, #12]
 80036c0:	f000 f9a8 	bl	8003a14 <I2C_WaitOnTXEFlagUntilTimeout>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d00d      	beq.n	80036e6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ce:	2b04      	cmp	r3, #4
 80036d0:	d107      	bne.n	80036e2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036e0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e076      	b.n	80037d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80036e6:	88fb      	ldrh	r3, [r7, #6]
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d105      	bne.n	80036f8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80036ec:	893b      	ldrh	r3, [r7, #8]
 80036ee:	b2da      	uxtb	r2, r3
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	611a      	str	r2, [r3, #16]
 80036f6:	e021      	b.n	800373c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80036f8:	893b      	ldrh	r3, [r7, #8]
 80036fa:	0a1b      	lsrs	r3, r3, #8
 80036fc:	b29b      	uxth	r3, r3
 80036fe:	b2da      	uxtb	r2, r3
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003706:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003708:	6a39      	ldr	r1, [r7, #32]
 800370a:	68f8      	ldr	r0, [r7, #12]
 800370c:	f000 f982 	bl	8003a14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00d      	beq.n	8003732 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800371a:	2b04      	cmp	r3, #4
 800371c:	d107      	bne.n	800372e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800372c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e050      	b.n	80037d4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003732:	893b      	ldrh	r3, [r7, #8]
 8003734:	b2da      	uxtb	r2, r3
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800373c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800373e:	6a39      	ldr	r1, [r7, #32]
 8003740:	68f8      	ldr	r0, [r7, #12]
 8003742:	f000 f967 	bl	8003a14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003746:	4603      	mov	r3, r0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d00d      	beq.n	8003768 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003750:	2b04      	cmp	r3, #4
 8003752:	d107      	bne.n	8003764 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003762:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e035      	b.n	80037d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003776:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800377a:	9300      	str	r3, [sp, #0]
 800377c:	6a3b      	ldr	r3, [r7, #32]
 800377e:	2200      	movs	r2, #0
 8003780:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f000 f82b 	bl	80037e0 <I2C_WaitOnFlagUntilTimeout>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d00d      	beq.n	80037ac <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800379a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800379e:	d103      	bne.n	80037a8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037a6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e013      	b.n	80037d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80037ac:	897b      	ldrh	r3, [r7, #10]
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	f043 0301 	orr.w	r3, r3, #1
 80037b4:	b2da      	uxtb	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80037bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037be:	6a3a      	ldr	r2, [r7, #32]
 80037c0:	4906      	ldr	r1, [pc, #24]	@ (80037dc <I2C_RequestMemoryRead+0x1cc>)
 80037c2:	68f8      	ldr	r0, [r7, #12]
 80037c4:	f000 f886 	bl	80038d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e000      	b.n	80037d4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3718      	adds	r7, #24
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	00010002 	.word	0x00010002

080037e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	60f8      	str	r0, [r7, #12]
 80037e8:	60b9      	str	r1, [r7, #8]
 80037ea:	603b      	str	r3, [r7, #0]
 80037ec:	4613      	mov	r3, r2
 80037ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037f0:	e048      	b.n	8003884 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037f8:	d044      	beq.n	8003884 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037fa:	f7fe fe21 	bl	8002440 <HAL_GetTick>
 80037fe:	4602      	mov	r2, r0
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	683a      	ldr	r2, [r7, #0]
 8003806:	429a      	cmp	r2, r3
 8003808:	d302      	bcc.n	8003810 <I2C_WaitOnFlagUntilTimeout+0x30>
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d139      	bne.n	8003884 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	0c1b      	lsrs	r3, r3, #16
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b01      	cmp	r3, #1
 8003818:	d10d      	bne.n	8003836 <I2C_WaitOnFlagUntilTimeout+0x56>
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	695b      	ldr	r3, [r3, #20]
 8003820:	43da      	mvns	r2, r3
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	4013      	ands	r3, r2
 8003826:	b29b      	uxth	r3, r3
 8003828:	2b00      	cmp	r3, #0
 800382a:	bf0c      	ite	eq
 800382c:	2301      	moveq	r3, #1
 800382e:	2300      	movne	r3, #0
 8003830:	b2db      	uxtb	r3, r3
 8003832:	461a      	mov	r2, r3
 8003834:	e00c      	b.n	8003850 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	699b      	ldr	r3, [r3, #24]
 800383c:	43da      	mvns	r2, r3
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	4013      	ands	r3, r2
 8003842:	b29b      	uxth	r3, r3
 8003844:	2b00      	cmp	r3, #0
 8003846:	bf0c      	ite	eq
 8003848:	2301      	moveq	r3, #1
 800384a:	2300      	movne	r3, #0
 800384c:	b2db      	uxtb	r3, r3
 800384e:	461a      	mov	r2, r3
 8003850:	79fb      	ldrb	r3, [r7, #7]
 8003852:	429a      	cmp	r2, r3
 8003854:	d116      	bne.n	8003884 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2220      	movs	r2, #32
 8003860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003870:	f043 0220 	orr.w	r2, r3, #32
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2200      	movs	r2, #0
 800387c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e023      	b.n	80038cc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	0c1b      	lsrs	r3, r3, #16
 8003888:	b2db      	uxtb	r3, r3
 800388a:	2b01      	cmp	r3, #1
 800388c:	d10d      	bne.n	80038aa <I2C_WaitOnFlagUntilTimeout+0xca>
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	695b      	ldr	r3, [r3, #20]
 8003894:	43da      	mvns	r2, r3
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	4013      	ands	r3, r2
 800389a:	b29b      	uxth	r3, r3
 800389c:	2b00      	cmp	r3, #0
 800389e:	bf0c      	ite	eq
 80038a0:	2301      	moveq	r3, #1
 80038a2:	2300      	movne	r3, #0
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	461a      	mov	r2, r3
 80038a8:	e00c      	b.n	80038c4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	43da      	mvns	r2, r3
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	4013      	ands	r3, r2
 80038b6:	b29b      	uxth	r3, r3
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	bf0c      	ite	eq
 80038bc:	2301      	moveq	r3, #1
 80038be:	2300      	movne	r3, #0
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	461a      	mov	r2, r3
 80038c4:	79fb      	ldrb	r3, [r7, #7]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d093      	beq.n	80037f2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3710      	adds	r7, #16
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b084      	sub	sp, #16
 80038d8:	af00      	add	r7, sp, #0
 80038da:	60f8      	str	r0, [r7, #12]
 80038dc:	60b9      	str	r1, [r7, #8]
 80038de:	607a      	str	r2, [r7, #4]
 80038e0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038e2:	e071      	b.n	80039c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038f2:	d123      	bne.n	800393c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003902:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800390c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2200      	movs	r2, #0
 8003912:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2220      	movs	r2, #32
 8003918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003928:	f043 0204 	orr.w	r2, r3, #4
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e067      	b.n	8003a0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003942:	d041      	beq.n	80039c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003944:	f7fe fd7c 	bl	8002440 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	429a      	cmp	r2, r3
 8003952:	d302      	bcc.n	800395a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d136      	bne.n	80039c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	0c1b      	lsrs	r3, r3, #16
 800395e:	b2db      	uxtb	r3, r3
 8003960:	2b01      	cmp	r3, #1
 8003962:	d10c      	bne.n	800397e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	695b      	ldr	r3, [r3, #20]
 800396a:	43da      	mvns	r2, r3
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	4013      	ands	r3, r2
 8003970:	b29b      	uxth	r3, r3
 8003972:	2b00      	cmp	r3, #0
 8003974:	bf14      	ite	ne
 8003976:	2301      	movne	r3, #1
 8003978:	2300      	moveq	r3, #0
 800397a:	b2db      	uxtb	r3, r3
 800397c:	e00b      	b.n	8003996 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	43da      	mvns	r2, r3
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	4013      	ands	r3, r2
 800398a:	b29b      	uxth	r3, r3
 800398c:	2b00      	cmp	r3, #0
 800398e:	bf14      	ite	ne
 8003990:	2301      	movne	r3, #1
 8003992:	2300      	moveq	r3, #0
 8003994:	b2db      	uxtb	r3, r3
 8003996:	2b00      	cmp	r3, #0
 8003998:	d016      	beq.n	80039c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2200      	movs	r2, #0
 800399e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2220      	movs	r2, #32
 80039a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b4:	f043 0220 	orr.w	r2, r3, #32
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e021      	b.n	8003a0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	0c1b      	lsrs	r3, r3, #16
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d10c      	bne.n	80039ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	695b      	ldr	r3, [r3, #20]
 80039d8:	43da      	mvns	r2, r3
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	4013      	ands	r3, r2
 80039de:	b29b      	uxth	r3, r3
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	bf14      	ite	ne
 80039e4:	2301      	movne	r3, #1
 80039e6:	2300      	moveq	r3, #0
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	e00b      	b.n	8003a04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	699b      	ldr	r3, [r3, #24]
 80039f2:	43da      	mvns	r2, r3
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	4013      	ands	r3, r2
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	bf14      	ite	ne
 80039fe:	2301      	movne	r3, #1
 8003a00:	2300      	moveq	r3, #0
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	f47f af6d 	bne.w	80038e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3710      	adds	r7, #16
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a20:	e034      	b.n	8003a8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f000 f8e3 	bl	8003bee <I2C_IsAcknowledgeFailed>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e034      	b.n	8003a9c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a38:	d028      	beq.n	8003a8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a3a:	f7fe fd01 	bl	8002440 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	68ba      	ldr	r2, [r7, #8]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d302      	bcc.n	8003a50 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d11d      	bne.n	8003a8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	695b      	ldr	r3, [r3, #20]
 8003a56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a5a:	2b80      	cmp	r3, #128	@ 0x80
 8003a5c:	d016      	beq.n	8003a8c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2220      	movs	r2, #32
 8003a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a78:	f043 0220 	orr.w	r2, r3, #32
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e007      	b.n	8003a9c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a96:	2b80      	cmp	r3, #128	@ 0x80
 8003a98:	d1c3      	bne.n	8003a22 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a9a:	2300      	movs	r3, #0
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3710      	adds	r7, #16
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ab0:	e034      	b.n	8003b1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ab2:	68f8      	ldr	r0, [r7, #12]
 8003ab4:	f000 f89b 	bl	8003bee <I2C_IsAcknowledgeFailed>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d001      	beq.n	8003ac2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e034      	b.n	8003b2c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ac8:	d028      	beq.n	8003b1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aca:	f7fe fcb9 	bl	8002440 <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	68ba      	ldr	r2, [r7, #8]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d302      	bcc.n	8003ae0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d11d      	bne.n	8003b1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	f003 0304 	and.w	r3, r3, #4
 8003aea:	2b04      	cmp	r3, #4
 8003aec:	d016      	beq.n	8003b1c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2200      	movs	r2, #0
 8003af2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2220      	movs	r2, #32
 8003af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b08:	f043 0220 	orr.w	r2, r3, #32
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e007      	b.n	8003b2c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	f003 0304 	and.w	r3, r3, #4
 8003b26:	2b04      	cmp	r3, #4
 8003b28:	d1c3      	bne.n	8003ab2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b2a:	2300      	movs	r3, #0
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3710      	adds	r7, #16
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b084      	sub	sp, #16
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b40:	e049      	b.n	8003bd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	695b      	ldr	r3, [r3, #20]
 8003b48:	f003 0310 	and.w	r3, r3, #16
 8003b4c:	2b10      	cmp	r3, #16
 8003b4e:	d119      	bne.n	8003b84 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f06f 0210 	mvn.w	r2, #16
 8003b58:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2220      	movs	r2, #32
 8003b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e030      	b.n	8003be6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b84:	f7fe fc5c 	bl	8002440 <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	68ba      	ldr	r2, [r7, #8]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d302      	bcc.n	8003b9a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d11d      	bne.n	8003bd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	695b      	ldr	r3, [r3, #20]
 8003ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ba4:	2b40      	cmp	r3, #64	@ 0x40
 8003ba6:	d016      	beq.n	8003bd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2200      	movs	r2, #0
 8003bac:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2220      	movs	r2, #32
 8003bb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc2:	f043 0220 	orr.w	r2, r3, #32
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e007      	b.n	8003be6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	695b      	ldr	r3, [r3, #20]
 8003bdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003be0:	2b40      	cmp	r3, #64	@ 0x40
 8003be2:	d1ae      	bne.n	8003b42 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003bee:	b480      	push	{r7}
 8003bf0:	b083      	sub	sp, #12
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c04:	d11b      	bne.n	8003c3e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c0e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2220      	movs	r2, #32
 8003c1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2a:	f043 0204 	orr.w	r2, r3, #4
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e000      	b.n	8003c40 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	370c      	adds	r7, #12
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr

08003c4c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b086      	sub	sp, #24
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d101      	bne.n	8003c5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e267      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0301 	and.w	r3, r3, #1
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d075      	beq.n	8003d56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003c6a:	4b88      	ldr	r3, [pc, #544]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f003 030c 	and.w	r3, r3, #12
 8003c72:	2b04      	cmp	r3, #4
 8003c74:	d00c      	beq.n	8003c90 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c76:	4b85      	ldr	r3, [pc, #532]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003c7e:	2b08      	cmp	r3, #8
 8003c80:	d112      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c82:	4b82      	ldr	r3, [pc, #520]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c8e:	d10b      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c90:	4b7e      	ldr	r3, [pc, #504]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d05b      	beq.n	8003d54 <HAL_RCC_OscConfig+0x108>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d157      	bne.n	8003d54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e242      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cb0:	d106      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x74>
 8003cb2:	4b76      	ldr	r3, [pc, #472]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a75      	ldr	r2, [pc, #468]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003cb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cbc:	6013      	str	r3, [r2, #0]
 8003cbe:	e01d      	b.n	8003cfc <HAL_RCC_OscConfig+0xb0>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cc8:	d10c      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x98>
 8003cca:	4b70      	ldr	r3, [pc, #448]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a6f      	ldr	r2, [pc, #444]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003cd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cd4:	6013      	str	r3, [r2, #0]
 8003cd6:	4b6d      	ldr	r3, [pc, #436]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a6c      	ldr	r2, [pc, #432]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003cdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ce0:	6013      	str	r3, [r2, #0]
 8003ce2:	e00b      	b.n	8003cfc <HAL_RCC_OscConfig+0xb0>
 8003ce4:	4b69      	ldr	r3, [pc, #420]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a68      	ldr	r2, [pc, #416]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003cea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cee:	6013      	str	r3, [r2, #0]
 8003cf0:	4b66      	ldr	r3, [pc, #408]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a65      	ldr	r2, [pc, #404]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003cf6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003cfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d013      	beq.n	8003d2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d04:	f7fe fb9c 	bl	8002440 <HAL_GetTick>
 8003d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d0a:	e008      	b.n	8003d1e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d0c:	f7fe fb98 	bl	8002440 <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	2b64      	cmp	r3, #100	@ 0x64
 8003d18:	d901      	bls.n	8003d1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e207      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d1e:	4b5b      	ldr	r3, [pc, #364]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d0f0      	beq.n	8003d0c <HAL_RCC_OscConfig+0xc0>
 8003d2a:	e014      	b.n	8003d56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d2c:	f7fe fb88 	bl	8002440 <HAL_GetTick>
 8003d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d32:	e008      	b.n	8003d46 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d34:	f7fe fb84 	bl	8002440 <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	2b64      	cmp	r3, #100	@ 0x64
 8003d40:	d901      	bls.n	8003d46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e1f3      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d46:	4b51      	ldr	r3, [pc, #324]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1f0      	bne.n	8003d34 <HAL_RCC_OscConfig+0xe8>
 8003d52:	e000      	b.n	8003d56 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d063      	beq.n	8003e2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003d62:	4b4a      	ldr	r3, [pc, #296]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	f003 030c 	and.w	r3, r3, #12
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00b      	beq.n	8003d86 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d6e:	4b47      	ldr	r3, [pc, #284]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003d76:	2b08      	cmp	r3, #8
 8003d78:	d11c      	bne.n	8003db4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d7a:	4b44      	ldr	r3, [pc, #272]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d116      	bne.n	8003db4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d86:	4b41      	ldr	r3, [pc, #260]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0302 	and.w	r3, r3, #2
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d005      	beq.n	8003d9e <HAL_RCC_OscConfig+0x152>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d001      	beq.n	8003d9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e1c7      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d9e:	4b3b      	ldr	r3, [pc, #236]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	00db      	lsls	r3, r3, #3
 8003dac:	4937      	ldr	r1, [pc, #220]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003db2:	e03a      	b.n	8003e2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d020      	beq.n	8003dfe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003dbc:	4b34      	ldr	r3, [pc, #208]	@ (8003e90 <HAL_RCC_OscConfig+0x244>)
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc2:	f7fe fb3d 	bl	8002440 <HAL_GetTick>
 8003dc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dc8:	e008      	b.n	8003ddc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dca:	f7fe fb39 	bl	8002440 <HAL_GetTick>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	1ad3      	subs	r3, r2, r3
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	d901      	bls.n	8003ddc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003dd8:	2303      	movs	r3, #3
 8003dda:	e1a8      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ddc:	4b2b      	ldr	r3, [pc, #172]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0302 	and.w	r3, r3, #2
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d0f0      	beq.n	8003dca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003de8:	4b28      	ldr	r3, [pc, #160]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	00db      	lsls	r3, r3, #3
 8003df6:	4925      	ldr	r1, [pc, #148]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	600b      	str	r3, [r1, #0]
 8003dfc:	e015      	b.n	8003e2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dfe:	4b24      	ldr	r3, [pc, #144]	@ (8003e90 <HAL_RCC_OscConfig+0x244>)
 8003e00:	2200      	movs	r2, #0
 8003e02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e04:	f7fe fb1c 	bl	8002440 <HAL_GetTick>
 8003e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e0a:	e008      	b.n	8003e1e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e0c:	f7fe fb18 	bl	8002440 <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d901      	bls.n	8003e1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e187      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e1e:	4b1b      	ldr	r3, [pc, #108]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0302 	and.w	r3, r3, #2
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d1f0      	bne.n	8003e0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 0308 	and.w	r3, r3, #8
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d036      	beq.n	8003ea4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d016      	beq.n	8003e6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e3e:	4b15      	ldr	r3, [pc, #84]	@ (8003e94 <HAL_RCC_OscConfig+0x248>)
 8003e40:	2201      	movs	r2, #1
 8003e42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e44:	f7fe fafc 	bl	8002440 <HAL_GetTick>
 8003e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e4a:	e008      	b.n	8003e5e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e4c:	f7fe faf8 	bl	8002440 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d901      	bls.n	8003e5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e167      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8003e8c <HAL_RCC_OscConfig+0x240>)
 8003e60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e62:	f003 0302 	and.w	r3, r3, #2
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d0f0      	beq.n	8003e4c <HAL_RCC_OscConfig+0x200>
 8003e6a:	e01b      	b.n	8003ea4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e6c:	4b09      	ldr	r3, [pc, #36]	@ (8003e94 <HAL_RCC_OscConfig+0x248>)
 8003e6e:	2200      	movs	r2, #0
 8003e70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e72:	f7fe fae5 	bl	8002440 <HAL_GetTick>
 8003e76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e78:	e00e      	b.n	8003e98 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e7a:	f7fe fae1 	bl	8002440 <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d907      	bls.n	8003e98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	e150      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
 8003e8c:	40023800 	.word	0x40023800
 8003e90:	42470000 	.word	0x42470000
 8003e94:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e98:	4b88      	ldr	r3, [pc, #544]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003e9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e9c:	f003 0302 	and.w	r3, r3, #2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1ea      	bne.n	8003e7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0304 	and.w	r3, r3, #4
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	f000 8097 	beq.w	8003fe0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eb6:	4b81      	ldr	r3, [pc, #516]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d10f      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	60bb      	str	r3, [r7, #8]
 8003ec6:	4b7d      	ldr	r3, [pc, #500]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eca:	4a7c      	ldr	r2, [pc, #496]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003ecc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ed0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ed2:	4b7a      	ldr	r3, [pc, #488]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eda:	60bb      	str	r3, [r7, #8]
 8003edc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ee2:	4b77      	ldr	r3, [pc, #476]	@ (80040c0 <HAL_RCC_OscConfig+0x474>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d118      	bne.n	8003f20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003eee:	4b74      	ldr	r3, [pc, #464]	@ (80040c0 <HAL_RCC_OscConfig+0x474>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a73      	ldr	r2, [pc, #460]	@ (80040c0 <HAL_RCC_OscConfig+0x474>)
 8003ef4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ef8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003efa:	f7fe faa1 	bl	8002440 <HAL_GetTick>
 8003efe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f00:	e008      	b.n	8003f14 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f02:	f7fe fa9d 	bl	8002440 <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	2b02      	cmp	r3, #2
 8003f0e:	d901      	bls.n	8003f14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e10c      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f14:	4b6a      	ldr	r3, [pc, #424]	@ (80040c0 <HAL_RCC_OscConfig+0x474>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d0f0      	beq.n	8003f02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d106      	bne.n	8003f36 <HAL_RCC_OscConfig+0x2ea>
 8003f28:	4b64      	ldr	r3, [pc, #400]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003f2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f2c:	4a63      	ldr	r2, [pc, #396]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003f2e:	f043 0301 	orr.w	r3, r3, #1
 8003f32:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f34:	e01c      	b.n	8003f70 <HAL_RCC_OscConfig+0x324>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	2b05      	cmp	r3, #5
 8003f3c:	d10c      	bne.n	8003f58 <HAL_RCC_OscConfig+0x30c>
 8003f3e:	4b5f      	ldr	r3, [pc, #380]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003f40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f42:	4a5e      	ldr	r2, [pc, #376]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003f44:	f043 0304 	orr.w	r3, r3, #4
 8003f48:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f4a:	4b5c      	ldr	r3, [pc, #368]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f4e:	4a5b      	ldr	r2, [pc, #364]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003f50:	f043 0301 	orr.w	r3, r3, #1
 8003f54:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f56:	e00b      	b.n	8003f70 <HAL_RCC_OscConfig+0x324>
 8003f58:	4b58      	ldr	r3, [pc, #352]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003f5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f5c:	4a57      	ldr	r2, [pc, #348]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003f5e:	f023 0301 	bic.w	r3, r3, #1
 8003f62:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f64:	4b55      	ldr	r3, [pc, #340]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003f66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f68:	4a54      	ldr	r2, [pc, #336]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003f6a:	f023 0304 	bic.w	r3, r3, #4
 8003f6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d015      	beq.n	8003fa4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f78:	f7fe fa62 	bl	8002440 <HAL_GetTick>
 8003f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f7e:	e00a      	b.n	8003f96 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f80:	f7fe fa5e 	bl	8002440 <HAL_GetTick>
 8003f84:	4602      	mov	r2, r0
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d901      	bls.n	8003f96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e0cb      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f96:	4b49      	ldr	r3, [pc, #292]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f9a:	f003 0302 	and.w	r3, r3, #2
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d0ee      	beq.n	8003f80 <HAL_RCC_OscConfig+0x334>
 8003fa2:	e014      	b.n	8003fce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fa4:	f7fe fa4c 	bl	8002440 <HAL_GetTick>
 8003fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003faa:	e00a      	b.n	8003fc2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fac:	f7fe fa48 	bl	8002440 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e0b5      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fc2:	4b3e      	ldr	r3, [pc, #248]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1ee      	bne.n	8003fac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003fce:	7dfb      	ldrb	r3, [r7, #23]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d105      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fd4:	4b39      	ldr	r3, [pc, #228]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd8:	4a38      	ldr	r2, [pc, #224]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003fda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fde:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	699b      	ldr	r3, [r3, #24]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	f000 80a1 	beq.w	800412c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fea:	4b34      	ldr	r3, [pc, #208]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	f003 030c 	and.w	r3, r3, #12
 8003ff2:	2b08      	cmp	r3, #8
 8003ff4:	d05c      	beq.n	80040b0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	699b      	ldr	r3, [r3, #24]
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d141      	bne.n	8004082 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ffe:	4b31      	ldr	r3, [pc, #196]	@ (80040c4 <HAL_RCC_OscConfig+0x478>)
 8004000:	2200      	movs	r2, #0
 8004002:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004004:	f7fe fa1c 	bl	8002440 <HAL_GetTick>
 8004008:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800400a:	e008      	b.n	800401e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800400c:	f7fe fa18 	bl	8002440 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	2b02      	cmp	r3, #2
 8004018:	d901      	bls.n	800401e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e087      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800401e:	4b27      	ldr	r3, [pc, #156]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1f0      	bne.n	800400c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	69da      	ldr	r2, [r3, #28]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a1b      	ldr	r3, [r3, #32]
 8004032:	431a      	orrs	r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004038:	019b      	lsls	r3, r3, #6
 800403a:	431a      	orrs	r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004040:	085b      	lsrs	r3, r3, #1
 8004042:	3b01      	subs	r3, #1
 8004044:	041b      	lsls	r3, r3, #16
 8004046:	431a      	orrs	r2, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800404c:	061b      	lsls	r3, r3, #24
 800404e:	491b      	ldr	r1, [pc, #108]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8004050:	4313      	orrs	r3, r2
 8004052:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004054:	4b1b      	ldr	r3, [pc, #108]	@ (80040c4 <HAL_RCC_OscConfig+0x478>)
 8004056:	2201      	movs	r2, #1
 8004058:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800405a:	f7fe f9f1 	bl	8002440 <HAL_GetTick>
 800405e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004060:	e008      	b.n	8004074 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004062:	f7fe f9ed 	bl	8002440 <HAL_GetTick>
 8004066:	4602      	mov	r2, r0
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	2b02      	cmp	r3, #2
 800406e:	d901      	bls.n	8004074 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e05c      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004074:	4b11      	ldr	r3, [pc, #68]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d0f0      	beq.n	8004062 <HAL_RCC_OscConfig+0x416>
 8004080:	e054      	b.n	800412c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004082:	4b10      	ldr	r3, [pc, #64]	@ (80040c4 <HAL_RCC_OscConfig+0x478>)
 8004084:	2200      	movs	r2, #0
 8004086:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004088:	f7fe f9da 	bl	8002440 <HAL_GetTick>
 800408c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800408e:	e008      	b.n	80040a2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004090:	f7fe f9d6 	bl	8002440 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	2b02      	cmp	r3, #2
 800409c:	d901      	bls.n	80040a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	e045      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040a2:	4b06      	ldr	r3, [pc, #24]	@ (80040bc <HAL_RCC_OscConfig+0x470>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d1f0      	bne.n	8004090 <HAL_RCC_OscConfig+0x444>
 80040ae:	e03d      	b.n	800412c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d107      	bne.n	80040c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e038      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
 80040bc:	40023800 	.word	0x40023800
 80040c0:	40007000 	.word	0x40007000
 80040c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004138 <HAL_RCC_OscConfig+0x4ec>)
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	699b      	ldr	r3, [r3, #24]
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d028      	beq.n	8004128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d121      	bne.n	8004128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d11a      	bne.n	8004128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80040f8:	4013      	ands	r3, r2
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80040fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004100:	4293      	cmp	r3, r2
 8004102:	d111      	bne.n	8004128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800410e:	085b      	lsrs	r3, r3, #1
 8004110:	3b01      	subs	r3, #1
 8004112:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004114:	429a      	cmp	r2, r3
 8004116:	d107      	bne.n	8004128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004122:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004124:	429a      	cmp	r2, r3
 8004126:	d001      	beq.n	800412c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e000      	b.n	800412e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800412c:	2300      	movs	r3, #0
}
 800412e:	4618      	mov	r0, r3
 8004130:	3718      	adds	r7, #24
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	40023800 	.word	0x40023800

0800413c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d101      	bne.n	8004150 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e0cc      	b.n	80042ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004150:	4b68      	ldr	r3, [pc, #416]	@ (80042f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 0307 	and.w	r3, r3, #7
 8004158:	683a      	ldr	r2, [r7, #0]
 800415a:	429a      	cmp	r2, r3
 800415c:	d90c      	bls.n	8004178 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800415e:	4b65      	ldr	r3, [pc, #404]	@ (80042f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004160:	683a      	ldr	r2, [r7, #0]
 8004162:	b2d2      	uxtb	r2, r2
 8004164:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004166:	4b63      	ldr	r3, [pc, #396]	@ (80042f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0307 	and.w	r3, r3, #7
 800416e:	683a      	ldr	r2, [r7, #0]
 8004170:	429a      	cmp	r2, r3
 8004172:	d001      	beq.n	8004178 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e0b8      	b.n	80042ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	2b00      	cmp	r3, #0
 8004182:	d020      	beq.n	80041c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0304 	and.w	r3, r3, #4
 800418c:	2b00      	cmp	r3, #0
 800418e:	d005      	beq.n	800419c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004190:	4b59      	ldr	r3, [pc, #356]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	4a58      	ldr	r2, [pc, #352]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004196:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800419a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0308 	and.w	r3, r3, #8
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d005      	beq.n	80041b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041a8:	4b53      	ldr	r3, [pc, #332]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	4a52      	ldr	r2, [pc, #328]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 80041ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80041b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041b4:	4b50      	ldr	r3, [pc, #320]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	494d      	ldr	r1, [pc, #308]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0301 	and.w	r3, r3, #1
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d044      	beq.n	800425c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d107      	bne.n	80041ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041da:	4b47      	ldr	r3, [pc, #284]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d119      	bne.n	800421a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e07f      	b.n	80042ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d003      	beq.n	80041fa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041f6:	2b03      	cmp	r3, #3
 80041f8:	d107      	bne.n	800420a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041fa:	4b3f      	ldr	r3, [pc, #252]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004202:	2b00      	cmp	r3, #0
 8004204:	d109      	bne.n	800421a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e06f      	b.n	80042ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800420a:	4b3b      	ldr	r3, [pc, #236]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0302 	and.w	r3, r3, #2
 8004212:	2b00      	cmp	r3, #0
 8004214:	d101      	bne.n	800421a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e067      	b.n	80042ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800421a:	4b37      	ldr	r3, [pc, #220]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	f023 0203 	bic.w	r2, r3, #3
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	4934      	ldr	r1, [pc, #208]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004228:	4313      	orrs	r3, r2
 800422a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800422c:	f7fe f908 	bl	8002440 <HAL_GetTick>
 8004230:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004232:	e00a      	b.n	800424a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004234:	f7fe f904 	bl	8002440 <HAL_GetTick>
 8004238:	4602      	mov	r2, r0
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004242:	4293      	cmp	r3, r2
 8004244:	d901      	bls.n	800424a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e04f      	b.n	80042ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800424a:	4b2b      	ldr	r3, [pc, #172]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	f003 020c 	and.w	r2, r3, #12
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	429a      	cmp	r2, r3
 800425a:	d1eb      	bne.n	8004234 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800425c:	4b25      	ldr	r3, [pc, #148]	@ (80042f4 <HAL_RCC_ClockConfig+0x1b8>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 0307 	and.w	r3, r3, #7
 8004264:	683a      	ldr	r2, [r7, #0]
 8004266:	429a      	cmp	r2, r3
 8004268:	d20c      	bcs.n	8004284 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800426a:	4b22      	ldr	r3, [pc, #136]	@ (80042f4 <HAL_RCC_ClockConfig+0x1b8>)
 800426c:	683a      	ldr	r2, [r7, #0]
 800426e:	b2d2      	uxtb	r2, r2
 8004270:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004272:	4b20      	ldr	r3, [pc, #128]	@ (80042f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 0307 	and.w	r3, r3, #7
 800427a:	683a      	ldr	r2, [r7, #0]
 800427c:	429a      	cmp	r2, r3
 800427e:	d001      	beq.n	8004284 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e032      	b.n	80042ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 0304 	and.w	r3, r3, #4
 800428c:	2b00      	cmp	r3, #0
 800428e:	d008      	beq.n	80042a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004290:	4b19      	ldr	r3, [pc, #100]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	68db      	ldr	r3, [r3, #12]
 800429c:	4916      	ldr	r1, [pc, #88]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0308 	and.w	r3, r3, #8
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d009      	beq.n	80042c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042ae:	4b12      	ldr	r3, [pc, #72]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	691b      	ldr	r3, [r3, #16]
 80042ba:	00db      	lsls	r3, r3, #3
 80042bc:	490e      	ldr	r1, [pc, #56]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 80042be:	4313      	orrs	r3, r2
 80042c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80042c2:	f000 f821 	bl	8004308 <HAL_RCC_GetSysClockFreq>
 80042c6:	4602      	mov	r2, r0
 80042c8:	4b0b      	ldr	r3, [pc, #44]	@ (80042f8 <HAL_RCC_ClockConfig+0x1bc>)
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	091b      	lsrs	r3, r3, #4
 80042ce:	f003 030f 	and.w	r3, r3, #15
 80042d2:	490a      	ldr	r1, [pc, #40]	@ (80042fc <HAL_RCC_ClockConfig+0x1c0>)
 80042d4:	5ccb      	ldrb	r3, [r1, r3]
 80042d6:	fa22 f303 	lsr.w	r3, r2, r3
 80042da:	4a09      	ldr	r2, [pc, #36]	@ (8004300 <HAL_RCC_ClockConfig+0x1c4>)
 80042dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80042de:	4b09      	ldr	r3, [pc, #36]	@ (8004304 <HAL_RCC_ClockConfig+0x1c8>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4618      	mov	r0, r3
 80042e4:	f7fe f868 	bl	80023b8 <HAL_InitTick>

  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	40023c00 	.word	0x40023c00
 80042f8:	40023800 	.word	0x40023800
 80042fc:	0800b7ec 	.word	0x0800b7ec
 8004300:	20000010 	.word	0x20000010
 8004304:	20000014 	.word	0x20000014

08004308 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800430c:	b094      	sub	sp, #80	@ 0x50
 800430e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004310:	2300      	movs	r3, #0
 8004312:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004314:	2300      	movs	r3, #0
 8004316:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004318:	2300      	movs	r3, #0
 800431a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800431c:	2300      	movs	r3, #0
 800431e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004320:	4b79      	ldr	r3, [pc, #484]	@ (8004508 <HAL_RCC_GetSysClockFreq+0x200>)
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	f003 030c 	and.w	r3, r3, #12
 8004328:	2b08      	cmp	r3, #8
 800432a:	d00d      	beq.n	8004348 <HAL_RCC_GetSysClockFreq+0x40>
 800432c:	2b08      	cmp	r3, #8
 800432e:	f200 80e1 	bhi.w	80044f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004332:	2b00      	cmp	r3, #0
 8004334:	d002      	beq.n	800433c <HAL_RCC_GetSysClockFreq+0x34>
 8004336:	2b04      	cmp	r3, #4
 8004338:	d003      	beq.n	8004342 <HAL_RCC_GetSysClockFreq+0x3a>
 800433a:	e0db      	b.n	80044f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800433c:	4b73      	ldr	r3, [pc, #460]	@ (800450c <HAL_RCC_GetSysClockFreq+0x204>)
 800433e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004340:	e0db      	b.n	80044fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004342:	4b73      	ldr	r3, [pc, #460]	@ (8004510 <HAL_RCC_GetSysClockFreq+0x208>)
 8004344:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004346:	e0d8      	b.n	80044fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004348:	4b6f      	ldr	r3, [pc, #444]	@ (8004508 <HAL_RCC_GetSysClockFreq+0x200>)
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004350:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004352:	4b6d      	ldr	r3, [pc, #436]	@ (8004508 <HAL_RCC_GetSysClockFreq+0x200>)
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d063      	beq.n	8004426 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800435e:	4b6a      	ldr	r3, [pc, #424]	@ (8004508 <HAL_RCC_GetSysClockFreq+0x200>)
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	099b      	lsrs	r3, r3, #6
 8004364:	2200      	movs	r2, #0
 8004366:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004368:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800436a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800436c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004370:	633b      	str	r3, [r7, #48]	@ 0x30
 8004372:	2300      	movs	r3, #0
 8004374:	637b      	str	r3, [r7, #52]	@ 0x34
 8004376:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800437a:	4622      	mov	r2, r4
 800437c:	462b      	mov	r3, r5
 800437e:	f04f 0000 	mov.w	r0, #0
 8004382:	f04f 0100 	mov.w	r1, #0
 8004386:	0159      	lsls	r1, r3, #5
 8004388:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800438c:	0150      	lsls	r0, r2, #5
 800438e:	4602      	mov	r2, r0
 8004390:	460b      	mov	r3, r1
 8004392:	4621      	mov	r1, r4
 8004394:	1a51      	subs	r1, r2, r1
 8004396:	6139      	str	r1, [r7, #16]
 8004398:	4629      	mov	r1, r5
 800439a:	eb63 0301 	sbc.w	r3, r3, r1
 800439e:	617b      	str	r3, [r7, #20]
 80043a0:	f04f 0200 	mov.w	r2, #0
 80043a4:	f04f 0300 	mov.w	r3, #0
 80043a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043ac:	4659      	mov	r1, fp
 80043ae:	018b      	lsls	r3, r1, #6
 80043b0:	4651      	mov	r1, sl
 80043b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043b6:	4651      	mov	r1, sl
 80043b8:	018a      	lsls	r2, r1, #6
 80043ba:	4651      	mov	r1, sl
 80043bc:	ebb2 0801 	subs.w	r8, r2, r1
 80043c0:	4659      	mov	r1, fp
 80043c2:	eb63 0901 	sbc.w	r9, r3, r1
 80043c6:	f04f 0200 	mov.w	r2, #0
 80043ca:	f04f 0300 	mov.w	r3, #0
 80043ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80043d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80043da:	4690      	mov	r8, r2
 80043dc:	4699      	mov	r9, r3
 80043de:	4623      	mov	r3, r4
 80043e0:	eb18 0303 	adds.w	r3, r8, r3
 80043e4:	60bb      	str	r3, [r7, #8]
 80043e6:	462b      	mov	r3, r5
 80043e8:	eb49 0303 	adc.w	r3, r9, r3
 80043ec:	60fb      	str	r3, [r7, #12]
 80043ee:	f04f 0200 	mov.w	r2, #0
 80043f2:	f04f 0300 	mov.w	r3, #0
 80043f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80043fa:	4629      	mov	r1, r5
 80043fc:	024b      	lsls	r3, r1, #9
 80043fe:	4621      	mov	r1, r4
 8004400:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004404:	4621      	mov	r1, r4
 8004406:	024a      	lsls	r2, r1, #9
 8004408:	4610      	mov	r0, r2
 800440a:	4619      	mov	r1, r3
 800440c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800440e:	2200      	movs	r2, #0
 8004410:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004412:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004414:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004418:	f7fc fc3e 	bl	8000c98 <__aeabi_uldivmod>
 800441c:	4602      	mov	r2, r0
 800441e:	460b      	mov	r3, r1
 8004420:	4613      	mov	r3, r2
 8004422:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004424:	e058      	b.n	80044d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004426:	4b38      	ldr	r3, [pc, #224]	@ (8004508 <HAL_RCC_GetSysClockFreq+0x200>)
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	099b      	lsrs	r3, r3, #6
 800442c:	2200      	movs	r2, #0
 800442e:	4618      	mov	r0, r3
 8004430:	4611      	mov	r1, r2
 8004432:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004436:	623b      	str	r3, [r7, #32]
 8004438:	2300      	movs	r3, #0
 800443a:	627b      	str	r3, [r7, #36]	@ 0x24
 800443c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004440:	4642      	mov	r2, r8
 8004442:	464b      	mov	r3, r9
 8004444:	f04f 0000 	mov.w	r0, #0
 8004448:	f04f 0100 	mov.w	r1, #0
 800444c:	0159      	lsls	r1, r3, #5
 800444e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004452:	0150      	lsls	r0, r2, #5
 8004454:	4602      	mov	r2, r0
 8004456:	460b      	mov	r3, r1
 8004458:	4641      	mov	r1, r8
 800445a:	ebb2 0a01 	subs.w	sl, r2, r1
 800445e:	4649      	mov	r1, r9
 8004460:	eb63 0b01 	sbc.w	fp, r3, r1
 8004464:	f04f 0200 	mov.w	r2, #0
 8004468:	f04f 0300 	mov.w	r3, #0
 800446c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004470:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004474:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004478:	ebb2 040a 	subs.w	r4, r2, sl
 800447c:	eb63 050b 	sbc.w	r5, r3, fp
 8004480:	f04f 0200 	mov.w	r2, #0
 8004484:	f04f 0300 	mov.w	r3, #0
 8004488:	00eb      	lsls	r3, r5, #3
 800448a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800448e:	00e2      	lsls	r2, r4, #3
 8004490:	4614      	mov	r4, r2
 8004492:	461d      	mov	r5, r3
 8004494:	4643      	mov	r3, r8
 8004496:	18e3      	adds	r3, r4, r3
 8004498:	603b      	str	r3, [r7, #0]
 800449a:	464b      	mov	r3, r9
 800449c:	eb45 0303 	adc.w	r3, r5, r3
 80044a0:	607b      	str	r3, [r7, #4]
 80044a2:	f04f 0200 	mov.w	r2, #0
 80044a6:	f04f 0300 	mov.w	r3, #0
 80044aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044ae:	4629      	mov	r1, r5
 80044b0:	028b      	lsls	r3, r1, #10
 80044b2:	4621      	mov	r1, r4
 80044b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044b8:	4621      	mov	r1, r4
 80044ba:	028a      	lsls	r2, r1, #10
 80044bc:	4610      	mov	r0, r2
 80044be:	4619      	mov	r1, r3
 80044c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044c2:	2200      	movs	r2, #0
 80044c4:	61bb      	str	r3, [r7, #24]
 80044c6:	61fa      	str	r2, [r7, #28]
 80044c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044cc:	f7fc fbe4 	bl	8000c98 <__aeabi_uldivmod>
 80044d0:	4602      	mov	r2, r0
 80044d2:	460b      	mov	r3, r1
 80044d4:	4613      	mov	r3, r2
 80044d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80044d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004508 <HAL_RCC_GetSysClockFreq+0x200>)
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	0c1b      	lsrs	r3, r3, #16
 80044de:	f003 0303 	and.w	r3, r3, #3
 80044e2:	3301      	adds	r3, #1
 80044e4:	005b      	lsls	r3, r3, #1
 80044e6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80044e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80044ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80044f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044f2:	e002      	b.n	80044fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80044f4:	4b05      	ldr	r3, [pc, #20]	@ (800450c <HAL_RCC_GetSysClockFreq+0x204>)
 80044f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3750      	adds	r7, #80	@ 0x50
 8004500:	46bd      	mov	sp, r7
 8004502:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004506:	bf00      	nop
 8004508:	40023800 	.word	0x40023800
 800450c:	00f42400 	.word	0x00f42400
 8004510:	007a1200 	.word	0x007a1200

08004514 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004514:	b480      	push	{r7}
 8004516:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004518:	4b03      	ldr	r3, [pc, #12]	@ (8004528 <HAL_RCC_GetHCLKFreq+0x14>)
 800451a:	681b      	ldr	r3, [r3, #0]
}
 800451c:	4618      	mov	r0, r3
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr
 8004526:	bf00      	nop
 8004528:	20000010 	.word	0x20000010

0800452c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004530:	f7ff fff0 	bl	8004514 <HAL_RCC_GetHCLKFreq>
 8004534:	4602      	mov	r2, r0
 8004536:	4b05      	ldr	r3, [pc, #20]	@ (800454c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	0a9b      	lsrs	r3, r3, #10
 800453c:	f003 0307 	and.w	r3, r3, #7
 8004540:	4903      	ldr	r1, [pc, #12]	@ (8004550 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004542:	5ccb      	ldrb	r3, [r1, r3]
 8004544:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004548:	4618      	mov	r0, r3
 800454a:	bd80      	pop	{r7, pc}
 800454c:	40023800 	.word	0x40023800
 8004550:	0800b7fc 	.word	0x0800b7fc

08004554 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004558:	f7ff ffdc 	bl	8004514 <HAL_RCC_GetHCLKFreq>
 800455c:	4602      	mov	r2, r0
 800455e:	4b05      	ldr	r3, [pc, #20]	@ (8004574 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	0b5b      	lsrs	r3, r3, #13
 8004564:	f003 0307 	and.w	r3, r3, #7
 8004568:	4903      	ldr	r1, [pc, #12]	@ (8004578 <HAL_RCC_GetPCLK2Freq+0x24>)
 800456a:	5ccb      	ldrb	r3, [r1, r3]
 800456c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004570:	4618      	mov	r0, r3
 8004572:	bd80      	pop	{r7, pc}
 8004574:	40023800 	.word	0x40023800
 8004578:	0800b7fc 	.word	0x0800b7fc

0800457c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e041      	b.n	8004612 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d106      	bne.n	80045a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f7fd fe28 	bl	80021f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2202      	movs	r2, #2
 80045ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	3304      	adds	r3, #4
 80045b8:	4619      	mov	r1, r3
 80045ba:	4610      	mov	r0, r2
 80045bc:	f000 f958 	bl	8004870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	3708      	adds	r7, #8
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}
	...

0800461c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800462a:	b2db      	uxtb	r3, r3
 800462c:	2b01      	cmp	r3, #1
 800462e:	d001      	beq.n	8004634 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e044      	b.n	80046be <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2202      	movs	r2, #2
 8004638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68da      	ldr	r2, [r3, #12]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f042 0201 	orr.w	r2, r2, #1
 800464a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a1e      	ldr	r2, [pc, #120]	@ (80046cc <HAL_TIM_Base_Start_IT+0xb0>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d018      	beq.n	8004688 <HAL_TIM_Base_Start_IT+0x6c>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800465e:	d013      	beq.n	8004688 <HAL_TIM_Base_Start_IT+0x6c>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a1a      	ldr	r2, [pc, #104]	@ (80046d0 <HAL_TIM_Base_Start_IT+0xb4>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d00e      	beq.n	8004688 <HAL_TIM_Base_Start_IT+0x6c>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a19      	ldr	r2, [pc, #100]	@ (80046d4 <HAL_TIM_Base_Start_IT+0xb8>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d009      	beq.n	8004688 <HAL_TIM_Base_Start_IT+0x6c>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a17      	ldr	r2, [pc, #92]	@ (80046d8 <HAL_TIM_Base_Start_IT+0xbc>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d004      	beq.n	8004688 <HAL_TIM_Base_Start_IT+0x6c>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a16      	ldr	r2, [pc, #88]	@ (80046dc <HAL_TIM_Base_Start_IT+0xc0>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d111      	bne.n	80046ac <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f003 0307 	and.w	r3, r3, #7
 8004692:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2b06      	cmp	r3, #6
 8004698:	d010      	beq.n	80046bc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f042 0201 	orr.w	r2, r2, #1
 80046a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046aa:	e007      	b.n	80046bc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f042 0201 	orr.w	r2, r2, #1
 80046ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046bc:	2300      	movs	r3, #0
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3714      	adds	r7, #20
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop
 80046cc:	40010000 	.word	0x40010000
 80046d0:	40000400 	.word	0x40000400
 80046d4:	40000800 	.word	0x40000800
 80046d8:	40000c00 	.word	0x40000c00
 80046dc:	40014000 	.word	0x40014000

080046e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
 80046e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046ea:	2300      	movs	r3, #0
 80046ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d101      	bne.n	80046fc <HAL_TIM_ConfigClockSource+0x1c>
 80046f8:	2302      	movs	r3, #2
 80046fa:	e0b4      	b.n	8004866 <HAL_TIM_ConfigClockSource+0x186>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2202      	movs	r2, #2
 8004708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800471a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004722:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	68ba      	ldr	r2, [r7, #8]
 800472a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004734:	d03e      	beq.n	80047b4 <HAL_TIM_ConfigClockSource+0xd4>
 8004736:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800473a:	f200 8087 	bhi.w	800484c <HAL_TIM_ConfigClockSource+0x16c>
 800473e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004742:	f000 8086 	beq.w	8004852 <HAL_TIM_ConfigClockSource+0x172>
 8004746:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800474a:	d87f      	bhi.n	800484c <HAL_TIM_ConfigClockSource+0x16c>
 800474c:	2b70      	cmp	r3, #112	@ 0x70
 800474e:	d01a      	beq.n	8004786 <HAL_TIM_ConfigClockSource+0xa6>
 8004750:	2b70      	cmp	r3, #112	@ 0x70
 8004752:	d87b      	bhi.n	800484c <HAL_TIM_ConfigClockSource+0x16c>
 8004754:	2b60      	cmp	r3, #96	@ 0x60
 8004756:	d050      	beq.n	80047fa <HAL_TIM_ConfigClockSource+0x11a>
 8004758:	2b60      	cmp	r3, #96	@ 0x60
 800475a:	d877      	bhi.n	800484c <HAL_TIM_ConfigClockSource+0x16c>
 800475c:	2b50      	cmp	r3, #80	@ 0x50
 800475e:	d03c      	beq.n	80047da <HAL_TIM_ConfigClockSource+0xfa>
 8004760:	2b50      	cmp	r3, #80	@ 0x50
 8004762:	d873      	bhi.n	800484c <HAL_TIM_ConfigClockSource+0x16c>
 8004764:	2b40      	cmp	r3, #64	@ 0x40
 8004766:	d058      	beq.n	800481a <HAL_TIM_ConfigClockSource+0x13a>
 8004768:	2b40      	cmp	r3, #64	@ 0x40
 800476a:	d86f      	bhi.n	800484c <HAL_TIM_ConfigClockSource+0x16c>
 800476c:	2b30      	cmp	r3, #48	@ 0x30
 800476e:	d064      	beq.n	800483a <HAL_TIM_ConfigClockSource+0x15a>
 8004770:	2b30      	cmp	r3, #48	@ 0x30
 8004772:	d86b      	bhi.n	800484c <HAL_TIM_ConfigClockSource+0x16c>
 8004774:	2b20      	cmp	r3, #32
 8004776:	d060      	beq.n	800483a <HAL_TIM_ConfigClockSource+0x15a>
 8004778:	2b20      	cmp	r3, #32
 800477a:	d867      	bhi.n	800484c <HAL_TIM_ConfigClockSource+0x16c>
 800477c:	2b00      	cmp	r3, #0
 800477e:	d05c      	beq.n	800483a <HAL_TIM_ConfigClockSource+0x15a>
 8004780:	2b10      	cmp	r3, #16
 8004782:	d05a      	beq.n	800483a <HAL_TIM_ConfigClockSource+0x15a>
 8004784:	e062      	b.n	800484c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004796:	f000 f971 	bl	8004a7c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80047a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	68ba      	ldr	r2, [r7, #8]
 80047b0:	609a      	str	r2, [r3, #8]
      break;
 80047b2:	e04f      	b.n	8004854 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047c4:	f000 f95a 	bl	8004a7c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	689a      	ldr	r2, [r3, #8]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047d6:	609a      	str	r2, [r3, #8]
      break;
 80047d8:	e03c      	b.n	8004854 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047e6:	461a      	mov	r2, r3
 80047e8:	f000 f8ce 	bl	8004988 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2150      	movs	r1, #80	@ 0x50
 80047f2:	4618      	mov	r0, r3
 80047f4:	f000 f927 	bl	8004a46 <TIM_ITRx_SetConfig>
      break;
 80047f8:	e02c      	b.n	8004854 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004806:	461a      	mov	r2, r3
 8004808:	f000 f8ed 	bl	80049e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2160      	movs	r1, #96	@ 0x60
 8004812:	4618      	mov	r0, r3
 8004814:	f000 f917 	bl	8004a46 <TIM_ITRx_SetConfig>
      break;
 8004818:	e01c      	b.n	8004854 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004826:	461a      	mov	r2, r3
 8004828:	f000 f8ae 	bl	8004988 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2140      	movs	r1, #64	@ 0x40
 8004832:	4618      	mov	r0, r3
 8004834:	f000 f907 	bl	8004a46 <TIM_ITRx_SetConfig>
      break;
 8004838:	e00c      	b.n	8004854 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4619      	mov	r1, r3
 8004844:	4610      	mov	r0, r2
 8004846:	f000 f8fe 	bl	8004a46 <TIM_ITRx_SetConfig>
      break;
 800484a:	e003      	b.n	8004854 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	73fb      	strb	r3, [r7, #15]
      break;
 8004850:	e000      	b.n	8004854 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004852:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004864:	7bfb      	ldrb	r3, [r7, #15]
}
 8004866:	4618      	mov	r0, r3
 8004868:	3710      	adds	r7, #16
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
	...

08004870 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004870:	b480      	push	{r7}
 8004872:	b085      	sub	sp, #20
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
 8004878:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a3a      	ldr	r2, [pc, #232]	@ (800496c <TIM_Base_SetConfig+0xfc>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d00f      	beq.n	80048a8 <TIM_Base_SetConfig+0x38>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800488e:	d00b      	beq.n	80048a8 <TIM_Base_SetConfig+0x38>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a37      	ldr	r2, [pc, #220]	@ (8004970 <TIM_Base_SetConfig+0x100>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d007      	beq.n	80048a8 <TIM_Base_SetConfig+0x38>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a36      	ldr	r2, [pc, #216]	@ (8004974 <TIM_Base_SetConfig+0x104>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d003      	beq.n	80048a8 <TIM_Base_SetConfig+0x38>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a35      	ldr	r2, [pc, #212]	@ (8004978 <TIM_Base_SetConfig+0x108>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d108      	bne.n	80048ba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a2b      	ldr	r2, [pc, #172]	@ (800496c <TIM_Base_SetConfig+0xfc>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d01b      	beq.n	80048fa <TIM_Base_SetConfig+0x8a>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048c8:	d017      	beq.n	80048fa <TIM_Base_SetConfig+0x8a>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a28      	ldr	r2, [pc, #160]	@ (8004970 <TIM_Base_SetConfig+0x100>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d013      	beq.n	80048fa <TIM_Base_SetConfig+0x8a>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a27      	ldr	r2, [pc, #156]	@ (8004974 <TIM_Base_SetConfig+0x104>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d00f      	beq.n	80048fa <TIM_Base_SetConfig+0x8a>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a26      	ldr	r2, [pc, #152]	@ (8004978 <TIM_Base_SetConfig+0x108>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d00b      	beq.n	80048fa <TIM_Base_SetConfig+0x8a>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a25      	ldr	r2, [pc, #148]	@ (800497c <TIM_Base_SetConfig+0x10c>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d007      	beq.n	80048fa <TIM_Base_SetConfig+0x8a>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a24      	ldr	r2, [pc, #144]	@ (8004980 <TIM_Base_SetConfig+0x110>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d003      	beq.n	80048fa <TIM_Base_SetConfig+0x8a>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a23      	ldr	r2, [pc, #140]	@ (8004984 <TIM_Base_SetConfig+0x114>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d108      	bne.n	800490c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004900:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	4313      	orrs	r3, r2
 800490a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	695b      	ldr	r3, [r3, #20]
 8004916:	4313      	orrs	r3, r2
 8004918:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	68fa      	ldr	r2, [r7, #12]
 800491e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	689a      	ldr	r2, [r3, #8]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a0e      	ldr	r2, [pc, #56]	@ (800496c <TIM_Base_SetConfig+0xfc>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d103      	bne.n	8004940 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	691a      	ldr	r2, [r3, #16]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	691b      	ldr	r3, [r3, #16]
 800494a:	f003 0301 	and.w	r3, r3, #1
 800494e:	2b01      	cmp	r3, #1
 8004950:	d105      	bne.n	800495e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	691b      	ldr	r3, [r3, #16]
 8004956:	f023 0201 	bic.w	r2, r3, #1
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	611a      	str	r2, [r3, #16]
  }
}
 800495e:	bf00      	nop
 8004960:	3714      	adds	r7, #20
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	40010000 	.word	0x40010000
 8004970:	40000400 	.word	0x40000400
 8004974:	40000800 	.word	0x40000800
 8004978:	40000c00 	.word	0x40000c00
 800497c:	40014000 	.word	0x40014000
 8004980:	40014400 	.word	0x40014400
 8004984:	40014800 	.word	0x40014800

08004988 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004988:	b480      	push	{r7}
 800498a:	b087      	sub	sp, #28
 800498c:	af00      	add	r7, sp, #0
 800498e:	60f8      	str	r0, [r7, #12]
 8004990:	60b9      	str	r1, [r7, #8]
 8004992:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6a1b      	ldr	r3, [r3, #32]
 8004998:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6a1b      	ldr	r3, [r3, #32]
 800499e:	f023 0201 	bic.w	r2, r3, #1
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	699b      	ldr	r3, [r3, #24]
 80049aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80049b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	011b      	lsls	r3, r3, #4
 80049b8:	693a      	ldr	r2, [r7, #16]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	f023 030a 	bic.w	r3, r3, #10
 80049c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	693a      	ldr	r2, [r7, #16]
 80049d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	697a      	ldr	r2, [r7, #20]
 80049d8:	621a      	str	r2, [r3, #32]
}
 80049da:	bf00      	nop
 80049dc:	371c      	adds	r7, #28
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr

080049e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049e6:	b480      	push	{r7}
 80049e8:	b087      	sub	sp, #28
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	60f8      	str	r0, [r7, #12]
 80049ee:	60b9      	str	r1, [r7, #8]
 80049f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6a1b      	ldr	r3, [r3, #32]
 80049f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6a1b      	ldr	r3, [r3, #32]
 80049fc:	f023 0210 	bic.w	r2, r3, #16
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004a10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	031b      	lsls	r3, r3, #12
 8004a16:	693a      	ldr	r2, [r7, #16]
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004a22:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	011b      	lsls	r3, r3, #4
 8004a28:	697a      	ldr	r2, [r7, #20]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	693a      	ldr	r2, [r7, #16]
 8004a32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	697a      	ldr	r2, [r7, #20]
 8004a38:	621a      	str	r2, [r3, #32]
}
 8004a3a:	bf00      	nop
 8004a3c:	371c      	adds	r7, #28
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr

08004a46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a46:	b480      	push	{r7}
 8004a48:	b085      	sub	sp, #20
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
 8004a4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a5e:	683a      	ldr	r2, [r7, #0]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	f043 0307 	orr.w	r3, r3, #7
 8004a68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	68fa      	ldr	r2, [r7, #12]
 8004a6e:	609a      	str	r2, [r3, #8]
}
 8004a70:	bf00      	nop
 8004a72:	3714      	adds	r7, #20
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr

08004a7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b087      	sub	sp, #28
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	60f8      	str	r0, [r7, #12]
 8004a84:	60b9      	str	r1, [r7, #8]
 8004a86:	607a      	str	r2, [r7, #4]
 8004a88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	021a      	lsls	r2, r3, #8
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	431a      	orrs	r2, r3
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	697a      	ldr	r2, [r7, #20]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	697a      	ldr	r2, [r7, #20]
 8004aae:	609a      	str	r2, [r3, #8]
}
 8004ab0:	bf00      	nop
 8004ab2:	371c      	adds	r7, #28
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr

08004abc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b085      	sub	sp, #20
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d101      	bne.n	8004ad4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ad0:	2302      	movs	r3, #2
 8004ad2:	e050      	b.n	8004b76 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2202      	movs	r2, #2
 8004ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004afa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	68fa      	ldr	r2, [r7, #12]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	68fa      	ldr	r2, [r7, #12]
 8004b0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a1c      	ldr	r2, [pc, #112]	@ (8004b84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d018      	beq.n	8004b4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b20:	d013      	beq.n	8004b4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a18      	ldr	r2, [pc, #96]	@ (8004b88 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d00e      	beq.n	8004b4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a16      	ldr	r2, [pc, #88]	@ (8004b8c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d009      	beq.n	8004b4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a15      	ldr	r2, [pc, #84]	@ (8004b90 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d004      	beq.n	8004b4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a13      	ldr	r2, [pc, #76]	@ (8004b94 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d10c      	bne.n	8004b64 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	68ba      	ldr	r2, [r7, #8]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	68ba      	ldr	r2, [r7, #8]
 8004b62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3714      	adds	r7, #20
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	40010000 	.word	0x40010000
 8004b88:	40000400 	.word	0x40000400
 8004b8c:	40000800 	.word	0x40000800
 8004b90:	40000c00 	.word	0x40000c00
 8004b94:	40014000 	.word	0x40014000

08004b98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b082      	sub	sp, #8
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d101      	bne.n	8004baa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e042      	b.n	8004c30 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d106      	bne.n	8004bc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f7fd fb66 	bl	8002290 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2224      	movs	r2, #36	@ 0x24
 8004bc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68da      	ldr	r2, [r3, #12]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004bda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 f973 	bl	8004ec8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	691a      	ldr	r2, [r3, #16]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004bf0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	695a      	ldr	r2, [r3, #20]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004c00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	68da      	ldr	r2, [r3, #12]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2220      	movs	r2, #32
 8004c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2220      	movs	r2, #32
 8004c24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3708      	adds	r7, #8
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b08a      	sub	sp, #40	@ 0x28
 8004c3c:	af02      	add	r7, sp, #8
 8004c3e:	60f8      	str	r0, [r7, #12]
 8004c40:	60b9      	str	r1, [r7, #8]
 8004c42:	603b      	str	r3, [r7, #0]
 8004c44:	4613      	mov	r3, r2
 8004c46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	2b20      	cmp	r3, #32
 8004c56:	d175      	bne.n	8004d44 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d002      	beq.n	8004c64 <HAL_UART_Transmit+0x2c>
 8004c5e:	88fb      	ldrh	r3, [r7, #6]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d101      	bne.n	8004c68 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	e06e      	b.n	8004d46 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2221      	movs	r2, #33	@ 0x21
 8004c72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c76:	f7fd fbe3 	bl	8002440 <HAL_GetTick>
 8004c7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	88fa      	ldrh	r2, [r7, #6]
 8004c80:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	88fa      	ldrh	r2, [r7, #6]
 8004c86:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c90:	d108      	bne.n	8004ca4 <HAL_UART_Transmit+0x6c>
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	691b      	ldr	r3, [r3, #16]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d104      	bne.n	8004ca4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	61bb      	str	r3, [r7, #24]
 8004ca2:	e003      	b.n	8004cac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004cac:	e02e      	b.n	8004d0c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	9300      	str	r3, [sp, #0]
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	2180      	movs	r1, #128	@ 0x80
 8004cb8:	68f8      	ldr	r0, [r7, #12]
 8004cba:	f000 f848 	bl	8004d4e <UART_WaitOnFlagUntilTimeout>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d005      	beq.n	8004cd0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2220      	movs	r2, #32
 8004cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004ccc:	2303      	movs	r3, #3
 8004cce:	e03a      	b.n	8004d46 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d10b      	bne.n	8004cee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	881b      	ldrh	r3, [r3, #0]
 8004cda:	461a      	mov	r2, r3
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ce4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	3302      	adds	r3, #2
 8004cea:	61bb      	str	r3, [r7, #24]
 8004cec:	e007      	b.n	8004cfe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	781a      	ldrb	r2, [r3, #0]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004cf8:	69fb      	ldr	r3, [r7, #28]
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	3b01      	subs	r3, #1
 8004d06:	b29a      	uxth	r2, r3
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d1cb      	bne.n	8004cae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	9300      	str	r3, [sp, #0]
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	2140      	movs	r1, #64	@ 0x40
 8004d20:	68f8      	ldr	r0, [r7, #12]
 8004d22:	f000 f814 	bl	8004d4e <UART_WaitOnFlagUntilTimeout>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d005      	beq.n	8004d38 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2220      	movs	r2, #32
 8004d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e006      	b.n	8004d46 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2220      	movs	r2, #32
 8004d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004d40:	2300      	movs	r3, #0
 8004d42:	e000      	b.n	8004d46 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004d44:	2302      	movs	r3, #2
  }
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3720      	adds	r7, #32
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}

08004d4e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004d4e:	b580      	push	{r7, lr}
 8004d50:	b086      	sub	sp, #24
 8004d52:	af00      	add	r7, sp, #0
 8004d54:	60f8      	str	r0, [r7, #12]
 8004d56:	60b9      	str	r1, [r7, #8]
 8004d58:	603b      	str	r3, [r7, #0]
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d5e:	e03b      	b.n	8004dd8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d60:	6a3b      	ldr	r3, [r7, #32]
 8004d62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d66:	d037      	beq.n	8004dd8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d68:	f7fd fb6a 	bl	8002440 <HAL_GetTick>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	1ad3      	subs	r3, r2, r3
 8004d72:	6a3a      	ldr	r2, [r7, #32]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d302      	bcc.n	8004d7e <UART_WaitOnFlagUntilTimeout+0x30>
 8004d78:	6a3b      	ldr	r3, [r7, #32]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d101      	bne.n	8004d82 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d7e:	2303      	movs	r3, #3
 8004d80:	e03a      	b.n	8004df8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	f003 0304 	and.w	r3, r3, #4
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d023      	beq.n	8004dd8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	2b80      	cmp	r3, #128	@ 0x80
 8004d94:	d020      	beq.n	8004dd8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	2b40      	cmp	r3, #64	@ 0x40
 8004d9a:	d01d      	beq.n	8004dd8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0308 	and.w	r3, r3, #8
 8004da6:	2b08      	cmp	r3, #8
 8004da8:	d116      	bne.n	8004dd8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004daa:	2300      	movs	r3, #0
 8004dac:	617b      	str	r3, [r7, #20]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	617b      	str	r3, [r7, #20]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	617b      	str	r3, [r7, #20]
 8004dbe:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004dc0:	68f8      	ldr	r0, [r7, #12]
 8004dc2:	f000 f81d 	bl	8004e00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2208      	movs	r2, #8
 8004dca:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e00f      	b.n	8004df8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	4013      	ands	r3, r2
 8004de2:	68ba      	ldr	r2, [r7, #8]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	bf0c      	ite	eq
 8004de8:	2301      	moveq	r3, #1
 8004dea:	2300      	movne	r3, #0
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	461a      	mov	r2, r3
 8004df0:	79fb      	ldrb	r3, [r7, #7]
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d0b4      	beq.n	8004d60 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004df6:	2300      	movs	r3, #0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3718      	adds	r7, #24
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b095      	sub	sp, #84	@ 0x54
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	330c      	adds	r3, #12
 8004e0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e12:	e853 3f00 	ldrex	r3, [r3]
 8004e16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	330c      	adds	r3, #12
 8004e26:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e28:	643a      	str	r2, [r7, #64]	@ 0x40
 8004e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e2c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e30:	e841 2300 	strex	r3, r2, [r1]
 8004e34:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d1e5      	bne.n	8004e08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	3314      	adds	r3, #20
 8004e42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e44:	6a3b      	ldr	r3, [r7, #32]
 8004e46:	e853 3f00 	ldrex	r3, [r3]
 8004e4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	f023 0301 	bic.w	r3, r3, #1
 8004e52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	3314      	adds	r3, #20
 8004e5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e64:	e841 2300 	strex	r3, r2, [r1]
 8004e68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d1e5      	bne.n	8004e3c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d119      	bne.n	8004eac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	330c      	adds	r3, #12
 8004e7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	e853 3f00 	ldrex	r3, [r3]
 8004e86:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	f023 0310 	bic.w	r3, r3, #16
 8004e8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	330c      	adds	r3, #12
 8004e96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e98:	61ba      	str	r2, [r7, #24]
 8004e9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e9c:	6979      	ldr	r1, [r7, #20]
 8004e9e:	69ba      	ldr	r2, [r7, #24]
 8004ea0:	e841 2300 	strex	r3, r2, [r1]
 8004ea4:	613b      	str	r3, [r7, #16]
   return(result);
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d1e5      	bne.n	8004e78 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2220      	movs	r2, #32
 8004eb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004eba:	bf00      	nop
 8004ebc:	3754      	adds	r7, #84	@ 0x54
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec4:	4770      	bx	lr
	...

08004ec8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ec8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ecc:	b0c0      	sub	sp, #256	@ 0x100
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	691b      	ldr	r3, [r3, #16]
 8004edc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ee4:	68d9      	ldr	r1, [r3, #12]
 8004ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	ea40 0301 	orr.w	r3, r0, r1
 8004ef0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004ef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ef6:	689a      	ldr	r2, [r3, #8]
 8004ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004efc:	691b      	ldr	r3, [r3, #16]
 8004efe:	431a      	orrs	r2, r3
 8004f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f04:	695b      	ldr	r3, [r3, #20]
 8004f06:	431a      	orrs	r2, r3
 8004f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f0c:	69db      	ldr	r3, [r3, #28]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004f20:	f021 010c 	bic.w	r1, r1, #12
 8004f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004f2e:	430b      	orrs	r3, r1
 8004f30:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	695b      	ldr	r3, [r3, #20]
 8004f3a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f42:	6999      	ldr	r1, [r3, #24]
 8004f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	ea40 0301 	orr.w	r3, r0, r1
 8004f4e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	4b8f      	ldr	r3, [pc, #572]	@ (8005194 <UART_SetConfig+0x2cc>)
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d005      	beq.n	8004f68 <UART_SetConfig+0xa0>
 8004f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	4b8d      	ldr	r3, [pc, #564]	@ (8005198 <UART_SetConfig+0x2d0>)
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d104      	bne.n	8004f72 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004f68:	f7ff faf4 	bl	8004554 <HAL_RCC_GetPCLK2Freq>
 8004f6c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004f70:	e003      	b.n	8004f7a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f72:	f7ff fadb 	bl	800452c <HAL_RCC_GetPCLK1Freq>
 8004f76:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f7e:	69db      	ldr	r3, [r3, #28]
 8004f80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f84:	f040 810c 	bne.w	80051a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004f92:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004f96:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004f9a:	4622      	mov	r2, r4
 8004f9c:	462b      	mov	r3, r5
 8004f9e:	1891      	adds	r1, r2, r2
 8004fa0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004fa2:	415b      	adcs	r3, r3
 8004fa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004fa6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004faa:	4621      	mov	r1, r4
 8004fac:	eb12 0801 	adds.w	r8, r2, r1
 8004fb0:	4629      	mov	r1, r5
 8004fb2:	eb43 0901 	adc.w	r9, r3, r1
 8004fb6:	f04f 0200 	mov.w	r2, #0
 8004fba:	f04f 0300 	mov.w	r3, #0
 8004fbe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004fc2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004fc6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004fca:	4690      	mov	r8, r2
 8004fcc:	4699      	mov	r9, r3
 8004fce:	4623      	mov	r3, r4
 8004fd0:	eb18 0303 	adds.w	r3, r8, r3
 8004fd4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004fd8:	462b      	mov	r3, r5
 8004fda:	eb49 0303 	adc.w	r3, r9, r3
 8004fde:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004fee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004ff2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	18db      	adds	r3, r3, r3
 8004ffa:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	eb42 0303 	adc.w	r3, r2, r3
 8005002:	657b      	str	r3, [r7, #84]	@ 0x54
 8005004:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005008:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800500c:	f7fb fe44 	bl	8000c98 <__aeabi_uldivmod>
 8005010:	4602      	mov	r2, r0
 8005012:	460b      	mov	r3, r1
 8005014:	4b61      	ldr	r3, [pc, #388]	@ (800519c <UART_SetConfig+0x2d4>)
 8005016:	fba3 2302 	umull	r2, r3, r3, r2
 800501a:	095b      	lsrs	r3, r3, #5
 800501c:	011c      	lsls	r4, r3, #4
 800501e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005022:	2200      	movs	r2, #0
 8005024:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005028:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800502c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005030:	4642      	mov	r2, r8
 8005032:	464b      	mov	r3, r9
 8005034:	1891      	adds	r1, r2, r2
 8005036:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005038:	415b      	adcs	r3, r3
 800503a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800503c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005040:	4641      	mov	r1, r8
 8005042:	eb12 0a01 	adds.w	sl, r2, r1
 8005046:	4649      	mov	r1, r9
 8005048:	eb43 0b01 	adc.w	fp, r3, r1
 800504c:	f04f 0200 	mov.w	r2, #0
 8005050:	f04f 0300 	mov.w	r3, #0
 8005054:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005058:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800505c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005060:	4692      	mov	sl, r2
 8005062:	469b      	mov	fp, r3
 8005064:	4643      	mov	r3, r8
 8005066:	eb1a 0303 	adds.w	r3, sl, r3
 800506a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800506e:	464b      	mov	r3, r9
 8005070:	eb4b 0303 	adc.w	r3, fp, r3
 8005074:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005084:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005088:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800508c:	460b      	mov	r3, r1
 800508e:	18db      	adds	r3, r3, r3
 8005090:	643b      	str	r3, [r7, #64]	@ 0x40
 8005092:	4613      	mov	r3, r2
 8005094:	eb42 0303 	adc.w	r3, r2, r3
 8005098:	647b      	str	r3, [r7, #68]	@ 0x44
 800509a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800509e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80050a2:	f7fb fdf9 	bl	8000c98 <__aeabi_uldivmod>
 80050a6:	4602      	mov	r2, r0
 80050a8:	460b      	mov	r3, r1
 80050aa:	4611      	mov	r1, r2
 80050ac:	4b3b      	ldr	r3, [pc, #236]	@ (800519c <UART_SetConfig+0x2d4>)
 80050ae:	fba3 2301 	umull	r2, r3, r3, r1
 80050b2:	095b      	lsrs	r3, r3, #5
 80050b4:	2264      	movs	r2, #100	@ 0x64
 80050b6:	fb02 f303 	mul.w	r3, r2, r3
 80050ba:	1acb      	subs	r3, r1, r3
 80050bc:	00db      	lsls	r3, r3, #3
 80050be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80050c2:	4b36      	ldr	r3, [pc, #216]	@ (800519c <UART_SetConfig+0x2d4>)
 80050c4:	fba3 2302 	umull	r2, r3, r3, r2
 80050c8:	095b      	lsrs	r3, r3, #5
 80050ca:	005b      	lsls	r3, r3, #1
 80050cc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80050d0:	441c      	add	r4, r3
 80050d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050d6:	2200      	movs	r2, #0
 80050d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80050dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80050e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80050e4:	4642      	mov	r2, r8
 80050e6:	464b      	mov	r3, r9
 80050e8:	1891      	adds	r1, r2, r2
 80050ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 80050ec:	415b      	adcs	r3, r3
 80050ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80050f4:	4641      	mov	r1, r8
 80050f6:	1851      	adds	r1, r2, r1
 80050f8:	6339      	str	r1, [r7, #48]	@ 0x30
 80050fa:	4649      	mov	r1, r9
 80050fc:	414b      	adcs	r3, r1
 80050fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005100:	f04f 0200 	mov.w	r2, #0
 8005104:	f04f 0300 	mov.w	r3, #0
 8005108:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800510c:	4659      	mov	r1, fp
 800510e:	00cb      	lsls	r3, r1, #3
 8005110:	4651      	mov	r1, sl
 8005112:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005116:	4651      	mov	r1, sl
 8005118:	00ca      	lsls	r2, r1, #3
 800511a:	4610      	mov	r0, r2
 800511c:	4619      	mov	r1, r3
 800511e:	4603      	mov	r3, r0
 8005120:	4642      	mov	r2, r8
 8005122:	189b      	adds	r3, r3, r2
 8005124:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005128:	464b      	mov	r3, r9
 800512a:	460a      	mov	r2, r1
 800512c:	eb42 0303 	adc.w	r3, r2, r3
 8005130:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005140:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005144:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005148:	460b      	mov	r3, r1
 800514a:	18db      	adds	r3, r3, r3
 800514c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800514e:	4613      	mov	r3, r2
 8005150:	eb42 0303 	adc.w	r3, r2, r3
 8005154:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005156:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800515a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800515e:	f7fb fd9b 	bl	8000c98 <__aeabi_uldivmod>
 8005162:	4602      	mov	r2, r0
 8005164:	460b      	mov	r3, r1
 8005166:	4b0d      	ldr	r3, [pc, #52]	@ (800519c <UART_SetConfig+0x2d4>)
 8005168:	fba3 1302 	umull	r1, r3, r3, r2
 800516c:	095b      	lsrs	r3, r3, #5
 800516e:	2164      	movs	r1, #100	@ 0x64
 8005170:	fb01 f303 	mul.w	r3, r1, r3
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	00db      	lsls	r3, r3, #3
 8005178:	3332      	adds	r3, #50	@ 0x32
 800517a:	4a08      	ldr	r2, [pc, #32]	@ (800519c <UART_SetConfig+0x2d4>)
 800517c:	fba2 2303 	umull	r2, r3, r2, r3
 8005180:	095b      	lsrs	r3, r3, #5
 8005182:	f003 0207 	and.w	r2, r3, #7
 8005186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4422      	add	r2, r4
 800518e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005190:	e106      	b.n	80053a0 <UART_SetConfig+0x4d8>
 8005192:	bf00      	nop
 8005194:	40011000 	.word	0x40011000
 8005198:	40011400 	.word	0x40011400
 800519c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051a4:	2200      	movs	r2, #0
 80051a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80051aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80051ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80051b2:	4642      	mov	r2, r8
 80051b4:	464b      	mov	r3, r9
 80051b6:	1891      	adds	r1, r2, r2
 80051b8:	6239      	str	r1, [r7, #32]
 80051ba:	415b      	adcs	r3, r3
 80051bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80051be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80051c2:	4641      	mov	r1, r8
 80051c4:	1854      	adds	r4, r2, r1
 80051c6:	4649      	mov	r1, r9
 80051c8:	eb43 0501 	adc.w	r5, r3, r1
 80051cc:	f04f 0200 	mov.w	r2, #0
 80051d0:	f04f 0300 	mov.w	r3, #0
 80051d4:	00eb      	lsls	r3, r5, #3
 80051d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80051da:	00e2      	lsls	r2, r4, #3
 80051dc:	4614      	mov	r4, r2
 80051de:	461d      	mov	r5, r3
 80051e0:	4643      	mov	r3, r8
 80051e2:	18e3      	adds	r3, r4, r3
 80051e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80051e8:	464b      	mov	r3, r9
 80051ea:	eb45 0303 	adc.w	r3, r5, r3
 80051ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80051f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80051fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005202:	f04f 0200 	mov.w	r2, #0
 8005206:	f04f 0300 	mov.w	r3, #0
 800520a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800520e:	4629      	mov	r1, r5
 8005210:	008b      	lsls	r3, r1, #2
 8005212:	4621      	mov	r1, r4
 8005214:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005218:	4621      	mov	r1, r4
 800521a:	008a      	lsls	r2, r1, #2
 800521c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005220:	f7fb fd3a 	bl	8000c98 <__aeabi_uldivmod>
 8005224:	4602      	mov	r2, r0
 8005226:	460b      	mov	r3, r1
 8005228:	4b60      	ldr	r3, [pc, #384]	@ (80053ac <UART_SetConfig+0x4e4>)
 800522a:	fba3 2302 	umull	r2, r3, r3, r2
 800522e:	095b      	lsrs	r3, r3, #5
 8005230:	011c      	lsls	r4, r3, #4
 8005232:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005236:	2200      	movs	r2, #0
 8005238:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800523c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005240:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005244:	4642      	mov	r2, r8
 8005246:	464b      	mov	r3, r9
 8005248:	1891      	adds	r1, r2, r2
 800524a:	61b9      	str	r1, [r7, #24]
 800524c:	415b      	adcs	r3, r3
 800524e:	61fb      	str	r3, [r7, #28]
 8005250:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005254:	4641      	mov	r1, r8
 8005256:	1851      	adds	r1, r2, r1
 8005258:	6139      	str	r1, [r7, #16]
 800525a:	4649      	mov	r1, r9
 800525c:	414b      	adcs	r3, r1
 800525e:	617b      	str	r3, [r7, #20]
 8005260:	f04f 0200 	mov.w	r2, #0
 8005264:	f04f 0300 	mov.w	r3, #0
 8005268:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800526c:	4659      	mov	r1, fp
 800526e:	00cb      	lsls	r3, r1, #3
 8005270:	4651      	mov	r1, sl
 8005272:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005276:	4651      	mov	r1, sl
 8005278:	00ca      	lsls	r2, r1, #3
 800527a:	4610      	mov	r0, r2
 800527c:	4619      	mov	r1, r3
 800527e:	4603      	mov	r3, r0
 8005280:	4642      	mov	r2, r8
 8005282:	189b      	adds	r3, r3, r2
 8005284:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005288:	464b      	mov	r3, r9
 800528a:	460a      	mov	r2, r1
 800528c:	eb42 0303 	adc.w	r3, r2, r3
 8005290:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800529e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80052a0:	f04f 0200 	mov.w	r2, #0
 80052a4:	f04f 0300 	mov.w	r3, #0
 80052a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80052ac:	4649      	mov	r1, r9
 80052ae:	008b      	lsls	r3, r1, #2
 80052b0:	4641      	mov	r1, r8
 80052b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052b6:	4641      	mov	r1, r8
 80052b8:	008a      	lsls	r2, r1, #2
 80052ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80052be:	f7fb fceb 	bl	8000c98 <__aeabi_uldivmod>
 80052c2:	4602      	mov	r2, r0
 80052c4:	460b      	mov	r3, r1
 80052c6:	4611      	mov	r1, r2
 80052c8:	4b38      	ldr	r3, [pc, #224]	@ (80053ac <UART_SetConfig+0x4e4>)
 80052ca:	fba3 2301 	umull	r2, r3, r3, r1
 80052ce:	095b      	lsrs	r3, r3, #5
 80052d0:	2264      	movs	r2, #100	@ 0x64
 80052d2:	fb02 f303 	mul.w	r3, r2, r3
 80052d6:	1acb      	subs	r3, r1, r3
 80052d8:	011b      	lsls	r3, r3, #4
 80052da:	3332      	adds	r3, #50	@ 0x32
 80052dc:	4a33      	ldr	r2, [pc, #204]	@ (80053ac <UART_SetConfig+0x4e4>)
 80052de:	fba2 2303 	umull	r2, r3, r2, r3
 80052e2:	095b      	lsrs	r3, r3, #5
 80052e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80052e8:	441c      	add	r4, r3
 80052ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052ee:	2200      	movs	r2, #0
 80052f0:	673b      	str	r3, [r7, #112]	@ 0x70
 80052f2:	677a      	str	r2, [r7, #116]	@ 0x74
 80052f4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80052f8:	4642      	mov	r2, r8
 80052fa:	464b      	mov	r3, r9
 80052fc:	1891      	adds	r1, r2, r2
 80052fe:	60b9      	str	r1, [r7, #8]
 8005300:	415b      	adcs	r3, r3
 8005302:	60fb      	str	r3, [r7, #12]
 8005304:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005308:	4641      	mov	r1, r8
 800530a:	1851      	adds	r1, r2, r1
 800530c:	6039      	str	r1, [r7, #0]
 800530e:	4649      	mov	r1, r9
 8005310:	414b      	adcs	r3, r1
 8005312:	607b      	str	r3, [r7, #4]
 8005314:	f04f 0200 	mov.w	r2, #0
 8005318:	f04f 0300 	mov.w	r3, #0
 800531c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005320:	4659      	mov	r1, fp
 8005322:	00cb      	lsls	r3, r1, #3
 8005324:	4651      	mov	r1, sl
 8005326:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800532a:	4651      	mov	r1, sl
 800532c:	00ca      	lsls	r2, r1, #3
 800532e:	4610      	mov	r0, r2
 8005330:	4619      	mov	r1, r3
 8005332:	4603      	mov	r3, r0
 8005334:	4642      	mov	r2, r8
 8005336:	189b      	adds	r3, r3, r2
 8005338:	66bb      	str	r3, [r7, #104]	@ 0x68
 800533a:	464b      	mov	r3, r9
 800533c:	460a      	mov	r2, r1
 800533e:	eb42 0303 	adc.w	r3, r2, r3
 8005342:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	663b      	str	r3, [r7, #96]	@ 0x60
 800534e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005350:	f04f 0200 	mov.w	r2, #0
 8005354:	f04f 0300 	mov.w	r3, #0
 8005358:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800535c:	4649      	mov	r1, r9
 800535e:	008b      	lsls	r3, r1, #2
 8005360:	4641      	mov	r1, r8
 8005362:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005366:	4641      	mov	r1, r8
 8005368:	008a      	lsls	r2, r1, #2
 800536a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800536e:	f7fb fc93 	bl	8000c98 <__aeabi_uldivmod>
 8005372:	4602      	mov	r2, r0
 8005374:	460b      	mov	r3, r1
 8005376:	4b0d      	ldr	r3, [pc, #52]	@ (80053ac <UART_SetConfig+0x4e4>)
 8005378:	fba3 1302 	umull	r1, r3, r3, r2
 800537c:	095b      	lsrs	r3, r3, #5
 800537e:	2164      	movs	r1, #100	@ 0x64
 8005380:	fb01 f303 	mul.w	r3, r1, r3
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	011b      	lsls	r3, r3, #4
 8005388:	3332      	adds	r3, #50	@ 0x32
 800538a:	4a08      	ldr	r2, [pc, #32]	@ (80053ac <UART_SetConfig+0x4e4>)
 800538c:	fba2 2303 	umull	r2, r3, r2, r3
 8005390:	095b      	lsrs	r3, r3, #5
 8005392:	f003 020f 	and.w	r2, r3, #15
 8005396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4422      	add	r2, r4
 800539e:	609a      	str	r2, [r3, #8]
}
 80053a0:	bf00      	nop
 80053a2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80053a6:	46bd      	mov	sp, r7
 80053a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053ac:	51eb851f 	.word	0x51eb851f

080053b0 <__cvt>:
 80053b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053b4:	ec57 6b10 	vmov	r6, r7, d0
 80053b8:	2f00      	cmp	r7, #0
 80053ba:	460c      	mov	r4, r1
 80053bc:	4619      	mov	r1, r3
 80053be:	463b      	mov	r3, r7
 80053c0:	bfbb      	ittet	lt
 80053c2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80053c6:	461f      	movlt	r7, r3
 80053c8:	2300      	movge	r3, #0
 80053ca:	232d      	movlt	r3, #45	@ 0x2d
 80053cc:	700b      	strb	r3, [r1, #0]
 80053ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053d0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80053d4:	4691      	mov	r9, r2
 80053d6:	f023 0820 	bic.w	r8, r3, #32
 80053da:	bfbc      	itt	lt
 80053dc:	4632      	movlt	r2, r6
 80053de:	4616      	movlt	r6, r2
 80053e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80053e4:	d005      	beq.n	80053f2 <__cvt+0x42>
 80053e6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80053ea:	d100      	bne.n	80053ee <__cvt+0x3e>
 80053ec:	3401      	adds	r4, #1
 80053ee:	2102      	movs	r1, #2
 80053f0:	e000      	b.n	80053f4 <__cvt+0x44>
 80053f2:	2103      	movs	r1, #3
 80053f4:	ab03      	add	r3, sp, #12
 80053f6:	9301      	str	r3, [sp, #4]
 80053f8:	ab02      	add	r3, sp, #8
 80053fa:	9300      	str	r3, [sp, #0]
 80053fc:	ec47 6b10 	vmov	d0, r6, r7
 8005400:	4653      	mov	r3, sl
 8005402:	4622      	mov	r2, r4
 8005404:	f001 f874 	bl	80064f0 <_dtoa_r>
 8005408:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800540c:	4605      	mov	r5, r0
 800540e:	d119      	bne.n	8005444 <__cvt+0x94>
 8005410:	f019 0f01 	tst.w	r9, #1
 8005414:	d00e      	beq.n	8005434 <__cvt+0x84>
 8005416:	eb00 0904 	add.w	r9, r0, r4
 800541a:	2200      	movs	r2, #0
 800541c:	2300      	movs	r3, #0
 800541e:	4630      	mov	r0, r6
 8005420:	4639      	mov	r1, r7
 8005422:	f7fb fb59 	bl	8000ad8 <__aeabi_dcmpeq>
 8005426:	b108      	cbz	r0, 800542c <__cvt+0x7c>
 8005428:	f8cd 900c 	str.w	r9, [sp, #12]
 800542c:	2230      	movs	r2, #48	@ 0x30
 800542e:	9b03      	ldr	r3, [sp, #12]
 8005430:	454b      	cmp	r3, r9
 8005432:	d31e      	bcc.n	8005472 <__cvt+0xc2>
 8005434:	9b03      	ldr	r3, [sp, #12]
 8005436:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005438:	1b5b      	subs	r3, r3, r5
 800543a:	4628      	mov	r0, r5
 800543c:	6013      	str	r3, [r2, #0]
 800543e:	b004      	add	sp, #16
 8005440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005444:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005448:	eb00 0904 	add.w	r9, r0, r4
 800544c:	d1e5      	bne.n	800541a <__cvt+0x6a>
 800544e:	7803      	ldrb	r3, [r0, #0]
 8005450:	2b30      	cmp	r3, #48	@ 0x30
 8005452:	d10a      	bne.n	800546a <__cvt+0xba>
 8005454:	2200      	movs	r2, #0
 8005456:	2300      	movs	r3, #0
 8005458:	4630      	mov	r0, r6
 800545a:	4639      	mov	r1, r7
 800545c:	f7fb fb3c 	bl	8000ad8 <__aeabi_dcmpeq>
 8005460:	b918      	cbnz	r0, 800546a <__cvt+0xba>
 8005462:	f1c4 0401 	rsb	r4, r4, #1
 8005466:	f8ca 4000 	str.w	r4, [sl]
 800546a:	f8da 3000 	ldr.w	r3, [sl]
 800546e:	4499      	add	r9, r3
 8005470:	e7d3      	b.n	800541a <__cvt+0x6a>
 8005472:	1c59      	adds	r1, r3, #1
 8005474:	9103      	str	r1, [sp, #12]
 8005476:	701a      	strb	r2, [r3, #0]
 8005478:	e7d9      	b.n	800542e <__cvt+0x7e>

0800547a <__exponent>:
 800547a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800547c:	2900      	cmp	r1, #0
 800547e:	bfba      	itte	lt
 8005480:	4249      	neglt	r1, r1
 8005482:	232d      	movlt	r3, #45	@ 0x2d
 8005484:	232b      	movge	r3, #43	@ 0x2b
 8005486:	2909      	cmp	r1, #9
 8005488:	7002      	strb	r2, [r0, #0]
 800548a:	7043      	strb	r3, [r0, #1]
 800548c:	dd29      	ble.n	80054e2 <__exponent+0x68>
 800548e:	f10d 0307 	add.w	r3, sp, #7
 8005492:	461d      	mov	r5, r3
 8005494:	270a      	movs	r7, #10
 8005496:	461a      	mov	r2, r3
 8005498:	fbb1 f6f7 	udiv	r6, r1, r7
 800549c:	fb07 1416 	mls	r4, r7, r6, r1
 80054a0:	3430      	adds	r4, #48	@ 0x30
 80054a2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80054a6:	460c      	mov	r4, r1
 80054a8:	2c63      	cmp	r4, #99	@ 0x63
 80054aa:	f103 33ff 	add.w	r3, r3, #4294967295
 80054ae:	4631      	mov	r1, r6
 80054b0:	dcf1      	bgt.n	8005496 <__exponent+0x1c>
 80054b2:	3130      	adds	r1, #48	@ 0x30
 80054b4:	1e94      	subs	r4, r2, #2
 80054b6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80054ba:	1c41      	adds	r1, r0, #1
 80054bc:	4623      	mov	r3, r4
 80054be:	42ab      	cmp	r3, r5
 80054c0:	d30a      	bcc.n	80054d8 <__exponent+0x5e>
 80054c2:	f10d 0309 	add.w	r3, sp, #9
 80054c6:	1a9b      	subs	r3, r3, r2
 80054c8:	42ac      	cmp	r4, r5
 80054ca:	bf88      	it	hi
 80054cc:	2300      	movhi	r3, #0
 80054ce:	3302      	adds	r3, #2
 80054d0:	4403      	add	r3, r0
 80054d2:	1a18      	subs	r0, r3, r0
 80054d4:	b003      	add	sp, #12
 80054d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054d8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80054dc:	f801 6f01 	strb.w	r6, [r1, #1]!
 80054e0:	e7ed      	b.n	80054be <__exponent+0x44>
 80054e2:	2330      	movs	r3, #48	@ 0x30
 80054e4:	3130      	adds	r1, #48	@ 0x30
 80054e6:	7083      	strb	r3, [r0, #2]
 80054e8:	70c1      	strb	r1, [r0, #3]
 80054ea:	1d03      	adds	r3, r0, #4
 80054ec:	e7f1      	b.n	80054d2 <__exponent+0x58>
	...

080054f0 <_printf_float>:
 80054f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054f4:	b08d      	sub	sp, #52	@ 0x34
 80054f6:	460c      	mov	r4, r1
 80054f8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80054fc:	4616      	mov	r6, r2
 80054fe:	461f      	mov	r7, r3
 8005500:	4605      	mov	r5, r0
 8005502:	f000 feef 	bl	80062e4 <_localeconv_r>
 8005506:	6803      	ldr	r3, [r0, #0]
 8005508:	9304      	str	r3, [sp, #16]
 800550a:	4618      	mov	r0, r3
 800550c:	f7fa feb8 	bl	8000280 <strlen>
 8005510:	2300      	movs	r3, #0
 8005512:	930a      	str	r3, [sp, #40]	@ 0x28
 8005514:	f8d8 3000 	ldr.w	r3, [r8]
 8005518:	9005      	str	r0, [sp, #20]
 800551a:	3307      	adds	r3, #7
 800551c:	f023 0307 	bic.w	r3, r3, #7
 8005520:	f103 0208 	add.w	r2, r3, #8
 8005524:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005528:	f8d4 b000 	ldr.w	fp, [r4]
 800552c:	f8c8 2000 	str.w	r2, [r8]
 8005530:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005534:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005538:	9307      	str	r3, [sp, #28]
 800553a:	f8cd 8018 	str.w	r8, [sp, #24]
 800553e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005542:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005546:	4b9c      	ldr	r3, [pc, #624]	@ (80057b8 <_printf_float+0x2c8>)
 8005548:	f04f 32ff 	mov.w	r2, #4294967295
 800554c:	f7fb faf6 	bl	8000b3c <__aeabi_dcmpun>
 8005550:	bb70      	cbnz	r0, 80055b0 <_printf_float+0xc0>
 8005552:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005556:	4b98      	ldr	r3, [pc, #608]	@ (80057b8 <_printf_float+0x2c8>)
 8005558:	f04f 32ff 	mov.w	r2, #4294967295
 800555c:	f7fb fad0 	bl	8000b00 <__aeabi_dcmple>
 8005560:	bb30      	cbnz	r0, 80055b0 <_printf_float+0xc0>
 8005562:	2200      	movs	r2, #0
 8005564:	2300      	movs	r3, #0
 8005566:	4640      	mov	r0, r8
 8005568:	4649      	mov	r1, r9
 800556a:	f7fb fabf 	bl	8000aec <__aeabi_dcmplt>
 800556e:	b110      	cbz	r0, 8005576 <_printf_float+0x86>
 8005570:	232d      	movs	r3, #45	@ 0x2d
 8005572:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005576:	4a91      	ldr	r2, [pc, #580]	@ (80057bc <_printf_float+0x2cc>)
 8005578:	4b91      	ldr	r3, [pc, #580]	@ (80057c0 <_printf_float+0x2d0>)
 800557a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800557e:	bf94      	ite	ls
 8005580:	4690      	movls	r8, r2
 8005582:	4698      	movhi	r8, r3
 8005584:	2303      	movs	r3, #3
 8005586:	6123      	str	r3, [r4, #16]
 8005588:	f02b 0304 	bic.w	r3, fp, #4
 800558c:	6023      	str	r3, [r4, #0]
 800558e:	f04f 0900 	mov.w	r9, #0
 8005592:	9700      	str	r7, [sp, #0]
 8005594:	4633      	mov	r3, r6
 8005596:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005598:	4621      	mov	r1, r4
 800559a:	4628      	mov	r0, r5
 800559c:	f000 f9d2 	bl	8005944 <_printf_common>
 80055a0:	3001      	adds	r0, #1
 80055a2:	f040 808d 	bne.w	80056c0 <_printf_float+0x1d0>
 80055a6:	f04f 30ff 	mov.w	r0, #4294967295
 80055aa:	b00d      	add	sp, #52	@ 0x34
 80055ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055b0:	4642      	mov	r2, r8
 80055b2:	464b      	mov	r3, r9
 80055b4:	4640      	mov	r0, r8
 80055b6:	4649      	mov	r1, r9
 80055b8:	f7fb fac0 	bl	8000b3c <__aeabi_dcmpun>
 80055bc:	b140      	cbz	r0, 80055d0 <_printf_float+0xe0>
 80055be:	464b      	mov	r3, r9
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	bfbc      	itt	lt
 80055c4:	232d      	movlt	r3, #45	@ 0x2d
 80055c6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80055ca:	4a7e      	ldr	r2, [pc, #504]	@ (80057c4 <_printf_float+0x2d4>)
 80055cc:	4b7e      	ldr	r3, [pc, #504]	@ (80057c8 <_printf_float+0x2d8>)
 80055ce:	e7d4      	b.n	800557a <_printf_float+0x8a>
 80055d0:	6863      	ldr	r3, [r4, #4]
 80055d2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80055d6:	9206      	str	r2, [sp, #24]
 80055d8:	1c5a      	adds	r2, r3, #1
 80055da:	d13b      	bne.n	8005654 <_printf_float+0x164>
 80055dc:	2306      	movs	r3, #6
 80055de:	6063      	str	r3, [r4, #4]
 80055e0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80055e4:	2300      	movs	r3, #0
 80055e6:	6022      	str	r2, [r4, #0]
 80055e8:	9303      	str	r3, [sp, #12]
 80055ea:	ab0a      	add	r3, sp, #40	@ 0x28
 80055ec:	e9cd a301 	strd	sl, r3, [sp, #4]
 80055f0:	ab09      	add	r3, sp, #36	@ 0x24
 80055f2:	9300      	str	r3, [sp, #0]
 80055f4:	6861      	ldr	r1, [r4, #4]
 80055f6:	ec49 8b10 	vmov	d0, r8, r9
 80055fa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80055fe:	4628      	mov	r0, r5
 8005600:	f7ff fed6 	bl	80053b0 <__cvt>
 8005604:	9b06      	ldr	r3, [sp, #24]
 8005606:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005608:	2b47      	cmp	r3, #71	@ 0x47
 800560a:	4680      	mov	r8, r0
 800560c:	d129      	bne.n	8005662 <_printf_float+0x172>
 800560e:	1cc8      	adds	r0, r1, #3
 8005610:	db02      	blt.n	8005618 <_printf_float+0x128>
 8005612:	6863      	ldr	r3, [r4, #4]
 8005614:	4299      	cmp	r1, r3
 8005616:	dd41      	ble.n	800569c <_printf_float+0x1ac>
 8005618:	f1aa 0a02 	sub.w	sl, sl, #2
 800561c:	fa5f fa8a 	uxtb.w	sl, sl
 8005620:	3901      	subs	r1, #1
 8005622:	4652      	mov	r2, sl
 8005624:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005628:	9109      	str	r1, [sp, #36]	@ 0x24
 800562a:	f7ff ff26 	bl	800547a <__exponent>
 800562e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005630:	1813      	adds	r3, r2, r0
 8005632:	2a01      	cmp	r2, #1
 8005634:	4681      	mov	r9, r0
 8005636:	6123      	str	r3, [r4, #16]
 8005638:	dc02      	bgt.n	8005640 <_printf_float+0x150>
 800563a:	6822      	ldr	r2, [r4, #0]
 800563c:	07d2      	lsls	r2, r2, #31
 800563e:	d501      	bpl.n	8005644 <_printf_float+0x154>
 8005640:	3301      	adds	r3, #1
 8005642:	6123      	str	r3, [r4, #16]
 8005644:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005648:	2b00      	cmp	r3, #0
 800564a:	d0a2      	beq.n	8005592 <_printf_float+0xa2>
 800564c:	232d      	movs	r3, #45	@ 0x2d
 800564e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005652:	e79e      	b.n	8005592 <_printf_float+0xa2>
 8005654:	9a06      	ldr	r2, [sp, #24]
 8005656:	2a47      	cmp	r2, #71	@ 0x47
 8005658:	d1c2      	bne.n	80055e0 <_printf_float+0xf0>
 800565a:	2b00      	cmp	r3, #0
 800565c:	d1c0      	bne.n	80055e0 <_printf_float+0xf0>
 800565e:	2301      	movs	r3, #1
 8005660:	e7bd      	b.n	80055de <_printf_float+0xee>
 8005662:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005666:	d9db      	bls.n	8005620 <_printf_float+0x130>
 8005668:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800566c:	d118      	bne.n	80056a0 <_printf_float+0x1b0>
 800566e:	2900      	cmp	r1, #0
 8005670:	6863      	ldr	r3, [r4, #4]
 8005672:	dd0b      	ble.n	800568c <_printf_float+0x19c>
 8005674:	6121      	str	r1, [r4, #16]
 8005676:	b913      	cbnz	r3, 800567e <_printf_float+0x18e>
 8005678:	6822      	ldr	r2, [r4, #0]
 800567a:	07d0      	lsls	r0, r2, #31
 800567c:	d502      	bpl.n	8005684 <_printf_float+0x194>
 800567e:	3301      	adds	r3, #1
 8005680:	440b      	add	r3, r1
 8005682:	6123      	str	r3, [r4, #16]
 8005684:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005686:	f04f 0900 	mov.w	r9, #0
 800568a:	e7db      	b.n	8005644 <_printf_float+0x154>
 800568c:	b913      	cbnz	r3, 8005694 <_printf_float+0x1a4>
 800568e:	6822      	ldr	r2, [r4, #0]
 8005690:	07d2      	lsls	r2, r2, #31
 8005692:	d501      	bpl.n	8005698 <_printf_float+0x1a8>
 8005694:	3302      	adds	r3, #2
 8005696:	e7f4      	b.n	8005682 <_printf_float+0x192>
 8005698:	2301      	movs	r3, #1
 800569a:	e7f2      	b.n	8005682 <_printf_float+0x192>
 800569c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80056a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80056a2:	4299      	cmp	r1, r3
 80056a4:	db05      	blt.n	80056b2 <_printf_float+0x1c2>
 80056a6:	6823      	ldr	r3, [r4, #0]
 80056a8:	6121      	str	r1, [r4, #16]
 80056aa:	07d8      	lsls	r0, r3, #31
 80056ac:	d5ea      	bpl.n	8005684 <_printf_float+0x194>
 80056ae:	1c4b      	adds	r3, r1, #1
 80056b0:	e7e7      	b.n	8005682 <_printf_float+0x192>
 80056b2:	2900      	cmp	r1, #0
 80056b4:	bfd4      	ite	le
 80056b6:	f1c1 0202 	rsble	r2, r1, #2
 80056ba:	2201      	movgt	r2, #1
 80056bc:	4413      	add	r3, r2
 80056be:	e7e0      	b.n	8005682 <_printf_float+0x192>
 80056c0:	6823      	ldr	r3, [r4, #0]
 80056c2:	055a      	lsls	r2, r3, #21
 80056c4:	d407      	bmi.n	80056d6 <_printf_float+0x1e6>
 80056c6:	6923      	ldr	r3, [r4, #16]
 80056c8:	4642      	mov	r2, r8
 80056ca:	4631      	mov	r1, r6
 80056cc:	4628      	mov	r0, r5
 80056ce:	47b8      	blx	r7
 80056d0:	3001      	adds	r0, #1
 80056d2:	d12b      	bne.n	800572c <_printf_float+0x23c>
 80056d4:	e767      	b.n	80055a6 <_printf_float+0xb6>
 80056d6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80056da:	f240 80dd 	bls.w	8005898 <_printf_float+0x3a8>
 80056de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80056e2:	2200      	movs	r2, #0
 80056e4:	2300      	movs	r3, #0
 80056e6:	f7fb f9f7 	bl	8000ad8 <__aeabi_dcmpeq>
 80056ea:	2800      	cmp	r0, #0
 80056ec:	d033      	beq.n	8005756 <_printf_float+0x266>
 80056ee:	4a37      	ldr	r2, [pc, #220]	@ (80057cc <_printf_float+0x2dc>)
 80056f0:	2301      	movs	r3, #1
 80056f2:	4631      	mov	r1, r6
 80056f4:	4628      	mov	r0, r5
 80056f6:	47b8      	blx	r7
 80056f8:	3001      	adds	r0, #1
 80056fa:	f43f af54 	beq.w	80055a6 <_printf_float+0xb6>
 80056fe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005702:	4543      	cmp	r3, r8
 8005704:	db02      	blt.n	800570c <_printf_float+0x21c>
 8005706:	6823      	ldr	r3, [r4, #0]
 8005708:	07d8      	lsls	r0, r3, #31
 800570a:	d50f      	bpl.n	800572c <_printf_float+0x23c>
 800570c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005710:	4631      	mov	r1, r6
 8005712:	4628      	mov	r0, r5
 8005714:	47b8      	blx	r7
 8005716:	3001      	adds	r0, #1
 8005718:	f43f af45 	beq.w	80055a6 <_printf_float+0xb6>
 800571c:	f04f 0900 	mov.w	r9, #0
 8005720:	f108 38ff 	add.w	r8, r8, #4294967295
 8005724:	f104 0a1a 	add.w	sl, r4, #26
 8005728:	45c8      	cmp	r8, r9
 800572a:	dc09      	bgt.n	8005740 <_printf_float+0x250>
 800572c:	6823      	ldr	r3, [r4, #0]
 800572e:	079b      	lsls	r3, r3, #30
 8005730:	f100 8103 	bmi.w	800593a <_printf_float+0x44a>
 8005734:	68e0      	ldr	r0, [r4, #12]
 8005736:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005738:	4298      	cmp	r0, r3
 800573a:	bfb8      	it	lt
 800573c:	4618      	movlt	r0, r3
 800573e:	e734      	b.n	80055aa <_printf_float+0xba>
 8005740:	2301      	movs	r3, #1
 8005742:	4652      	mov	r2, sl
 8005744:	4631      	mov	r1, r6
 8005746:	4628      	mov	r0, r5
 8005748:	47b8      	blx	r7
 800574a:	3001      	adds	r0, #1
 800574c:	f43f af2b 	beq.w	80055a6 <_printf_float+0xb6>
 8005750:	f109 0901 	add.w	r9, r9, #1
 8005754:	e7e8      	b.n	8005728 <_printf_float+0x238>
 8005756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005758:	2b00      	cmp	r3, #0
 800575a:	dc39      	bgt.n	80057d0 <_printf_float+0x2e0>
 800575c:	4a1b      	ldr	r2, [pc, #108]	@ (80057cc <_printf_float+0x2dc>)
 800575e:	2301      	movs	r3, #1
 8005760:	4631      	mov	r1, r6
 8005762:	4628      	mov	r0, r5
 8005764:	47b8      	blx	r7
 8005766:	3001      	adds	r0, #1
 8005768:	f43f af1d 	beq.w	80055a6 <_printf_float+0xb6>
 800576c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005770:	ea59 0303 	orrs.w	r3, r9, r3
 8005774:	d102      	bne.n	800577c <_printf_float+0x28c>
 8005776:	6823      	ldr	r3, [r4, #0]
 8005778:	07d9      	lsls	r1, r3, #31
 800577a:	d5d7      	bpl.n	800572c <_printf_float+0x23c>
 800577c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005780:	4631      	mov	r1, r6
 8005782:	4628      	mov	r0, r5
 8005784:	47b8      	blx	r7
 8005786:	3001      	adds	r0, #1
 8005788:	f43f af0d 	beq.w	80055a6 <_printf_float+0xb6>
 800578c:	f04f 0a00 	mov.w	sl, #0
 8005790:	f104 0b1a 	add.w	fp, r4, #26
 8005794:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005796:	425b      	negs	r3, r3
 8005798:	4553      	cmp	r3, sl
 800579a:	dc01      	bgt.n	80057a0 <_printf_float+0x2b0>
 800579c:	464b      	mov	r3, r9
 800579e:	e793      	b.n	80056c8 <_printf_float+0x1d8>
 80057a0:	2301      	movs	r3, #1
 80057a2:	465a      	mov	r2, fp
 80057a4:	4631      	mov	r1, r6
 80057a6:	4628      	mov	r0, r5
 80057a8:	47b8      	blx	r7
 80057aa:	3001      	adds	r0, #1
 80057ac:	f43f aefb 	beq.w	80055a6 <_printf_float+0xb6>
 80057b0:	f10a 0a01 	add.w	sl, sl, #1
 80057b4:	e7ee      	b.n	8005794 <_printf_float+0x2a4>
 80057b6:	bf00      	nop
 80057b8:	7fefffff 	.word	0x7fefffff
 80057bc:	0800b804 	.word	0x0800b804
 80057c0:	0800b808 	.word	0x0800b808
 80057c4:	0800b80c 	.word	0x0800b80c
 80057c8:	0800b810 	.word	0x0800b810
 80057cc:	0800b814 	.word	0x0800b814
 80057d0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80057d2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80057d6:	4553      	cmp	r3, sl
 80057d8:	bfa8      	it	ge
 80057da:	4653      	movge	r3, sl
 80057dc:	2b00      	cmp	r3, #0
 80057de:	4699      	mov	r9, r3
 80057e0:	dc36      	bgt.n	8005850 <_printf_float+0x360>
 80057e2:	f04f 0b00 	mov.w	fp, #0
 80057e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80057ea:	f104 021a 	add.w	r2, r4, #26
 80057ee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80057f0:	9306      	str	r3, [sp, #24]
 80057f2:	eba3 0309 	sub.w	r3, r3, r9
 80057f6:	455b      	cmp	r3, fp
 80057f8:	dc31      	bgt.n	800585e <_printf_float+0x36e>
 80057fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057fc:	459a      	cmp	sl, r3
 80057fe:	dc3a      	bgt.n	8005876 <_printf_float+0x386>
 8005800:	6823      	ldr	r3, [r4, #0]
 8005802:	07da      	lsls	r2, r3, #31
 8005804:	d437      	bmi.n	8005876 <_printf_float+0x386>
 8005806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005808:	ebaa 0903 	sub.w	r9, sl, r3
 800580c:	9b06      	ldr	r3, [sp, #24]
 800580e:	ebaa 0303 	sub.w	r3, sl, r3
 8005812:	4599      	cmp	r9, r3
 8005814:	bfa8      	it	ge
 8005816:	4699      	movge	r9, r3
 8005818:	f1b9 0f00 	cmp.w	r9, #0
 800581c:	dc33      	bgt.n	8005886 <_printf_float+0x396>
 800581e:	f04f 0800 	mov.w	r8, #0
 8005822:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005826:	f104 0b1a 	add.w	fp, r4, #26
 800582a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800582c:	ebaa 0303 	sub.w	r3, sl, r3
 8005830:	eba3 0309 	sub.w	r3, r3, r9
 8005834:	4543      	cmp	r3, r8
 8005836:	f77f af79 	ble.w	800572c <_printf_float+0x23c>
 800583a:	2301      	movs	r3, #1
 800583c:	465a      	mov	r2, fp
 800583e:	4631      	mov	r1, r6
 8005840:	4628      	mov	r0, r5
 8005842:	47b8      	blx	r7
 8005844:	3001      	adds	r0, #1
 8005846:	f43f aeae 	beq.w	80055a6 <_printf_float+0xb6>
 800584a:	f108 0801 	add.w	r8, r8, #1
 800584e:	e7ec      	b.n	800582a <_printf_float+0x33a>
 8005850:	4642      	mov	r2, r8
 8005852:	4631      	mov	r1, r6
 8005854:	4628      	mov	r0, r5
 8005856:	47b8      	blx	r7
 8005858:	3001      	adds	r0, #1
 800585a:	d1c2      	bne.n	80057e2 <_printf_float+0x2f2>
 800585c:	e6a3      	b.n	80055a6 <_printf_float+0xb6>
 800585e:	2301      	movs	r3, #1
 8005860:	4631      	mov	r1, r6
 8005862:	4628      	mov	r0, r5
 8005864:	9206      	str	r2, [sp, #24]
 8005866:	47b8      	blx	r7
 8005868:	3001      	adds	r0, #1
 800586a:	f43f ae9c 	beq.w	80055a6 <_printf_float+0xb6>
 800586e:	9a06      	ldr	r2, [sp, #24]
 8005870:	f10b 0b01 	add.w	fp, fp, #1
 8005874:	e7bb      	b.n	80057ee <_printf_float+0x2fe>
 8005876:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800587a:	4631      	mov	r1, r6
 800587c:	4628      	mov	r0, r5
 800587e:	47b8      	blx	r7
 8005880:	3001      	adds	r0, #1
 8005882:	d1c0      	bne.n	8005806 <_printf_float+0x316>
 8005884:	e68f      	b.n	80055a6 <_printf_float+0xb6>
 8005886:	9a06      	ldr	r2, [sp, #24]
 8005888:	464b      	mov	r3, r9
 800588a:	4442      	add	r2, r8
 800588c:	4631      	mov	r1, r6
 800588e:	4628      	mov	r0, r5
 8005890:	47b8      	blx	r7
 8005892:	3001      	adds	r0, #1
 8005894:	d1c3      	bne.n	800581e <_printf_float+0x32e>
 8005896:	e686      	b.n	80055a6 <_printf_float+0xb6>
 8005898:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800589c:	f1ba 0f01 	cmp.w	sl, #1
 80058a0:	dc01      	bgt.n	80058a6 <_printf_float+0x3b6>
 80058a2:	07db      	lsls	r3, r3, #31
 80058a4:	d536      	bpl.n	8005914 <_printf_float+0x424>
 80058a6:	2301      	movs	r3, #1
 80058a8:	4642      	mov	r2, r8
 80058aa:	4631      	mov	r1, r6
 80058ac:	4628      	mov	r0, r5
 80058ae:	47b8      	blx	r7
 80058b0:	3001      	adds	r0, #1
 80058b2:	f43f ae78 	beq.w	80055a6 <_printf_float+0xb6>
 80058b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058ba:	4631      	mov	r1, r6
 80058bc:	4628      	mov	r0, r5
 80058be:	47b8      	blx	r7
 80058c0:	3001      	adds	r0, #1
 80058c2:	f43f ae70 	beq.w	80055a6 <_printf_float+0xb6>
 80058c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80058ca:	2200      	movs	r2, #0
 80058cc:	2300      	movs	r3, #0
 80058ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80058d2:	f7fb f901 	bl	8000ad8 <__aeabi_dcmpeq>
 80058d6:	b9c0      	cbnz	r0, 800590a <_printf_float+0x41a>
 80058d8:	4653      	mov	r3, sl
 80058da:	f108 0201 	add.w	r2, r8, #1
 80058de:	4631      	mov	r1, r6
 80058e0:	4628      	mov	r0, r5
 80058e2:	47b8      	blx	r7
 80058e4:	3001      	adds	r0, #1
 80058e6:	d10c      	bne.n	8005902 <_printf_float+0x412>
 80058e8:	e65d      	b.n	80055a6 <_printf_float+0xb6>
 80058ea:	2301      	movs	r3, #1
 80058ec:	465a      	mov	r2, fp
 80058ee:	4631      	mov	r1, r6
 80058f0:	4628      	mov	r0, r5
 80058f2:	47b8      	blx	r7
 80058f4:	3001      	adds	r0, #1
 80058f6:	f43f ae56 	beq.w	80055a6 <_printf_float+0xb6>
 80058fa:	f108 0801 	add.w	r8, r8, #1
 80058fe:	45d0      	cmp	r8, sl
 8005900:	dbf3      	blt.n	80058ea <_printf_float+0x3fa>
 8005902:	464b      	mov	r3, r9
 8005904:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005908:	e6df      	b.n	80056ca <_printf_float+0x1da>
 800590a:	f04f 0800 	mov.w	r8, #0
 800590e:	f104 0b1a 	add.w	fp, r4, #26
 8005912:	e7f4      	b.n	80058fe <_printf_float+0x40e>
 8005914:	2301      	movs	r3, #1
 8005916:	4642      	mov	r2, r8
 8005918:	e7e1      	b.n	80058de <_printf_float+0x3ee>
 800591a:	2301      	movs	r3, #1
 800591c:	464a      	mov	r2, r9
 800591e:	4631      	mov	r1, r6
 8005920:	4628      	mov	r0, r5
 8005922:	47b8      	blx	r7
 8005924:	3001      	adds	r0, #1
 8005926:	f43f ae3e 	beq.w	80055a6 <_printf_float+0xb6>
 800592a:	f108 0801 	add.w	r8, r8, #1
 800592e:	68e3      	ldr	r3, [r4, #12]
 8005930:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005932:	1a5b      	subs	r3, r3, r1
 8005934:	4543      	cmp	r3, r8
 8005936:	dcf0      	bgt.n	800591a <_printf_float+0x42a>
 8005938:	e6fc      	b.n	8005734 <_printf_float+0x244>
 800593a:	f04f 0800 	mov.w	r8, #0
 800593e:	f104 0919 	add.w	r9, r4, #25
 8005942:	e7f4      	b.n	800592e <_printf_float+0x43e>

08005944 <_printf_common>:
 8005944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005948:	4616      	mov	r6, r2
 800594a:	4698      	mov	r8, r3
 800594c:	688a      	ldr	r2, [r1, #8]
 800594e:	690b      	ldr	r3, [r1, #16]
 8005950:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005954:	4293      	cmp	r3, r2
 8005956:	bfb8      	it	lt
 8005958:	4613      	movlt	r3, r2
 800595a:	6033      	str	r3, [r6, #0]
 800595c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005960:	4607      	mov	r7, r0
 8005962:	460c      	mov	r4, r1
 8005964:	b10a      	cbz	r2, 800596a <_printf_common+0x26>
 8005966:	3301      	adds	r3, #1
 8005968:	6033      	str	r3, [r6, #0]
 800596a:	6823      	ldr	r3, [r4, #0]
 800596c:	0699      	lsls	r1, r3, #26
 800596e:	bf42      	ittt	mi
 8005970:	6833      	ldrmi	r3, [r6, #0]
 8005972:	3302      	addmi	r3, #2
 8005974:	6033      	strmi	r3, [r6, #0]
 8005976:	6825      	ldr	r5, [r4, #0]
 8005978:	f015 0506 	ands.w	r5, r5, #6
 800597c:	d106      	bne.n	800598c <_printf_common+0x48>
 800597e:	f104 0a19 	add.w	sl, r4, #25
 8005982:	68e3      	ldr	r3, [r4, #12]
 8005984:	6832      	ldr	r2, [r6, #0]
 8005986:	1a9b      	subs	r3, r3, r2
 8005988:	42ab      	cmp	r3, r5
 800598a:	dc26      	bgt.n	80059da <_printf_common+0x96>
 800598c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005990:	6822      	ldr	r2, [r4, #0]
 8005992:	3b00      	subs	r3, #0
 8005994:	bf18      	it	ne
 8005996:	2301      	movne	r3, #1
 8005998:	0692      	lsls	r2, r2, #26
 800599a:	d42b      	bmi.n	80059f4 <_printf_common+0xb0>
 800599c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80059a0:	4641      	mov	r1, r8
 80059a2:	4638      	mov	r0, r7
 80059a4:	47c8      	blx	r9
 80059a6:	3001      	adds	r0, #1
 80059a8:	d01e      	beq.n	80059e8 <_printf_common+0xa4>
 80059aa:	6823      	ldr	r3, [r4, #0]
 80059ac:	6922      	ldr	r2, [r4, #16]
 80059ae:	f003 0306 	and.w	r3, r3, #6
 80059b2:	2b04      	cmp	r3, #4
 80059b4:	bf02      	ittt	eq
 80059b6:	68e5      	ldreq	r5, [r4, #12]
 80059b8:	6833      	ldreq	r3, [r6, #0]
 80059ba:	1aed      	subeq	r5, r5, r3
 80059bc:	68a3      	ldr	r3, [r4, #8]
 80059be:	bf0c      	ite	eq
 80059c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059c4:	2500      	movne	r5, #0
 80059c6:	4293      	cmp	r3, r2
 80059c8:	bfc4      	itt	gt
 80059ca:	1a9b      	subgt	r3, r3, r2
 80059cc:	18ed      	addgt	r5, r5, r3
 80059ce:	2600      	movs	r6, #0
 80059d0:	341a      	adds	r4, #26
 80059d2:	42b5      	cmp	r5, r6
 80059d4:	d11a      	bne.n	8005a0c <_printf_common+0xc8>
 80059d6:	2000      	movs	r0, #0
 80059d8:	e008      	b.n	80059ec <_printf_common+0xa8>
 80059da:	2301      	movs	r3, #1
 80059dc:	4652      	mov	r2, sl
 80059de:	4641      	mov	r1, r8
 80059e0:	4638      	mov	r0, r7
 80059e2:	47c8      	blx	r9
 80059e4:	3001      	adds	r0, #1
 80059e6:	d103      	bne.n	80059f0 <_printf_common+0xac>
 80059e8:	f04f 30ff 	mov.w	r0, #4294967295
 80059ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059f0:	3501      	adds	r5, #1
 80059f2:	e7c6      	b.n	8005982 <_printf_common+0x3e>
 80059f4:	18e1      	adds	r1, r4, r3
 80059f6:	1c5a      	adds	r2, r3, #1
 80059f8:	2030      	movs	r0, #48	@ 0x30
 80059fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80059fe:	4422      	add	r2, r4
 8005a00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a08:	3302      	adds	r3, #2
 8005a0a:	e7c7      	b.n	800599c <_printf_common+0x58>
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	4622      	mov	r2, r4
 8005a10:	4641      	mov	r1, r8
 8005a12:	4638      	mov	r0, r7
 8005a14:	47c8      	blx	r9
 8005a16:	3001      	adds	r0, #1
 8005a18:	d0e6      	beq.n	80059e8 <_printf_common+0xa4>
 8005a1a:	3601      	adds	r6, #1
 8005a1c:	e7d9      	b.n	80059d2 <_printf_common+0x8e>
	...

08005a20 <_printf_i>:
 8005a20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a24:	7e0f      	ldrb	r7, [r1, #24]
 8005a26:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a28:	2f78      	cmp	r7, #120	@ 0x78
 8005a2a:	4691      	mov	r9, r2
 8005a2c:	4680      	mov	r8, r0
 8005a2e:	460c      	mov	r4, r1
 8005a30:	469a      	mov	sl, r3
 8005a32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a36:	d807      	bhi.n	8005a48 <_printf_i+0x28>
 8005a38:	2f62      	cmp	r7, #98	@ 0x62
 8005a3a:	d80a      	bhi.n	8005a52 <_printf_i+0x32>
 8005a3c:	2f00      	cmp	r7, #0
 8005a3e:	f000 80d2 	beq.w	8005be6 <_printf_i+0x1c6>
 8005a42:	2f58      	cmp	r7, #88	@ 0x58
 8005a44:	f000 80b9 	beq.w	8005bba <_printf_i+0x19a>
 8005a48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a50:	e03a      	b.n	8005ac8 <_printf_i+0xa8>
 8005a52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a56:	2b15      	cmp	r3, #21
 8005a58:	d8f6      	bhi.n	8005a48 <_printf_i+0x28>
 8005a5a:	a101      	add	r1, pc, #4	@ (adr r1, 8005a60 <_printf_i+0x40>)
 8005a5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a60:	08005ab9 	.word	0x08005ab9
 8005a64:	08005acd 	.word	0x08005acd
 8005a68:	08005a49 	.word	0x08005a49
 8005a6c:	08005a49 	.word	0x08005a49
 8005a70:	08005a49 	.word	0x08005a49
 8005a74:	08005a49 	.word	0x08005a49
 8005a78:	08005acd 	.word	0x08005acd
 8005a7c:	08005a49 	.word	0x08005a49
 8005a80:	08005a49 	.word	0x08005a49
 8005a84:	08005a49 	.word	0x08005a49
 8005a88:	08005a49 	.word	0x08005a49
 8005a8c:	08005bcd 	.word	0x08005bcd
 8005a90:	08005af7 	.word	0x08005af7
 8005a94:	08005b87 	.word	0x08005b87
 8005a98:	08005a49 	.word	0x08005a49
 8005a9c:	08005a49 	.word	0x08005a49
 8005aa0:	08005bef 	.word	0x08005bef
 8005aa4:	08005a49 	.word	0x08005a49
 8005aa8:	08005af7 	.word	0x08005af7
 8005aac:	08005a49 	.word	0x08005a49
 8005ab0:	08005a49 	.word	0x08005a49
 8005ab4:	08005b8f 	.word	0x08005b8f
 8005ab8:	6833      	ldr	r3, [r6, #0]
 8005aba:	1d1a      	adds	r2, r3, #4
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	6032      	str	r2, [r6, #0]
 8005ac0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ac4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e09d      	b.n	8005c08 <_printf_i+0x1e8>
 8005acc:	6833      	ldr	r3, [r6, #0]
 8005ace:	6820      	ldr	r0, [r4, #0]
 8005ad0:	1d19      	adds	r1, r3, #4
 8005ad2:	6031      	str	r1, [r6, #0]
 8005ad4:	0606      	lsls	r6, r0, #24
 8005ad6:	d501      	bpl.n	8005adc <_printf_i+0xbc>
 8005ad8:	681d      	ldr	r5, [r3, #0]
 8005ada:	e003      	b.n	8005ae4 <_printf_i+0xc4>
 8005adc:	0645      	lsls	r5, r0, #25
 8005ade:	d5fb      	bpl.n	8005ad8 <_printf_i+0xb8>
 8005ae0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005ae4:	2d00      	cmp	r5, #0
 8005ae6:	da03      	bge.n	8005af0 <_printf_i+0xd0>
 8005ae8:	232d      	movs	r3, #45	@ 0x2d
 8005aea:	426d      	negs	r5, r5
 8005aec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005af0:	4859      	ldr	r0, [pc, #356]	@ (8005c58 <_printf_i+0x238>)
 8005af2:	230a      	movs	r3, #10
 8005af4:	e011      	b.n	8005b1a <_printf_i+0xfa>
 8005af6:	6821      	ldr	r1, [r4, #0]
 8005af8:	6833      	ldr	r3, [r6, #0]
 8005afa:	0608      	lsls	r0, r1, #24
 8005afc:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b00:	d402      	bmi.n	8005b08 <_printf_i+0xe8>
 8005b02:	0649      	lsls	r1, r1, #25
 8005b04:	bf48      	it	mi
 8005b06:	b2ad      	uxthmi	r5, r5
 8005b08:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b0a:	4853      	ldr	r0, [pc, #332]	@ (8005c58 <_printf_i+0x238>)
 8005b0c:	6033      	str	r3, [r6, #0]
 8005b0e:	bf14      	ite	ne
 8005b10:	230a      	movne	r3, #10
 8005b12:	2308      	moveq	r3, #8
 8005b14:	2100      	movs	r1, #0
 8005b16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b1a:	6866      	ldr	r6, [r4, #4]
 8005b1c:	60a6      	str	r6, [r4, #8]
 8005b1e:	2e00      	cmp	r6, #0
 8005b20:	bfa2      	ittt	ge
 8005b22:	6821      	ldrge	r1, [r4, #0]
 8005b24:	f021 0104 	bicge.w	r1, r1, #4
 8005b28:	6021      	strge	r1, [r4, #0]
 8005b2a:	b90d      	cbnz	r5, 8005b30 <_printf_i+0x110>
 8005b2c:	2e00      	cmp	r6, #0
 8005b2e:	d04b      	beq.n	8005bc8 <_printf_i+0x1a8>
 8005b30:	4616      	mov	r6, r2
 8005b32:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b36:	fb03 5711 	mls	r7, r3, r1, r5
 8005b3a:	5dc7      	ldrb	r7, [r0, r7]
 8005b3c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b40:	462f      	mov	r7, r5
 8005b42:	42bb      	cmp	r3, r7
 8005b44:	460d      	mov	r5, r1
 8005b46:	d9f4      	bls.n	8005b32 <_printf_i+0x112>
 8005b48:	2b08      	cmp	r3, #8
 8005b4a:	d10b      	bne.n	8005b64 <_printf_i+0x144>
 8005b4c:	6823      	ldr	r3, [r4, #0]
 8005b4e:	07df      	lsls	r7, r3, #31
 8005b50:	d508      	bpl.n	8005b64 <_printf_i+0x144>
 8005b52:	6923      	ldr	r3, [r4, #16]
 8005b54:	6861      	ldr	r1, [r4, #4]
 8005b56:	4299      	cmp	r1, r3
 8005b58:	bfde      	ittt	le
 8005b5a:	2330      	movle	r3, #48	@ 0x30
 8005b5c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b60:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b64:	1b92      	subs	r2, r2, r6
 8005b66:	6122      	str	r2, [r4, #16]
 8005b68:	f8cd a000 	str.w	sl, [sp]
 8005b6c:	464b      	mov	r3, r9
 8005b6e:	aa03      	add	r2, sp, #12
 8005b70:	4621      	mov	r1, r4
 8005b72:	4640      	mov	r0, r8
 8005b74:	f7ff fee6 	bl	8005944 <_printf_common>
 8005b78:	3001      	adds	r0, #1
 8005b7a:	d14a      	bne.n	8005c12 <_printf_i+0x1f2>
 8005b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b80:	b004      	add	sp, #16
 8005b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b86:	6823      	ldr	r3, [r4, #0]
 8005b88:	f043 0320 	orr.w	r3, r3, #32
 8005b8c:	6023      	str	r3, [r4, #0]
 8005b8e:	4833      	ldr	r0, [pc, #204]	@ (8005c5c <_printf_i+0x23c>)
 8005b90:	2778      	movs	r7, #120	@ 0x78
 8005b92:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005b96:	6823      	ldr	r3, [r4, #0]
 8005b98:	6831      	ldr	r1, [r6, #0]
 8005b9a:	061f      	lsls	r7, r3, #24
 8005b9c:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ba0:	d402      	bmi.n	8005ba8 <_printf_i+0x188>
 8005ba2:	065f      	lsls	r7, r3, #25
 8005ba4:	bf48      	it	mi
 8005ba6:	b2ad      	uxthmi	r5, r5
 8005ba8:	6031      	str	r1, [r6, #0]
 8005baa:	07d9      	lsls	r1, r3, #31
 8005bac:	bf44      	itt	mi
 8005bae:	f043 0320 	orrmi.w	r3, r3, #32
 8005bb2:	6023      	strmi	r3, [r4, #0]
 8005bb4:	b11d      	cbz	r5, 8005bbe <_printf_i+0x19e>
 8005bb6:	2310      	movs	r3, #16
 8005bb8:	e7ac      	b.n	8005b14 <_printf_i+0xf4>
 8005bba:	4827      	ldr	r0, [pc, #156]	@ (8005c58 <_printf_i+0x238>)
 8005bbc:	e7e9      	b.n	8005b92 <_printf_i+0x172>
 8005bbe:	6823      	ldr	r3, [r4, #0]
 8005bc0:	f023 0320 	bic.w	r3, r3, #32
 8005bc4:	6023      	str	r3, [r4, #0]
 8005bc6:	e7f6      	b.n	8005bb6 <_printf_i+0x196>
 8005bc8:	4616      	mov	r6, r2
 8005bca:	e7bd      	b.n	8005b48 <_printf_i+0x128>
 8005bcc:	6833      	ldr	r3, [r6, #0]
 8005bce:	6825      	ldr	r5, [r4, #0]
 8005bd0:	6961      	ldr	r1, [r4, #20]
 8005bd2:	1d18      	adds	r0, r3, #4
 8005bd4:	6030      	str	r0, [r6, #0]
 8005bd6:	062e      	lsls	r6, r5, #24
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	d501      	bpl.n	8005be0 <_printf_i+0x1c0>
 8005bdc:	6019      	str	r1, [r3, #0]
 8005bde:	e002      	b.n	8005be6 <_printf_i+0x1c6>
 8005be0:	0668      	lsls	r0, r5, #25
 8005be2:	d5fb      	bpl.n	8005bdc <_printf_i+0x1bc>
 8005be4:	8019      	strh	r1, [r3, #0]
 8005be6:	2300      	movs	r3, #0
 8005be8:	6123      	str	r3, [r4, #16]
 8005bea:	4616      	mov	r6, r2
 8005bec:	e7bc      	b.n	8005b68 <_printf_i+0x148>
 8005bee:	6833      	ldr	r3, [r6, #0]
 8005bf0:	1d1a      	adds	r2, r3, #4
 8005bf2:	6032      	str	r2, [r6, #0]
 8005bf4:	681e      	ldr	r6, [r3, #0]
 8005bf6:	6862      	ldr	r2, [r4, #4]
 8005bf8:	2100      	movs	r1, #0
 8005bfa:	4630      	mov	r0, r6
 8005bfc:	f7fa faf0 	bl	80001e0 <memchr>
 8005c00:	b108      	cbz	r0, 8005c06 <_printf_i+0x1e6>
 8005c02:	1b80      	subs	r0, r0, r6
 8005c04:	6060      	str	r0, [r4, #4]
 8005c06:	6863      	ldr	r3, [r4, #4]
 8005c08:	6123      	str	r3, [r4, #16]
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c10:	e7aa      	b.n	8005b68 <_printf_i+0x148>
 8005c12:	6923      	ldr	r3, [r4, #16]
 8005c14:	4632      	mov	r2, r6
 8005c16:	4649      	mov	r1, r9
 8005c18:	4640      	mov	r0, r8
 8005c1a:	47d0      	blx	sl
 8005c1c:	3001      	adds	r0, #1
 8005c1e:	d0ad      	beq.n	8005b7c <_printf_i+0x15c>
 8005c20:	6823      	ldr	r3, [r4, #0]
 8005c22:	079b      	lsls	r3, r3, #30
 8005c24:	d413      	bmi.n	8005c4e <_printf_i+0x22e>
 8005c26:	68e0      	ldr	r0, [r4, #12]
 8005c28:	9b03      	ldr	r3, [sp, #12]
 8005c2a:	4298      	cmp	r0, r3
 8005c2c:	bfb8      	it	lt
 8005c2e:	4618      	movlt	r0, r3
 8005c30:	e7a6      	b.n	8005b80 <_printf_i+0x160>
 8005c32:	2301      	movs	r3, #1
 8005c34:	4632      	mov	r2, r6
 8005c36:	4649      	mov	r1, r9
 8005c38:	4640      	mov	r0, r8
 8005c3a:	47d0      	blx	sl
 8005c3c:	3001      	adds	r0, #1
 8005c3e:	d09d      	beq.n	8005b7c <_printf_i+0x15c>
 8005c40:	3501      	adds	r5, #1
 8005c42:	68e3      	ldr	r3, [r4, #12]
 8005c44:	9903      	ldr	r1, [sp, #12]
 8005c46:	1a5b      	subs	r3, r3, r1
 8005c48:	42ab      	cmp	r3, r5
 8005c4a:	dcf2      	bgt.n	8005c32 <_printf_i+0x212>
 8005c4c:	e7eb      	b.n	8005c26 <_printf_i+0x206>
 8005c4e:	2500      	movs	r5, #0
 8005c50:	f104 0619 	add.w	r6, r4, #25
 8005c54:	e7f5      	b.n	8005c42 <_printf_i+0x222>
 8005c56:	bf00      	nop
 8005c58:	0800b816 	.word	0x0800b816
 8005c5c:	0800b827 	.word	0x0800b827

08005c60 <_scanf_float>:
 8005c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c64:	b087      	sub	sp, #28
 8005c66:	4617      	mov	r7, r2
 8005c68:	9303      	str	r3, [sp, #12]
 8005c6a:	688b      	ldr	r3, [r1, #8]
 8005c6c:	1e5a      	subs	r2, r3, #1
 8005c6e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005c72:	bf81      	itttt	hi
 8005c74:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005c78:	eb03 0b05 	addhi.w	fp, r3, r5
 8005c7c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005c80:	608b      	strhi	r3, [r1, #8]
 8005c82:	680b      	ldr	r3, [r1, #0]
 8005c84:	460a      	mov	r2, r1
 8005c86:	f04f 0500 	mov.w	r5, #0
 8005c8a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005c8e:	f842 3b1c 	str.w	r3, [r2], #28
 8005c92:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005c96:	4680      	mov	r8, r0
 8005c98:	460c      	mov	r4, r1
 8005c9a:	bf98      	it	ls
 8005c9c:	f04f 0b00 	movls.w	fp, #0
 8005ca0:	9201      	str	r2, [sp, #4]
 8005ca2:	4616      	mov	r6, r2
 8005ca4:	46aa      	mov	sl, r5
 8005ca6:	46a9      	mov	r9, r5
 8005ca8:	9502      	str	r5, [sp, #8]
 8005caa:	68a2      	ldr	r2, [r4, #8]
 8005cac:	b152      	cbz	r2, 8005cc4 <_scanf_float+0x64>
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	781b      	ldrb	r3, [r3, #0]
 8005cb2:	2b4e      	cmp	r3, #78	@ 0x4e
 8005cb4:	d864      	bhi.n	8005d80 <_scanf_float+0x120>
 8005cb6:	2b40      	cmp	r3, #64	@ 0x40
 8005cb8:	d83c      	bhi.n	8005d34 <_scanf_float+0xd4>
 8005cba:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005cbe:	b2c8      	uxtb	r0, r1
 8005cc0:	280e      	cmp	r0, #14
 8005cc2:	d93a      	bls.n	8005d3a <_scanf_float+0xda>
 8005cc4:	f1b9 0f00 	cmp.w	r9, #0
 8005cc8:	d003      	beq.n	8005cd2 <_scanf_float+0x72>
 8005cca:	6823      	ldr	r3, [r4, #0]
 8005ccc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005cd0:	6023      	str	r3, [r4, #0]
 8005cd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005cd6:	f1ba 0f01 	cmp.w	sl, #1
 8005cda:	f200 8117 	bhi.w	8005f0c <_scanf_float+0x2ac>
 8005cde:	9b01      	ldr	r3, [sp, #4]
 8005ce0:	429e      	cmp	r6, r3
 8005ce2:	f200 8108 	bhi.w	8005ef6 <_scanf_float+0x296>
 8005ce6:	2001      	movs	r0, #1
 8005ce8:	b007      	add	sp, #28
 8005cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cee:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005cf2:	2a0d      	cmp	r2, #13
 8005cf4:	d8e6      	bhi.n	8005cc4 <_scanf_float+0x64>
 8005cf6:	a101      	add	r1, pc, #4	@ (adr r1, 8005cfc <_scanf_float+0x9c>)
 8005cf8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005cfc:	08005e43 	.word	0x08005e43
 8005d00:	08005cc5 	.word	0x08005cc5
 8005d04:	08005cc5 	.word	0x08005cc5
 8005d08:	08005cc5 	.word	0x08005cc5
 8005d0c:	08005ea3 	.word	0x08005ea3
 8005d10:	08005e7b 	.word	0x08005e7b
 8005d14:	08005cc5 	.word	0x08005cc5
 8005d18:	08005cc5 	.word	0x08005cc5
 8005d1c:	08005e51 	.word	0x08005e51
 8005d20:	08005cc5 	.word	0x08005cc5
 8005d24:	08005cc5 	.word	0x08005cc5
 8005d28:	08005cc5 	.word	0x08005cc5
 8005d2c:	08005cc5 	.word	0x08005cc5
 8005d30:	08005e09 	.word	0x08005e09
 8005d34:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005d38:	e7db      	b.n	8005cf2 <_scanf_float+0x92>
 8005d3a:	290e      	cmp	r1, #14
 8005d3c:	d8c2      	bhi.n	8005cc4 <_scanf_float+0x64>
 8005d3e:	a001      	add	r0, pc, #4	@ (adr r0, 8005d44 <_scanf_float+0xe4>)
 8005d40:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005d44:	08005df9 	.word	0x08005df9
 8005d48:	08005cc5 	.word	0x08005cc5
 8005d4c:	08005df9 	.word	0x08005df9
 8005d50:	08005e8f 	.word	0x08005e8f
 8005d54:	08005cc5 	.word	0x08005cc5
 8005d58:	08005da1 	.word	0x08005da1
 8005d5c:	08005ddf 	.word	0x08005ddf
 8005d60:	08005ddf 	.word	0x08005ddf
 8005d64:	08005ddf 	.word	0x08005ddf
 8005d68:	08005ddf 	.word	0x08005ddf
 8005d6c:	08005ddf 	.word	0x08005ddf
 8005d70:	08005ddf 	.word	0x08005ddf
 8005d74:	08005ddf 	.word	0x08005ddf
 8005d78:	08005ddf 	.word	0x08005ddf
 8005d7c:	08005ddf 	.word	0x08005ddf
 8005d80:	2b6e      	cmp	r3, #110	@ 0x6e
 8005d82:	d809      	bhi.n	8005d98 <_scanf_float+0x138>
 8005d84:	2b60      	cmp	r3, #96	@ 0x60
 8005d86:	d8b2      	bhi.n	8005cee <_scanf_float+0x8e>
 8005d88:	2b54      	cmp	r3, #84	@ 0x54
 8005d8a:	d07b      	beq.n	8005e84 <_scanf_float+0x224>
 8005d8c:	2b59      	cmp	r3, #89	@ 0x59
 8005d8e:	d199      	bne.n	8005cc4 <_scanf_float+0x64>
 8005d90:	2d07      	cmp	r5, #7
 8005d92:	d197      	bne.n	8005cc4 <_scanf_float+0x64>
 8005d94:	2508      	movs	r5, #8
 8005d96:	e02c      	b.n	8005df2 <_scanf_float+0x192>
 8005d98:	2b74      	cmp	r3, #116	@ 0x74
 8005d9a:	d073      	beq.n	8005e84 <_scanf_float+0x224>
 8005d9c:	2b79      	cmp	r3, #121	@ 0x79
 8005d9e:	e7f6      	b.n	8005d8e <_scanf_float+0x12e>
 8005da0:	6821      	ldr	r1, [r4, #0]
 8005da2:	05c8      	lsls	r0, r1, #23
 8005da4:	d51b      	bpl.n	8005dde <_scanf_float+0x17e>
 8005da6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005daa:	6021      	str	r1, [r4, #0]
 8005dac:	f109 0901 	add.w	r9, r9, #1
 8005db0:	f1bb 0f00 	cmp.w	fp, #0
 8005db4:	d003      	beq.n	8005dbe <_scanf_float+0x15e>
 8005db6:	3201      	adds	r2, #1
 8005db8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005dbc:	60a2      	str	r2, [r4, #8]
 8005dbe:	68a3      	ldr	r3, [r4, #8]
 8005dc0:	3b01      	subs	r3, #1
 8005dc2:	60a3      	str	r3, [r4, #8]
 8005dc4:	6923      	ldr	r3, [r4, #16]
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	6123      	str	r3, [r4, #16]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	607b      	str	r3, [r7, #4]
 8005dd2:	f340 8087 	ble.w	8005ee4 <_scanf_float+0x284>
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	3301      	adds	r3, #1
 8005dda:	603b      	str	r3, [r7, #0]
 8005ddc:	e765      	b.n	8005caa <_scanf_float+0x4a>
 8005dde:	eb1a 0105 	adds.w	r1, sl, r5
 8005de2:	f47f af6f 	bne.w	8005cc4 <_scanf_float+0x64>
 8005de6:	6822      	ldr	r2, [r4, #0]
 8005de8:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005dec:	6022      	str	r2, [r4, #0]
 8005dee:	460d      	mov	r5, r1
 8005df0:	468a      	mov	sl, r1
 8005df2:	f806 3b01 	strb.w	r3, [r6], #1
 8005df6:	e7e2      	b.n	8005dbe <_scanf_float+0x15e>
 8005df8:	6822      	ldr	r2, [r4, #0]
 8005dfa:	0610      	lsls	r0, r2, #24
 8005dfc:	f57f af62 	bpl.w	8005cc4 <_scanf_float+0x64>
 8005e00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005e04:	6022      	str	r2, [r4, #0]
 8005e06:	e7f4      	b.n	8005df2 <_scanf_float+0x192>
 8005e08:	f1ba 0f00 	cmp.w	sl, #0
 8005e0c:	d10e      	bne.n	8005e2c <_scanf_float+0x1cc>
 8005e0e:	f1b9 0f00 	cmp.w	r9, #0
 8005e12:	d10e      	bne.n	8005e32 <_scanf_float+0x1d2>
 8005e14:	6822      	ldr	r2, [r4, #0]
 8005e16:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005e1a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005e1e:	d108      	bne.n	8005e32 <_scanf_float+0x1d2>
 8005e20:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005e24:	6022      	str	r2, [r4, #0]
 8005e26:	f04f 0a01 	mov.w	sl, #1
 8005e2a:	e7e2      	b.n	8005df2 <_scanf_float+0x192>
 8005e2c:	f1ba 0f02 	cmp.w	sl, #2
 8005e30:	d055      	beq.n	8005ede <_scanf_float+0x27e>
 8005e32:	2d01      	cmp	r5, #1
 8005e34:	d002      	beq.n	8005e3c <_scanf_float+0x1dc>
 8005e36:	2d04      	cmp	r5, #4
 8005e38:	f47f af44 	bne.w	8005cc4 <_scanf_float+0x64>
 8005e3c:	3501      	adds	r5, #1
 8005e3e:	b2ed      	uxtb	r5, r5
 8005e40:	e7d7      	b.n	8005df2 <_scanf_float+0x192>
 8005e42:	f1ba 0f01 	cmp.w	sl, #1
 8005e46:	f47f af3d 	bne.w	8005cc4 <_scanf_float+0x64>
 8005e4a:	f04f 0a02 	mov.w	sl, #2
 8005e4e:	e7d0      	b.n	8005df2 <_scanf_float+0x192>
 8005e50:	b97d      	cbnz	r5, 8005e72 <_scanf_float+0x212>
 8005e52:	f1b9 0f00 	cmp.w	r9, #0
 8005e56:	f47f af38 	bne.w	8005cca <_scanf_float+0x6a>
 8005e5a:	6822      	ldr	r2, [r4, #0]
 8005e5c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005e60:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005e64:	f040 8108 	bne.w	8006078 <_scanf_float+0x418>
 8005e68:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005e6c:	6022      	str	r2, [r4, #0]
 8005e6e:	2501      	movs	r5, #1
 8005e70:	e7bf      	b.n	8005df2 <_scanf_float+0x192>
 8005e72:	2d03      	cmp	r5, #3
 8005e74:	d0e2      	beq.n	8005e3c <_scanf_float+0x1dc>
 8005e76:	2d05      	cmp	r5, #5
 8005e78:	e7de      	b.n	8005e38 <_scanf_float+0x1d8>
 8005e7a:	2d02      	cmp	r5, #2
 8005e7c:	f47f af22 	bne.w	8005cc4 <_scanf_float+0x64>
 8005e80:	2503      	movs	r5, #3
 8005e82:	e7b6      	b.n	8005df2 <_scanf_float+0x192>
 8005e84:	2d06      	cmp	r5, #6
 8005e86:	f47f af1d 	bne.w	8005cc4 <_scanf_float+0x64>
 8005e8a:	2507      	movs	r5, #7
 8005e8c:	e7b1      	b.n	8005df2 <_scanf_float+0x192>
 8005e8e:	6822      	ldr	r2, [r4, #0]
 8005e90:	0591      	lsls	r1, r2, #22
 8005e92:	f57f af17 	bpl.w	8005cc4 <_scanf_float+0x64>
 8005e96:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005e9a:	6022      	str	r2, [r4, #0]
 8005e9c:	f8cd 9008 	str.w	r9, [sp, #8]
 8005ea0:	e7a7      	b.n	8005df2 <_scanf_float+0x192>
 8005ea2:	6822      	ldr	r2, [r4, #0]
 8005ea4:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005ea8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005eac:	d006      	beq.n	8005ebc <_scanf_float+0x25c>
 8005eae:	0550      	lsls	r0, r2, #21
 8005eb0:	f57f af08 	bpl.w	8005cc4 <_scanf_float+0x64>
 8005eb4:	f1b9 0f00 	cmp.w	r9, #0
 8005eb8:	f000 80de 	beq.w	8006078 <_scanf_float+0x418>
 8005ebc:	0591      	lsls	r1, r2, #22
 8005ebe:	bf58      	it	pl
 8005ec0:	9902      	ldrpl	r1, [sp, #8]
 8005ec2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005ec6:	bf58      	it	pl
 8005ec8:	eba9 0101 	subpl.w	r1, r9, r1
 8005ecc:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005ed0:	bf58      	it	pl
 8005ed2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005ed6:	6022      	str	r2, [r4, #0]
 8005ed8:	f04f 0900 	mov.w	r9, #0
 8005edc:	e789      	b.n	8005df2 <_scanf_float+0x192>
 8005ede:	f04f 0a03 	mov.w	sl, #3
 8005ee2:	e786      	b.n	8005df2 <_scanf_float+0x192>
 8005ee4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005ee8:	4639      	mov	r1, r7
 8005eea:	4640      	mov	r0, r8
 8005eec:	4798      	blx	r3
 8005eee:	2800      	cmp	r0, #0
 8005ef0:	f43f aedb 	beq.w	8005caa <_scanf_float+0x4a>
 8005ef4:	e6e6      	b.n	8005cc4 <_scanf_float+0x64>
 8005ef6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005efa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005efe:	463a      	mov	r2, r7
 8005f00:	4640      	mov	r0, r8
 8005f02:	4798      	blx	r3
 8005f04:	6923      	ldr	r3, [r4, #16]
 8005f06:	3b01      	subs	r3, #1
 8005f08:	6123      	str	r3, [r4, #16]
 8005f0a:	e6e8      	b.n	8005cde <_scanf_float+0x7e>
 8005f0c:	1e6b      	subs	r3, r5, #1
 8005f0e:	2b06      	cmp	r3, #6
 8005f10:	d824      	bhi.n	8005f5c <_scanf_float+0x2fc>
 8005f12:	2d02      	cmp	r5, #2
 8005f14:	d836      	bhi.n	8005f84 <_scanf_float+0x324>
 8005f16:	9b01      	ldr	r3, [sp, #4]
 8005f18:	429e      	cmp	r6, r3
 8005f1a:	f67f aee4 	bls.w	8005ce6 <_scanf_float+0x86>
 8005f1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005f22:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005f26:	463a      	mov	r2, r7
 8005f28:	4640      	mov	r0, r8
 8005f2a:	4798      	blx	r3
 8005f2c:	6923      	ldr	r3, [r4, #16]
 8005f2e:	3b01      	subs	r3, #1
 8005f30:	6123      	str	r3, [r4, #16]
 8005f32:	e7f0      	b.n	8005f16 <_scanf_float+0x2b6>
 8005f34:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005f38:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005f3c:	463a      	mov	r2, r7
 8005f3e:	4640      	mov	r0, r8
 8005f40:	4798      	blx	r3
 8005f42:	6923      	ldr	r3, [r4, #16]
 8005f44:	3b01      	subs	r3, #1
 8005f46:	6123      	str	r3, [r4, #16]
 8005f48:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f4c:	fa5f fa8a 	uxtb.w	sl, sl
 8005f50:	f1ba 0f02 	cmp.w	sl, #2
 8005f54:	d1ee      	bne.n	8005f34 <_scanf_float+0x2d4>
 8005f56:	3d03      	subs	r5, #3
 8005f58:	b2ed      	uxtb	r5, r5
 8005f5a:	1b76      	subs	r6, r6, r5
 8005f5c:	6823      	ldr	r3, [r4, #0]
 8005f5e:	05da      	lsls	r2, r3, #23
 8005f60:	d530      	bpl.n	8005fc4 <_scanf_float+0x364>
 8005f62:	055b      	lsls	r3, r3, #21
 8005f64:	d511      	bpl.n	8005f8a <_scanf_float+0x32a>
 8005f66:	9b01      	ldr	r3, [sp, #4]
 8005f68:	429e      	cmp	r6, r3
 8005f6a:	f67f aebc 	bls.w	8005ce6 <_scanf_float+0x86>
 8005f6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005f72:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005f76:	463a      	mov	r2, r7
 8005f78:	4640      	mov	r0, r8
 8005f7a:	4798      	blx	r3
 8005f7c:	6923      	ldr	r3, [r4, #16]
 8005f7e:	3b01      	subs	r3, #1
 8005f80:	6123      	str	r3, [r4, #16]
 8005f82:	e7f0      	b.n	8005f66 <_scanf_float+0x306>
 8005f84:	46aa      	mov	sl, r5
 8005f86:	46b3      	mov	fp, r6
 8005f88:	e7de      	b.n	8005f48 <_scanf_float+0x2e8>
 8005f8a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005f8e:	6923      	ldr	r3, [r4, #16]
 8005f90:	2965      	cmp	r1, #101	@ 0x65
 8005f92:	f103 33ff 	add.w	r3, r3, #4294967295
 8005f96:	f106 35ff 	add.w	r5, r6, #4294967295
 8005f9a:	6123      	str	r3, [r4, #16]
 8005f9c:	d00c      	beq.n	8005fb8 <_scanf_float+0x358>
 8005f9e:	2945      	cmp	r1, #69	@ 0x45
 8005fa0:	d00a      	beq.n	8005fb8 <_scanf_float+0x358>
 8005fa2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005fa6:	463a      	mov	r2, r7
 8005fa8:	4640      	mov	r0, r8
 8005faa:	4798      	blx	r3
 8005fac:	6923      	ldr	r3, [r4, #16]
 8005fae:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005fb2:	3b01      	subs	r3, #1
 8005fb4:	1eb5      	subs	r5, r6, #2
 8005fb6:	6123      	str	r3, [r4, #16]
 8005fb8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005fbc:	463a      	mov	r2, r7
 8005fbe:	4640      	mov	r0, r8
 8005fc0:	4798      	blx	r3
 8005fc2:	462e      	mov	r6, r5
 8005fc4:	6822      	ldr	r2, [r4, #0]
 8005fc6:	f012 0210 	ands.w	r2, r2, #16
 8005fca:	d001      	beq.n	8005fd0 <_scanf_float+0x370>
 8005fcc:	2000      	movs	r0, #0
 8005fce:	e68b      	b.n	8005ce8 <_scanf_float+0x88>
 8005fd0:	7032      	strb	r2, [r6, #0]
 8005fd2:	6823      	ldr	r3, [r4, #0]
 8005fd4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005fd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fdc:	d11c      	bne.n	8006018 <_scanf_float+0x3b8>
 8005fde:	9b02      	ldr	r3, [sp, #8]
 8005fe0:	454b      	cmp	r3, r9
 8005fe2:	eba3 0209 	sub.w	r2, r3, r9
 8005fe6:	d123      	bne.n	8006030 <_scanf_float+0x3d0>
 8005fe8:	9901      	ldr	r1, [sp, #4]
 8005fea:	2200      	movs	r2, #0
 8005fec:	4640      	mov	r0, r8
 8005fee:	f002 fbf7 	bl	80087e0 <_strtod_r>
 8005ff2:	9b03      	ldr	r3, [sp, #12]
 8005ff4:	6821      	ldr	r1, [r4, #0]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f011 0f02 	tst.w	r1, #2
 8005ffc:	ec57 6b10 	vmov	r6, r7, d0
 8006000:	f103 0204 	add.w	r2, r3, #4
 8006004:	d01f      	beq.n	8006046 <_scanf_float+0x3e6>
 8006006:	9903      	ldr	r1, [sp, #12]
 8006008:	600a      	str	r2, [r1, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	e9c3 6700 	strd	r6, r7, [r3]
 8006010:	68e3      	ldr	r3, [r4, #12]
 8006012:	3301      	adds	r3, #1
 8006014:	60e3      	str	r3, [r4, #12]
 8006016:	e7d9      	b.n	8005fcc <_scanf_float+0x36c>
 8006018:	9b04      	ldr	r3, [sp, #16]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d0e4      	beq.n	8005fe8 <_scanf_float+0x388>
 800601e:	9905      	ldr	r1, [sp, #20]
 8006020:	230a      	movs	r3, #10
 8006022:	3101      	adds	r1, #1
 8006024:	4640      	mov	r0, r8
 8006026:	f002 fc5b 	bl	80088e0 <_strtol_r>
 800602a:	9b04      	ldr	r3, [sp, #16]
 800602c:	9e05      	ldr	r6, [sp, #20]
 800602e:	1ac2      	subs	r2, r0, r3
 8006030:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006034:	429e      	cmp	r6, r3
 8006036:	bf28      	it	cs
 8006038:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800603c:	4910      	ldr	r1, [pc, #64]	@ (8006080 <_scanf_float+0x420>)
 800603e:	4630      	mov	r0, r6
 8006040:	f000 f8e4 	bl	800620c <siprintf>
 8006044:	e7d0      	b.n	8005fe8 <_scanf_float+0x388>
 8006046:	f011 0f04 	tst.w	r1, #4
 800604a:	9903      	ldr	r1, [sp, #12]
 800604c:	600a      	str	r2, [r1, #0]
 800604e:	d1dc      	bne.n	800600a <_scanf_float+0x3aa>
 8006050:	681d      	ldr	r5, [r3, #0]
 8006052:	4632      	mov	r2, r6
 8006054:	463b      	mov	r3, r7
 8006056:	4630      	mov	r0, r6
 8006058:	4639      	mov	r1, r7
 800605a:	f7fa fd6f 	bl	8000b3c <__aeabi_dcmpun>
 800605e:	b128      	cbz	r0, 800606c <_scanf_float+0x40c>
 8006060:	4808      	ldr	r0, [pc, #32]	@ (8006084 <_scanf_float+0x424>)
 8006062:	f000 f9b7 	bl	80063d4 <nanf>
 8006066:	ed85 0a00 	vstr	s0, [r5]
 800606a:	e7d1      	b.n	8006010 <_scanf_float+0x3b0>
 800606c:	4630      	mov	r0, r6
 800606e:	4639      	mov	r1, r7
 8006070:	f7fa fdc2 	bl	8000bf8 <__aeabi_d2f>
 8006074:	6028      	str	r0, [r5, #0]
 8006076:	e7cb      	b.n	8006010 <_scanf_float+0x3b0>
 8006078:	f04f 0900 	mov.w	r9, #0
 800607c:	e629      	b.n	8005cd2 <_scanf_float+0x72>
 800607e:	bf00      	nop
 8006080:	0800b838 	.word	0x0800b838
 8006084:	0800bbcd 	.word	0x0800bbcd

08006088 <std>:
 8006088:	2300      	movs	r3, #0
 800608a:	b510      	push	{r4, lr}
 800608c:	4604      	mov	r4, r0
 800608e:	e9c0 3300 	strd	r3, r3, [r0]
 8006092:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006096:	6083      	str	r3, [r0, #8]
 8006098:	8181      	strh	r1, [r0, #12]
 800609a:	6643      	str	r3, [r0, #100]	@ 0x64
 800609c:	81c2      	strh	r2, [r0, #14]
 800609e:	6183      	str	r3, [r0, #24]
 80060a0:	4619      	mov	r1, r3
 80060a2:	2208      	movs	r2, #8
 80060a4:	305c      	adds	r0, #92	@ 0x5c
 80060a6:	f000 f914 	bl	80062d2 <memset>
 80060aa:	4b0d      	ldr	r3, [pc, #52]	@ (80060e0 <std+0x58>)
 80060ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80060ae:	4b0d      	ldr	r3, [pc, #52]	@ (80060e4 <std+0x5c>)
 80060b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80060b2:	4b0d      	ldr	r3, [pc, #52]	@ (80060e8 <std+0x60>)
 80060b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80060b6:	4b0d      	ldr	r3, [pc, #52]	@ (80060ec <std+0x64>)
 80060b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80060ba:	4b0d      	ldr	r3, [pc, #52]	@ (80060f0 <std+0x68>)
 80060bc:	6224      	str	r4, [r4, #32]
 80060be:	429c      	cmp	r4, r3
 80060c0:	d006      	beq.n	80060d0 <std+0x48>
 80060c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80060c6:	4294      	cmp	r4, r2
 80060c8:	d002      	beq.n	80060d0 <std+0x48>
 80060ca:	33d0      	adds	r3, #208	@ 0xd0
 80060cc:	429c      	cmp	r4, r3
 80060ce:	d105      	bne.n	80060dc <std+0x54>
 80060d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80060d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060d8:	f000 b978 	b.w	80063cc <__retarget_lock_init_recursive>
 80060dc:	bd10      	pop	{r4, pc}
 80060de:	bf00      	nop
 80060e0:	0800624d 	.word	0x0800624d
 80060e4:	0800626f 	.word	0x0800626f
 80060e8:	080062a7 	.word	0x080062a7
 80060ec:	080062cb 	.word	0x080062cb
 80060f0:	200003bc 	.word	0x200003bc

080060f4 <stdio_exit_handler>:
 80060f4:	4a02      	ldr	r2, [pc, #8]	@ (8006100 <stdio_exit_handler+0xc>)
 80060f6:	4903      	ldr	r1, [pc, #12]	@ (8006104 <stdio_exit_handler+0x10>)
 80060f8:	4803      	ldr	r0, [pc, #12]	@ (8006108 <stdio_exit_handler+0x14>)
 80060fa:	f000 b869 	b.w	80061d0 <_fwalk_sglue>
 80060fe:	bf00      	nop
 8006100:	2000001c 	.word	0x2000001c
 8006104:	08008c9d 	.word	0x08008c9d
 8006108:	2000002c 	.word	0x2000002c

0800610c <cleanup_stdio>:
 800610c:	6841      	ldr	r1, [r0, #4]
 800610e:	4b0c      	ldr	r3, [pc, #48]	@ (8006140 <cleanup_stdio+0x34>)
 8006110:	4299      	cmp	r1, r3
 8006112:	b510      	push	{r4, lr}
 8006114:	4604      	mov	r4, r0
 8006116:	d001      	beq.n	800611c <cleanup_stdio+0x10>
 8006118:	f002 fdc0 	bl	8008c9c <_fflush_r>
 800611c:	68a1      	ldr	r1, [r4, #8]
 800611e:	4b09      	ldr	r3, [pc, #36]	@ (8006144 <cleanup_stdio+0x38>)
 8006120:	4299      	cmp	r1, r3
 8006122:	d002      	beq.n	800612a <cleanup_stdio+0x1e>
 8006124:	4620      	mov	r0, r4
 8006126:	f002 fdb9 	bl	8008c9c <_fflush_r>
 800612a:	68e1      	ldr	r1, [r4, #12]
 800612c:	4b06      	ldr	r3, [pc, #24]	@ (8006148 <cleanup_stdio+0x3c>)
 800612e:	4299      	cmp	r1, r3
 8006130:	d004      	beq.n	800613c <cleanup_stdio+0x30>
 8006132:	4620      	mov	r0, r4
 8006134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006138:	f002 bdb0 	b.w	8008c9c <_fflush_r>
 800613c:	bd10      	pop	{r4, pc}
 800613e:	bf00      	nop
 8006140:	200003bc 	.word	0x200003bc
 8006144:	20000424 	.word	0x20000424
 8006148:	2000048c 	.word	0x2000048c

0800614c <global_stdio_init.part.0>:
 800614c:	b510      	push	{r4, lr}
 800614e:	4b0b      	ldr	r3, [pc, #44]	@ (800617c <global_stdio_init.part.0+0x30>)
 8006150:	4c0b      	ldr	r4, [pc, #44]	@ (8006180 <global_stdio_init.part.0+0x34>)
 8006152:	4a0c      	ldr	r2, [pc, #48]	@ (8006184 <global_stdio_init.part.0+0x38>)
 8006154:	601a      	str	r2, [r3, #0]
 8006156:	4620      	mov	r0, r4
 8006158:	2200      	movs	r2, #0
 800615a:	2104      	movs	r1, #4
 800615c:	f7ff ff94 	bl	8006088 <std>
 8006160:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006164:	2201      	movs	r2, #1
 8006166:	2109      	movs	r1, #9
 8006168:	f7ff ff8e 	bl	8006088 <std>
 800616c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006170:	2202      	movs	r2, #2
 8006172:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006176:	2112      	movs	r1, #18
 8006178:	f7ff bf86 	b.w	8006088 <std>
 800617c:	200004f4 	.word	0x200004f4
 8006180:	200003bc 	.word	0x200003bc
 8006184:	080060f5 	.word	0x080060f5

08006188 <__sfp_lock_acquire>:
 8006188:	4801      	ldr	r0, [pc, #4]	@ (8006190 <__sfp_lock_acquire+0x8>)
 800618a:	f000 b920 	b.w	80063ce <__retarget_lock_acquire_recursive>
 800618e:	bf00      	nop
 8006190:	200004fd 	.word	0x200004fd

08006194 <__sfp_lock_release>:
 8006194:	4801      	ldr	r0, [pc, #4]	@ (800619c <__sfp_lock_release+0x8>)
 8006196:	f000 b91b 	b.w	80063d0 <__retarget_lock_release_recursive>
 800619a:	bf00      	nop
 800619c:	200004fd 	.word	0x200004fd

080061a0 <__sinit>:
 80061a0:	b510      	push	{r4, lr}
 80061a2:	4604      	mov	r4, r0
 80061a4:	f7ff fff0 	bl	8006188 <__sfp_lock_acquire>
 80061a8:	6a23      	ldr	r3, [r4, #32]
 80061aa:	b11b      	cbz	r3, 80061b4 <__sinit+0x14>
 80061ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061b0:	f7ff bff0 	b.w	8006194 <__sfp_lock_release>
 80061b4:	4b04      	ldr	r3, [pc, #16]	@ (80061c8 <__sinit+0x28>)
 80061b6:	6223      	str	r3, [r4, #32]
 80061b8:	4b04      	ldr	r3, [pc, #16]	@ (80061cc <__sinit+0x2c>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d1f5      	bne.n	80061ac <__sinit+0xc>
 80061c0:	f7ff ffc4 	bl	800614c <global_stdio_init.part.0>
 80061c4:	e7f2      	b.n	80061ac <__sinit+0xc>
 80061c6:	bf00      	nop
 80061c8:	0800610d 	.word	0x0800610d
 80061cc:	200004f4 	.word	0x200004f4

080061d0 <_fwalk_sglue>:
 80061d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061d4:	4607      	mov	r7, r0
 80061d6:	4688      	mov	r8, r1
 80061d8:	4614      	mov	r4, r2
 80061da:	2600      	movs	r6, #0
 80061dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80061e0:	f1b9 0901 	subs.w	r9, r9, #1
 80061e4:	d505      	bpl.n	80061f2 <_fwalk_sglue+0x22>
 80061e6:	6824      	ldr	r4, [r4, #0]
 80061e8:	2c00      	cmp	r4, #0
 80061ea:	d1f7      	bne.n	80061dc <_fwalk_sglue+0xc>
 80061ec:	4630      	mov	r0, r6
 80061ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061f2:	89ab      	ldrh	r3, [r5, #12]
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d907      	bls.n	8006208 <_fwalk_sglue+0x38>
 80061f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80061fc:	3301      	adds	r3, #1
 80061fe:	d003      	beq.n	8006208 <_fwalk_sglue+0x38>
 8006200:	4629      	mov	r1, r5
 8006202:	4638      	mov	r0, r7
 8006204:	47c0      	blx	r8
 8006206:	4306      	orrs	r6, r0
 8006208:	3568      	adds	r5, #104	@ 0x68
 800620a:	e7e9      	b.n	80061e0 <_fwalk_sglue+0x10>

0800620c <siprintf>:
 800620c:	b40e      	push	{r1, r2, r3}
 800620e:	b500      	push	{lr}
 8006210:	b09c      	sub	sp, #112	@ 0x70
 8006212:	ab1d      	add	r3, sp, #116	@ 0x74
 8006214:	9002      	str	r0, [sp, #8]
 8006216:	9006      	str	r0, [sp, #24]
 8006218:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800621c:	4809      	ldr	r0, [pc, #36]	@ (8006244 <siprintf+0x38>)
 800621e:	9107      	str	r1, [sp, #28]
 8006220:	9104      	str	r1, [sp, #16]
 8006222:	4909      	ldr	r1, [pc, #36]	@ (8006248 <siprintf+0x3c>)
 8006224:	f853 2b04 	ldr.w	r2, [r3], #4
 8006228:	9105      	str	r1, [sp, #20]
 800622a:	6800      	ldr	r0, [r0, #0]
 800622c:	9301      	str	r3, [sp, #4]
 800622e:	a902      	add	r1, sp, #8
 8006230:	f002 fbb4 	bl	800899c <_svfiprintf_r>
 8006234:	9b02      	ldr	r3, [sp, #8]
 8006236:	2200      	movs	r2, #0
 8006238:	701a      	strb	r2, [r3, #0]
 800623a:	b01c      	add	sp, #112	@ 0x70
 800623c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006240:	b003      	add	sp, #12
 8006242:	4770      	bx	lr
 8006244:	20000028 	.word	0x20000028
 8006248:	ffff0208 	.word	0xffff0208

0800624c <__sread>:
 800624c:	b510      	push	{r4, lr}
 800624e:	460c      	mov	r4, r1
 8006250:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006254:	f000 f86c 	bl	8006330 <_read_r>
 8006258:	2800      	cmp	r0, #0
 800625a:	bfab      	itete	ge
 800625c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800625e:	89a3      	ldrhlt	r3, [r4, #12]
 8006260:	181b      	addge	r3, r3, r0
 8006262:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006266:	bfac      	ite	ge
 8006268:	6563      	strge	r3, [r4, #84]	@ 0x54
 800626a:	81a3      	strhlt	r3, [r4, #12]
 800626c:	bd10      	pop	{r4, pc}

0800626e <__swrite>:
 800626e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006272:	461f      	mov	r7, r3
 8006274:	898b      	ldrh	r3, [r1, #12]
 8006276:	05db      	lsls	r3, r3, #23
 8006278:	4605      	mov	r5, r0
 800627a:	460c      	mov	r4, r1
 800627c:	4616      	mov	r6, r2
 800627e:	d505      	bpl.n	800628c <__swrite+0x1e>
 8006280:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006284:	2302      	movs	r3, #2
 8006286:	2200      	movs	r2, #0
 8006288:	f000 f840 	bl	800630c <_lseek_r>
 800628c:	89a3      	ldrh	r3, [r4, #12]
 800628e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006292:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006296:	81a3      	strh	r3, [r4, #12]
 8006298:	4632      	mov	r2, r6
 800629a:	463b      	mov	r3, r7
 800629c:	4628      	mov	r0, r5
 800629e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062a2:	f000 b857 	b.w	8006354 <_write_r>

080062a6 <__sseek>:
 80062a6:	b510      	push	{r4, lr}
 80062a8:	460c      	mov	r4, r1
 80062aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062ae:	f000 f82d 	bl	800630c <_lseek_r>
 80062b2:	1c43      	adds	r3, r0, #1
 80062b4:	89a3      	ldrh	r3, [r4, #12]
 80062b6:	bf15      	itete	ne
 80062b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80062ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80062be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80062c2:	81a3      	strheq	r3, [r4, #12]
 80062c4:	bf18      	it	ne
 80062c6:	81a3      	strhne	r3, [r4, #12]
 80062c8:	bd10      	pop	{r4, pc}

080062ca <__sclose>:
 80062ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062ce:	f000 b80d 	b.w	80062ec <_close_r>

080062d2 <memset>:
 80062d2:	4402      	add	r2, r0
 80062d4:	4603      	mov	r3, r0
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d100      	bne.n	80062dc <memset+0xa>
 80062da:	4770      	bx	lr
 80062dc:	f803 1b01 	strb.w	r1, [r3], #1
 80062e0:	e7f9      	b.n	80062d6 <memset+0x4>
	...

080062e4 <_localeconv_r>:
 80062e4:	4800      	ldr	r0, [pc, #0]	@ (80062e8 <_localeconv_r+0x4>)
 80062e6:	4770      	bx	lr
 80062e8:	20000168 	.word	0x20000168

080062ec <_close_r>:
 80062ec:	b538      	push	{r3, r4, r5, lr}
 80062ee:	4d06      	ldr	r5, [pc, #24]	@ (8006308 <_close_r+0x1c>)
 80062f0:	2300      	movs	r3, #0
 80062f2:	4604      	mov	r4, r0
 80062f4:	4608      	mov	r0, r1
 80062f6:	602b      	str	r3, [r5, #0]
 80062f8:	f7fb feaf 	bl	800205a <_close>
 80062fc:	1c43      	adds	r3, r0, #1
 80062fe:	d102      	bne.n	8006306 <_close_r+0x1a>
 8006300:	682b      	ldr	r3, [r5, #0]
 8006302:	b103      	cbz	r3, 8006306 <_close_r+0x1a>
 8006304:	6023      	str	r3, [r4, #0]
 8006306:	bd38      	pop	{r3, r4, r5, pc}
 8006308:	200004f8 	.word	0x200004f8

0800630c <_lseek_r>:
 800630c:	b538      	push	{r3, r4, r5, lr}
 800630e:	4d07      	ldr	r5, [pc, #28]	@ (800632c <_lseek_r+0x20>)
 8006310:	4604      	mov	r4, r0
 8006312:	4608      	mov	r0, r1
 8006314:	4611      	mov	r1, r2
 8006316:	2200      	movs	r2, #0
 8006318:	602a      	str	r2, [r5, #0]
 800631a:	461a      	mov	r2, r3
 800631c:	f7fb fec4 	bl	80020a8 <_lseek>
 8006320:	1c43      	adds	r3, r0, #1
 8006322:	d102      	bne.n	800632a <_lseek_r+0x1e>
 8006324:	682b      	ldr	r3, [r5, #0]
 8006326:	b103      	cbz	r3, 800632a <_lseek_r+0x1e>
 8006328:	6023      	str	r3, [r4, #0]
 800632a:	bd38      	pop	{r3, r4, r5, pc}
 800632c:	200004f8 	.word	0x200004f8

08006330 <_read_r>:
 8006330:	b538      	push	{r3, r4, r5, lr}
 8006332:	4d07      	ldr	r5, [pc, #28]	@ (8006350 <_read_r+0x20>)
 8006334:	4604      	mov	r4, r0
 8006336:	4608      	mov	r0, r1
 8006338:	4611      	mov	r1, r2
 800633a:	2200      	movs	r2, #0
 800633c:	602a      	str	r2, [r5, #0]
 800633e:	461a      	mov	r2, r3
 8006340:	f7fb fe52 	bl	8001fe8 <_read>
 8006344:	1c43      	adds	r3, r0, #1
 8006346:	d102      	bne.n	800634e <_read_r+0x1e>
 8006348:	682b      	ldr	r3, [r5, #0]
 800634a:	b103      	cbz	r3, 800634e <_read_r+0x1e>
 800634c:	6023      	str	r3, [r4, #0]
 800634e:	bd38      	pop	{r3, r4, r5, pc}
 8006350:	200004f8 	.word	0x200004f8

08006354 <_write_r>:
 8006354:	b538      	push	{r3, r4, r5, lr}
 8006356:	4d07      	ldr	r5, [pc, #28]	@ (8006374 <_write_r+0x20>)
 8006358:	4604      	mov	r4, r0
 800635a:	4608      	mov	r0, r1
 800635c:	4611      	mov	r1, r2
 800635e:	2200      	movs	r2, #0
 8006360:	602a      	str	r2, [r5, #0]
 8006362:	461a      	mov	r2, r3
 8006364:	f7fb fe5d 	bl	8002022 <_write>
 8006368:	1c43      	adds	r3, r0, #1
 800636a:	d102      	bne.n	8006372 <_write_r+0x1e>
 800636c:	682b      	ldr	r3, [r5, #0]
 800636e:	b103      	cbz	r3, 8006372 <_write_r+0x1e>
 8006370:	6023      	str	r3, [r4, #0]
 8006372:	bd38      	pop	{r3, r4, r5, pc}
 8006374:	200004f8 	.word	0x200004f8

08006378 <__errno>:
 8006378:	4b01      	ldr	r3, [pc, #4]	@ (8006380 <__errno+0x8>)
 800637a:	6818      	ldr	r0, [r3, #0]
 800637c:	4770      	bx	lr
 800637e:	bf00      	nop
 8006380:	20000028 	.word	0x20000028

08006384 <__libc_init_array>:
 8006384:	b570      	push	{r4, r5, r6, lr}
 8006386:	4d0d      	ldr	r5, [pc, #52]	@ (80063bc <__libc_init_array+0x38>)
 8006388:	4c0d      	ldr	r4, [pc, #52]	@ (80063c0 <__libc_init_array+0x3c>)
 800638a:	1b64      	subs	r4, r4, r5
 800638c:	10a4      	asrs	r4, r4, #2
 800638e:	2600      	movs	r6, #0
 8006390:	42a6      	cmp	r6, r4
 8006392:	d109      	bne.n	80063a8 <__libc_init_array+0x24>
 8006394:	4d0b      	ldr	r5, [pc, #44]	@ (80063c4 <__libc_init_array+0x40>)
 8006396:	4c0c      	ldr	r4, [pc, #48]	@ (80063c8 <__libc_init_array+0x44>)
 8006398:	f005 f996 	bl	800b6c8 <_init>
 800639c:	1b64      	subs	r4, r4, r5
 800639e:	10a4      	asrs	r4, r4, #2
 80063a0:	2600      	movs	r6, #0
 80063a2:	42a6      	cmp	r6, r4
 80063a4:	d105      	bne.n	80063b2 <__libc_init_array+0x2e>
 80063a6:	bd70      	pop	{r4, r5, r6, pc}
 80063a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80063ac:	4798      	blx	r3
 80063ae:	3601      	adds	r6, #1
 80063b0:	e7ee      	b.n	8006390 <__libc_init_array+0xc>
 80063b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80063b6:	4798      	blx	r3
 80063b8:	3601      	adds	r6, #1
 80063ba:	e7f2      	b.n	80063a2 <__libc_init_array+0x1e>
 80063bc:	0800be80 	.word	0x0800be80
 80063c0:	0800be80 	.word	0x0800be80
 80063c4:	0800be80 	.word	0x0800be80
 80063c8:	0800be84 	.word	0x0800be84

080063cc <__retarget_lock_init_recursive>:
 80063cc:	4770      	bx	lr

080063ce <__retarget_lock_acquire_recursive>:
 80063ce:	4770      	bx	lr

080063d0 <__retarget_lock_release_recursive>:
 80063d0:	4770      	bx	lr
	...

080063d4 <nanf>:
 80063d4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80063dc <nanf+0x8>
 80063d8:	4770      	bx	lr
 80063da:	bf00      	nop
 80063dc:	7fc00000 	.word	0x7fc00000

080063e0 <quorem>:
 80063e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063e4:	6903      	ldr	r3, [r0, #16]
 80063e6:	690c      	ldr	r4, [r1, #16]
 80063e8:	42a3      	cmp	r3, r4
 80063ea:	4607      	mov	r7, r0
 80063ec:	db7e      	blt.n	80064ec <quorem+0x10c>
 80063ee:	3c01      	subs	r4, #1
 80063f0:	f101 0814 	add.w	r8, r1, #20
 80063f4:	00a3      	lsls	r3, r4, #2
 80063f6:	f100 0514 	add.w	r5, r0, #20
 80063fa:	9300      	str	r3, [sp, #0]
 80063fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006400:	9301      	str	r3, [sp, #4]
 8006402:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006406:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800640a:	3301      	adds	r3, #1
 800640c:	429a      	cmp	r2, r3
 800640e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006412:	fbb2 f6f3 	udiv	r6, r2, r3
 8006416:	d32e      	bcc.n	8006476 <quorem+0x96>
 8006418:	f04f 0a00 	mov.w	sl, #0
 800641c:	46c4      	mov	ip, r8
 800641e:	46ae      	mov	lr, r5
 8006420:	46d3      	mov	fp, sl
 8006422:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006426:	b298      	uxth	r0, r3
 8006428:	fb06 a000 	mla	r0, r6, r0, sl
 800642c:	0c02      	lsrs	r2, r0, #16
 800642e:	0c1b      	lsrs	r3, r3, #16
 8006430:	fb06 2303 	mla	r3, r6, r3, r2
 8006434:	f8de 2000 	ldr.w	r2, [lr]
 8006438:	b280      	uxth	r0, r0
 800643a:	b292      	uxth	r2, r2
 800643c:	1a12      	subs	r2, r2, r0
 800643e:	445a      	add	r2, fp
 8006440:	f8de 0000 	ldr.w	r0, [lr]
 8006444:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006448:	b29b      	uxth	r3, r3
 800644a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800644e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006452:	b292      	uxth	r2, r2
 8006454:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006458:	45e1      	cmp	r9, ip
 800645a:	f84e 2b04 	str.w	r2, [lr], #4
 800645e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006462:	d2de      	bcs.n	8006422 <quorem+0x42>
 8006464:	9b00      	ldr	r3, [sp, #0]
 8006466:	58eb      	ldr	r3, [r5, r3]
 8006468:	b92b      	cbnz	r3, 8006476 <quorem+0x96>
 800646a:	9b01      	ldr	r3, [sp, #4]
 800646c:	3b04      	subs	r3, #4
 800646e:	429d      	cmp	r5, r3
 8006470:	461a      	mov	r2, r3
 8006472:	d32f      	bcc.n	80064d4 <quorem+0xf4>
 8006474:	613c      	str	r4, [r7, #16]
 8006476:	4638      	mov	r0, r7
 8006478:	f001 f9c2 	bl	8007800 <__mcmp>
 800647c:	2800      	cmp	r0, #0
 800647e:	db25      	blt.n	80064cc <quorem+0xec>
 8006480:	4629      	mov	r1, r5
 8006482:	2000      	movs	r0, #0
 8006484:	f858 2b04 	ldr.w	r2, [r8], #4
 8006488:	f8d1 c000 	ldr.w	ip, [r1]
 800648c:	fa1f fe82 	uxth.w	lr, r2
 8006490:	fa1f f38c 	uxth.w	r3, ip
 8006494:	eba3 030e 	sub.w	r3, r3, lr
 8006498:	4403      	add	r3, r0
 800649a:	0c12      	lsrs	r2, r2, #16
 800649c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80064a0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80064a4:	b29b      	uxth	r3, r3
 80064a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80064aa:	45c1      	cmp	r9, r8
 80064ac:	f841 3b04 	str.w	r3, [r1], #4
 80064b0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80064b4:	d2e6      	bcs.n	8006484 <quorem+0xa4>
 80064b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80064ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80064be:	b922      	cbnz	r2, 80064ca <quorem+0xea>
 80064c0:	3b04      	subs	r3, #4
 80064c2:	429d      	cmp	r5, r3
 80064c4:	461a      	mov	r2, r3
 80064c6:	d30b      	bcc.n	80064e0 <quorem+0x100>
 80064c8:	613c      	str	r4, [r7, #16]
 80064ca:	3601      	adds	r6, #1
 80064cc:	4630      	mov	r0, r6
 80064ce:	b003      	add	sp, #12
 80064d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064d4:	6812      	ldr	r2, [r2, #0]
 80064d6:	3b04      	subs	r3, #4
 80064d8:	2a00      	cmp	r2, #0
 80064da:	d1cb      	bne.n	8006474 <quorem+0x94>
 80064dc:	3c01      	subs	r4, #1
 80064de:	e7c6      	b.n	800646e <quorem+0x8e>
 80064e0:	6812      	ldr	r2, [r2, #0]
 80064e2:	3b04      	subs	r3, #4
 80064e4:	2a00      	cmp	r2, #0
 80064e6:	d1ef      	bne.n	80064c8 <quorem+0xe8>
 80064e8:	3c01      	subs	r4, #1
 80064ea:	e7ea      	b.n	80064c2 <quorem+0xe2>
 80064ec:	2000      	movs	r0, #0
 80064ee:	e7ee      	b.n	80064ce <quorem+0xee>

080064f0 <_dtoa_r>:
 80064f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064f4:	69c7      	ldr	r7, [r0, #28]
 80064f6:	b099      	sub	sp, #100	@ 0x64
 80064f8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80064fc:	ec55 4b10 	vmov	r4, r5, d0
 8006500:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006502:	9109      	str	r1, [sp, #36]	@ 0x24
 8006504:	4683      	mov	fp, r0
 8006506:	920e      	str	r2, [sp, #56]	@ 0x38
 8006508:	9313      	str	r3, [sp, #76]	@ 0x4c
 800650a:	b97f      	cbnz	r7, 800652c <_dtoa_r+0x3c>
 800650c:	2010      	movs	r0, #16
 800650e:	f000 fdfd 	bl	800710c <malloc>
 8006512:	4602      	mov	r2, r0
 8006514:	f8cb 001c 	str.w	r0, [fp, #28]
 8006518:	b920      	cbnz	r0, 8006524 <_dtoa_r+0x34>
 800651a:	4ba7      	ldr	r3, [pc, #668]	@ (80067b8 <_dtoa_r+0x2c8>)
 800651c:	21ef      	movs	r1, #239	@ 0xef
 800651e:	48a7      	ldr	r0, [pc, #668]	@ (80067bc <_dtoa_r+0x2cc>)
 8006520:	f002 fc36 	bl	8008d90 <__assert_func>
 8006524:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006528:	6007      	str	r7, [r0, #0]
 800652a:	60c7      	str	r7, [r0, #12]
 800652c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006530:	6819      	ldr	r1, [r3, #0]
 8006532:	b159      	cbz	r1, 800654c <_dtoa_r+0x5c>
 8006534:	685a      	ldr	r2, [r3, #4]
 8006536:	604a      	str	r2, [r1, #4]
 8006538:	2301      	movs	r3, #1
 800653a:	4093      	lsls	r3, r2
 800653c:	608b      	str	r3, [r1, #8]
 800653e:	4658      	mov	r0, fp
 8006540:	f000 feda 	bl	80072f8 <_Bfree>
 8006544:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006548:	2200      	movs	r2, #0
 800654a:	601a      	str	r2, [r3, #0]
 800654c:	1e2b      	subs	r3, r5, #0
 800654e:	bfb9      	ittee	lt
 8006550:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006554:	9303      	strlt	r3, [sp, #12]
 8006556:	2300      	movge	r3, #0
 8006558:	6033      	strge	r3, [r6, #0]
 800655a:	9f03      	ldr	r7, [sp, #12]
 800655c:	4b98      	ldr	r3, [pc, #608]	@ (80067c0 <_dtoa_r+0x2d0>)
 800655e:	bfbc      	itt	lt
 8006560:	2201      	movlt	r2, #1
 8006562:	6032      	strlt	r2, [r6, #0]
 8006564:	43bb      	bics	r3, r7
 8006566:	d112      	bne.n	800658e <_dtoa_r+0x9e>
 8006568:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800656a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800656e:	6013      	str	r3, [r2, #0]
 8006570:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006574:	4323      	orrs	r3, r4
 8006576:	f000 854d 	beq.w	8007014 <_dtoa_r+0xb24>
 800657a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800657c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80067d4 <_dtoa_r+0x2e4>
 8006580:	2b00      	cmp	r3, #0
 8006582:	f000 854f 	beq.w	8007024 <_dtoa_r+0xb34>
 8006586:	f10a 0303 	add.w	r3, sl, #3
 800658a:	f000 bd49 	b.w	8007020 <_dtoa_r+0xb30>
 800658e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006592:	2200      	movs	r2, #0
 8006594:	ec51 0b17 	vmov	r0, r1, d7
 8006598:	2300      	movs	r3, #0
 800659a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800659e:	f7fa fa9b 	bl	8000ad8 <__aeabi_dcmpeq>
 80065a2:	4680      	mov	r8, r0
 80065a4:	b158      	cbz	r0, 80065be <_dtoa_r+0xce>
 80065a6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80065a8:	2301      	movs	r3, #1
 80065aa:	6013      	str	r3, [r2, #0]
 80065ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80065ae:	b113      	cbz	r3, 80065b6 <_dtoa_r+0xc6>
 80065b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80065b2:	4b84      	ldr	r3, [pc, #528]	@ (80067c4 <_dtoa_r+0x2d4>)
 80065b4:	6013      	str	r3, [r2, #0]
 80065b6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80067d8 <_dtoa_r+0x2e8>
 80065ba:	f000 bd33 	b.w	8007024 <_dtoa_r+0xb34>
 80065be:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80065c2:	aa16      	add	r2, sp, #88	@ 0x58
 80065c4:	a917      	add	r1, sp, #92	@ 0x5c
 80065c6:	4658      	mov	r0, fp
 80065c8:	f001 fa3a 	bl	8007a40 <__d2b>
 80065cc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80065d0:	4681      	mov	r9, r0
 80065d2:	2e00      	cmp	r6, #0
 80065d4:	d077      	beq.n	80066c6 <_dtoa_r+0x1d6>
 80065d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065d8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80065dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80065e4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80065e8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80065ec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80065f0:	4619      	mov	r1, r3
 80065f2:	2200      	movs	r2, #0
 80065f4:	4b74      	ldr	r3, [pc, #464]	@ (80067c8 <_dtoa_r+0x2d8>)
 80065f6:	f7f9 fe4f 	bl	8000298 <__aeabi_dsub>
 80065fa:	a369      	add	r3, pc, #420	@ (adr r3, 80067a0 <_dtoa_r+0x2b0>)
 80065fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006600:	f7fa f802 	bl	8000608 <__aeabi_dmul>
 8006604:	a368      	add	r3, pc, #416	@ (adr r3, 80067a8 <_dtoa_r+0x2b8>)
 8006606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800660a:	f7f9 fe47 	bl	800029c <__adddf3>
 800660e:	4604      	mov	r4, r0
 8006610:	4630      	mov	r0, r6
 8006612:	460d      	mov	r5, r1
 8006614:	f7f9 ff8e 	bl	8000534 <__aeabi_i2d>
 8006618:	a365      	add	r3, pc, #404	@ (adr r3, 80067b0 <_dtoa_r+0x2c0>)
 800661a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800661e:	f7f9 fff3 	bl	8000608 <__aeabi_dmul>
 8006622:	4602      	mov	r2, r0
 8006624:	460b      	mov	r3, r1
 8006626:	4620      	mov	r0, r4
 8006628:	4629      	mov	r1, r5
 800662a:	f7f9 fe37 	bl	800029c <__adddf3>
 800662e:	4604      	mov	r4, r0
 8006630:	460d      	mov	r5, r1
 8006632:	f7fa fa99 	bl	8000b68 <__aeabi_d2iz>
 8006636:	2200      	movs	r2, #0
 8006638:	4607      	mov	r7, r0
 800663a:	2300      	movs	r3, #0
 800663c:	4620      	mov	r0, r4
 800663e:	4629      	mov	r1, r5
 8006640:	f7fa fa54 	bl	8000aec <__aeabi_dcmplt>
 8006644:	b140      	cbz	r0, 8006658 <_dtoa_r+0x168>
 8006646:	4638      	mov	r0, r7
 8006648:	f7f9 ff74 	bl	8000534 <__aeabi_i2d>
 800664c:	4622      	mov	r2, r4
 800664e:	462b      	mov	r3, r5
 8006650:	f7fa fa42 	bl	8000ad8 <__aeabi_dcmpeq>
 8006654:	b900      	cbnz	r0, 8006658 <_dtoa_r+0x168>
 8006656:	3f01      	subs	r7, #1
 8006658:	2f16      	cmp	r7, #22
 800665a:	d851      	bhi.n	8006700 <_dtoa_r+0x210>
 800665c:	4b5b      	ldr	r3, [pc, #364]	@ (80067cc <_dtoa_r+0x2dc>)
 800665e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006666:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800666a:	f7fa fa3f 	bl	8000aec <__aeabi_dcmplt>
 800666e:	2800      	cmp	r0, #0
 8006670:	d048      	beq.n	8006704 <_dtoa_r+0x214>
 8006672:	3f01      	subs	r7, #1
 8006674:	2300      	movs	r3, #0
 8006676:	9312      	str	r3, [sp, #72]	@ 0x48
 8006678:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800667a:	1b9b      	subs	r3, r3, r6
 800667c:	1e5a      	subs	r2, r3, #1
 800667e:	bf44      	itt	mi
 8006680:	f1c3 0801 	rsbmi	r8, r3, #1
 8006684:	2300      	movmi	r3, #0
 8006686:	9208      	str	r2, [sp, #32]
 8006688:	bf54      	ite	pl
 800668a:	f04f 0800 	movpl.w	r8, #0
 800668e:	9308      	strmi	r3, [sp, #32]
 8006690:	2f00      	cmp	r7, #0
 8006692:	db39      	blt.n	8006708 <_dtoa_r+0x218>
 8006694:	9b08      	ldr	r3, [sp, #32]
 8006696:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006698:	443b      	add	r3, r7
 800669a:	9308      	str	r3, [sp, #32]
 800669c:	2300      	movs	r3, #0
 800669e:	930a      	str	r3, [sp, #40]	@ 0x28
 80066a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066a2:	2b09      	cmp	r3, #9
 80066a4:	d864      	bhi.n	8006770 <_dtoa_r+0x280>
 80066a6:	2b05      	cmp	r3, #5
 80066a8:	bfc4      	itt	gt
 80066aa:	3b04      	subgt	r3, #4
 80066ac:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80066ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066b0:	f1a3 0302 	sub.w	r3, r3, #2
 80066b4:	bfcc      	ite	gt
 80066b6:	2400      	movgt	r4, #0
 80066b8:	2401      	movle	r4, #1
 80066ba:	2b03      	cmp	r3, #3
 80066bc:	d863      	bhi.n	8006786 <_dtoa_r+0x296>
 80066be:	e8df f003 	tbb	[pc, r3]
 80066c2:	372a      	.short	0x372a
 80066c4:	5535      	.short	0x5535
 80066c6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80066ca:	441e      	add	r6, r3
 80066cc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80066d0:	2b20      	cmp	r3, #32
 80066d2:	bfc1      	itttt	gt
 80066d4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80066d8:	409f      	lslgt	r7, r3
 80066da:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80066de:	fa24 f303 	lsrgt.w	r3, r4, r3
 80066e2:	bfd6      	itet	le
 80066e4:	f1c3 0320 	rsble	r3, r3, #32
 80066e8:	ea47 0003 	orrgt.w	r0, r7, r3
 80066ec:	fa04 f003 	lslle.w	r0, r4, r3
 80066f0:	f7f9 ff10 	bl	8000514 <__aeabi_ui2d>
 80066f4:	2201      	movs	r2, #1
 80066f6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80066fa:	3e01      	subs	r6, #1
 80066fc:	9214      	str	r2, [sp, #80]	@ 0x50
 80066fe:	e777      	b.n	80065f0 <_dtoa_r+0x100>
 8006700:	2301      	movs	r3, #1
 8006702:	e7b8      	b.n	8006676 <_dtoa_r+0x186>
 8006704:	9012      	str	r0, [sp, #72]	@ 0x48
 8006706:	e7b7      	b.n	8006678 <_dtoa_r+0x188>
 8006708:	427b      	negs	r3, r7
 800670a:	930a      	str	r3, [sp, #40]	@ 0x28
 800670c:	2300      	movs	r3, #0
 800670e:	eba8 0807 	sub.w	r8, r8, r7
 8006712:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006714:	e7c4      	b.n	80066a0 <_dtoa_r+0x1b0>
 8006716:	2300      	movs	r3, #0
 8006718:	930b      	str	r3, [sp, #44]	@ 0x2c
 800671a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800671c:	2b00      	cmp	r3, #0
 800671e:	dc35      	bgt.n	800678c <_dtoa_r+0x29c>
 8006720:	2301      	movs	r3, #1
 8006722:	9300      	str	r3, [sp, #0]
 8006724:	9307      	str	r3, [sp, #28]
 8006726:	461a      	mov	r2, r3
 8006728:	920e      	str	r2, [sp, #56]	@ 0x38
 800672a:	e00b      	b.n	8006744 <_dtoa_r+0x254>
 800672c:	2301      	movs	r3, #1
 800672e:	e7f3      	b.n	8006718 <_dtoa_r+0x228>
 8006730:	2300      	movs	r3, #0
 8006732:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006734:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006736:	18fb      	adds	r3, r7, r3
 8006738:	9300      	str	r3, [sp, #0]
 800673a:	3301      	adds	r3, #1
 800673c:	2b01      	cmp	r3, #1
 800673e:	9307      	str	r3, [sp, #28]
 8006740:	bfb8      	it	lt
 8006742:	2301      	movlt	r3, #1
 8006744:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006748:	2100      	movs	r1, #0
 800674a:	2204      	movs	r2, #4
 800674c:	f102 0514 	add.w	r5, r2, #20
 8006750:	429d      	cmp	r5, r3
 8006752:	d91f      	bls.n	8006794 <_dtoa_r+0x2a4>
 8006754:	6041      	str	r1, [r0, #4]
 8006756:	4658      	mov	r0, fp
 8006758:	f000 fd8e 	bl	8007278 <_Balloc>
 800675c:	4682      	mov	sl, r0
 800675e:	2800      	cmp	r0, #0
 8006760:	d13c      	bne.n	80067dc <_dtoa_r+0x2ec>
 8006762:	4b1b      	ldr	r3, [pc, #108]	@ (80067d0 <_dtoa_r+0x2e0>)
 8006764:	4602      	mov	r2, r0
 8006766:	f240 11af 	movw	r1, #431	@ 0x1af
 800676a:	e6d8      	b.n	800651e <_dtoa_r+0x2e>
 800676c:	2301      	movs	r3, #1
 800676e:	e7e0      	b.n	8006732 <_dtoa_r+0x242>
 8006770:	2401      	movs	r4, #1
 8006772:	2300      	movs	r3, #0
 8006774:	9309      	str	r3, [sp, #36]	@ 0x24
 8006776:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006778:	f04f 33ff 	mov.w	r3, #4294967295
 800677c:	9300      	str	r3, [sp, #0]
 800677e:	9307      	str	r3, [sp, #28]
 8006780:	2200      	movs	r2, #0
 8006782:	2312      	movs	r3, #18
 8006784:	e7d0      	b.n	8006728 <_dtoa_r+0x238>
 8006786:	2301      	movs	r3, #1
 8006788:	930b      	str	r3, [sp, #44]	@ 0x2c
 800678a:	e7f5      	b.n	8006778 <_dtoa_r+0x288>
 800678c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800678e:	9300      	str	r3, [sp, #0]
 8006790:	9307      	str	r3, [sp, #28]
 8006792:	e7d7      	b.n	8006744 <_dtoa_r+0x254>
 8006794:	3101      	adds	r1, #1
 8006796:	0052      	lsls	r2, r2, #1
 8006798:	e7d8      	b.n	800674c <_dtoa_r+0x25c>
 800679a:	bf00      	nop
 800679c:	f3af 8000 	nop.w
 80067a0:	636f4361 	.word	0x636f4361
 80067a4:	3fd287a7 	.word	0x3fd287a7
 80067a8:	8b60c8b3 	.word	0x8b60c8b3
 80067ac:	3fc68a28 	.word	0x3fc68a28
 80067b0:	509f79fb 	.word	0x509f79fb
 80067b4:	3fd34413 	.word	0x3fd34413
 80067b8:	0800b84a 	.word	0x0800b84a
 80067bc:	0800b861 	.word	0x0800b861
 80067c0:	7ff00000 	.word	0x7ff00000
 80067c4:	0800b815 	.word	0x0800b815
 80067c8:	3ff80000 	.word	0x3ff80000
 80067cc:	0800b958 	.word	0x0800b958
 80067d0:	0800b8b9 	.word	0x0800b8b9
 80067d4:	0800b846 	.word	0x0800b846
 80067d8:	0800b814 	.word	0x0800b814
 80067dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80067e0:	6018      	str	r0, [r3, #0]
 80067e2:	9b07      	ldr	r3, [sp, #28]
 80067e4:	2b0e      	cmp	r3, #14
 80067e6:	f200 80a4 	bhi.w	8006932 <_dtoa_r+0x442>
 80067ea:	2c00      	cmp	r4, #0
 80067ec:	f000 80a1 	beq.w	8006932 <_dtoa_r+0x442>
 80067f0:	2f00      	cmp	r7, #0
 80067f2:	dd33      	ble.n	800685c <_dtoa_r+0x36c>
 80067f4:	4bad      	ldr	r3, [pc, #692]	@ (8006aac <_dtoa_r+0x5bc>)
 80067f6:	f007 020f 	and.w	r2, r7, #15
 80067fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067fe:	ed93 7b00 	vldr	d7, [r3]
 8006802:	05f8      	lsls	r0, r7, #23
 8006804:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006808:	ea4f 1427 	mov.w	r4, r7, asr #4
 800680c:	d516      	bpl.n	800683c <_dtoa_r+0x34c>
 800680e:	4ba8      	ldr	r3, [pc, #672]	@ (8006ab0 <_dtoa_r+0x5c0>)
 8006810:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006814:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006818:	f7fa f820 	bl	800085c <__aeabi_ddiv>
 800681c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006820:	f004 040f 	and.w	r4, r4, #15
 8006824:	2603      	movs	r6, #3
 8006826:	4da2      	ldr	r5, [pc, #648]	@ (8006ab0 <_dtoa_r+0x5c0>)
 8006828:	b954      	cbnz	r4, 8006840 <_dtoa_r+0x350>
 800682a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800682e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006832:	f7fa f813 	bl	800085c <__aeabi_ddiv>
 8006836:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800683a:	e028      	b.n	800688e <_dtoa_r+0x39e>
 800683c:	2602      	movs	r6, #2
 800683e:	e7f2      	b.n	8006826 <_dtoa_r+0x336>
 8006840:	07e1      	lsls	r1, r4, #31
 8006842:	d508      	bpl.n	8006856 <_dtoa_r+0x366>
 8006844:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006848:	e9d5 2300 	ldrd	r2, r3, [r5]
 800684c:	f7f9 fedc 	bl	8000608 <__aeabi_dmul>
 8006850:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006854:	3601      	adds	r6, #1
 8006856:	1064      	asrs	r4, r4, #1
 8006858:	3508      	adds	r5, #8
 800685a:	e7e5      	b.n	8006828 <_dtoa_r+0x338>
 800685c:	f000 80d2 	beq.w	8006a04 <_dtoa_r+0x514>
 8006860:	427c      	negs	r4, r7
 8006862:	4b92      	ldr	r3, [pc, #584]	@ (8006aac <_dtoa_r+0x5bc>)
 8006864:	4d92      	ldr	r5, [pc, #584]	@ (8006ab0 <_dtoa_r+0x5c0>)
 8006866:	f004 020f 	and.w	r2, r4, #15
 800686a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800686e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006872:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006876:	f7f9 fec7 	bl	8000608 <__aeabi_dmul>
 800687a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800687e:	1124      	asrs	r4, r4, #4
 8006880:	2300      	movs	r3, #0
 8006882:	2602      	movs	r6, #2
 8006884:	2c00      	cmp	r4, #0
 8006886:	f040 80b2 	bne.w	80069ee <_dtoa_r+0x4fe>
 800688a:	2b00      	cmp	r3, #0
 800688c:	d1d3      	bne.n	8006836 <_dtoa_r+0x346>
 800688e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006890:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006894:	2b00      	cmp	r3, #0
 8006896:	f000 80b7 	beq.w	8006a08 <_dtoa_r+0x518>
 800689a:	4b86      	ldr	r3, [pc, #536]	@ (8006ab4 <_dtoa_r+0x5c4>)
 800689c:	2200      	movs	r2, #0
 800689e:	4620      	mov	r0, r4
 80068a0:	4629      	mov	r1, r5
 80068a2:	f7fa f923 	bl	8000aec <__aeabi_dcmplt>
 80068a6:	2800      	cmp	r0, #0
 80068a8:	f000 80ae 	beq.w	8006a08 <_dtoa_r+0x518>
 80068ac:	9b07      	ldr	r3, [sp, #28]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	f000 80aa 	beq.w	8006a08 <_dtoa_r+0x518>
 80068b4:	9b00      	ldr	r3, [sp, #0]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	dd37      	ble.n	800692a <_dtoa_r+0x43a>
 80068ba:	1e7b      	subs	r3, r7, #1
 80068bc:	9304      	str	r3, [sp, #16]
 80068be:	4620      	mov	r0, r4
 80068c0:	4b7d      	ldr	r3, [pc, #500]	@ (8006ab8 <_dtoa_r+0x5c8>)
 80068c2:	2200      	movs	r2, #0
 80068c4:	4629      	mov	r1, r5
 80068c6:	f7f9 fe9f 	bl	8000608 <__aeabi_dmul>
 80068ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068ce:	9c00      	ldr	r4, [sp, #0]
 80068d0:	3601      	adds	r6, #1
 80068d2:	4630      	mov	r0, r6
 80068d4:	f7f9 fe2e 	bl	8000534 <__aeabi_i2d>
 80068d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80068dc:	f7f9 fe94 	bl	8000608 <__aeabi_dmul>
 80068e0:	4b76      	ldr	r3, [pc, #472]	@ (8006abc <_dtoa_r+0x5cc>)
 80068e2:	2200      	movs	r2, #0
 80068e4:	f7f9 fcda 	bl	800029c <__adddf3>
 80068e8:	4605      	mov	r5, r0
 80068ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80068ee:	2c00      	cmp	r4, #0
 80068f0:	f040 808d 	bne.w	8006a0e <_dtoa_r+0x51e>
 80068f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068f8:	4b71      	ldr	r3, [pc, #452]	@ (8006ac0 <_dtoa_r+0x5d0>)
 80068fa:	2200      	movs	r2, #0
 80068fc:	f7f9 fccc 	bl	8000298 <__aeabi_dsub>
 8006900:	4602      	mov	r2, r0
 8006902:	460b      	mov	r3, r1
 8006904:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006908:	462a      	mov	r2, r5
 800690a:	4633      	mov	r3, r6
 800690c:	f7fa f90c 	bl	8000b28 <__aeabi_dcmpgt>
 8006910:	2800      	cmp	r0, #0
 8006912:	f040 828b 	bne.w	8006e2c <_dtoa_r+0x93c>
 8006916:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800691a:	462a      	mov	r2, r5
 800691c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006920:	f7fa f8e4 	bl	8000aec <__aeabi_dcmplt>
 8006924:	2800      	cmp	r0, #0
 8006926:	f040 8128 	bne.w	8006b7a <_dtoa_r+0x68a>
 800692a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800692e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006932:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006934:	2b00      	cmp	r3, #0
 8006936:	f2c0 815a 	blt.w	8006bee <_dtoa_r+0x6fe>
 800693a:	2f0e      	cmp	r7, #14
 800693c:	f300 8157 	bgt.w	8006bee <_dtoa_r+0x6fe>
 8006940:	4b5a      	ldr	r3, [pc, #360]	@ (8006aac <_dtoa_r+0x5bc>)
 8006942:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006946:	ed93 7b00 	vldr	d7, [r3]
 800694a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800694c:	2b00      	cmp	r3, #0
 800694e:	ed8d 7b00 	vstr	d7, [sp]
 8006952:	da03      	bge.n	800695c <_dtoa_r+0x46c>
 8006954:	9b07      	ldr	r3, [sp, #28]
 8006956:	2b00      	cmp	r3, #0
 8006958:	f340 8101 	ble.w	8006b5e <_dtoa_r+0x66e>
 800695c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006960:	4656      	mov	r6, sl
 8006962:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006966:	4620      	mov	r0, r4
 8006968:	4629      	mov	r1, r5
 800696a:	f7f9 ff77 	bl	800085c <__aeabi_ddiv>
 800696e:	f7fa f8fb 	bl	8000b68 <__aeabi_d2iz>
 8006972:	4680      	mov	r8, r0
 8006974:	f7f9 fdde 	bl	8000534 <__aeabi_i2d>
 8006978:	e9dd 2300 	ldrd	r2, r3, [sp]
 800697c:	f7f9 fe44 	bl	8000608 <__aeabi_dmul>
 8006980:	4602      	mov	r2, r0
 8006982:	460b      	mov	r3, r1
 8006984:	4620      	mov	r0, r4
 8006986:	4629      	mov	r1, r5
 8006988:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800698c:	f7f9 fc84 	bl	8000298 <__aeabi_dsub>
 8006990:	f806 4b01 	strb.w	r4, [r6], #1
 8006994:	9d07      	ldr	r5, [sp, #28]
 8006996:	eba6 040a 	sub.w	r4, r6, sl
 800699a:	42a5      	cmp	r5, r4
 800699c:	4602      	mov	r2, r0
 800699e:	460b      	mov	r3, r1
 80069a0:	f040 8117 	bne.w	8006bd2 <_dtoa_r+0x6e2>
 80069a4:	f7f9 fc7a 	bl	800029c <__adddf3>
 80069a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069ac:	4604      	mov	r4, r0
 80069ae:	460d      	mov	r5, r1
 80069b0:	f7fa f8ba 	bl	8000b28 <__aeabi_dcmpgt>
 80069b4:	2800      	cmp	r0, #0
 80069b6:	f040 80f9 	bne.w	8006bac <_dtoa_r+0x6bc>
 80069ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069be:	4620      	mov	r0, r4
 80069c0:	4629      	mov	r1, r5
 80069c2:	f7fa f889 	bl	8000ad8 <__aeabi_dcmpeq>
 80069c6:	b118      	cbz	r0, 80069d0 <_dtoa_r+0x4e0>
 80069c8:	f018 0f01 	tst.w	r8, #1
 80069cc:	f040 80ee 	bne.w	8006bac <_dtoa_r+0x6bc>
 80069d0:	4649      	mov	r1, r9
 80069d2:	4658      	mov	r0, fp
 80069d4:	f000 fc90 	bl	80072f8 <_Bfree>
 80069d8:	2300      	movs	r3, #0
 80069da:	7033      	strb	r3, [r6, #0]
 80069dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80069de:	3701      	adds	r7, #1
 80069e0:	601f      	str	r7, [r3, #0]
 80069e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	f000 831d 	beq.w	8007024 <_dtoa_r+0xb34>
 80069ea:	601e      	str	r6, [r3, #0]
 80069ec:	e31a      	b.n	8007024 <_dtoa_r+0xb34>
 80069ee:	07e2      	lsls	r2, r4, #31
 80069f0:	d505      	bpl.n	80069fe <_dtoa_r+0x50e>
 80069f2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80069f6:	f7f9 fe07 	bl	8000608 <__aeabi_dmul>
 80069fa:	3601      	adds	r6, #1
 80069fc:	2301      	movs	r3, #1
 80069fe:	1064      	asrs	r4, r4, #1
 8006a00:	3508      	adds	r5, #8
 8006a02:	e73f      	b.n	8006884 <_dtoa_r+0x394>
 8006a04:	2602      	movs	r6, #2
 8006a06:	e742      	b.n	800688e <_dtoa_r+0x39e>
 8006a08:	9c07      	ldr	r4, [sp, #28]
 8006a0a:	9704      	str	r7, [sp, #16]
 8006a0c:	e761      	b.n	80068d2 <_dtoa_r+0x3e2>
 8006a0e:	4b27      	ldr	r3, [pc, #156]	@ (8006aac <_dtoa_r+0x5bc>)
 8006a10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006a12:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006a16:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006a1a:	4454      	add	r4, sl
 8006a1c:	2900      	cmp	r1, #0
 8006a1e:	d053      	beq.n	8006ac8 <_dtoa_r+0x5d8>
 8006a20:	4928      	ldr	r1, [pc, #160]	@ (8006ac4 <_dtoa_r+0x5d4>)
 8006a22:	2000      	movs	r0, #0
 8006a24:	f7f9 ff1a 	bl	800085c <__aeabi_ddiv>
 8006a28:	4633      	mov	r3, r6
 8006a2a:	462a      	mov	r2, r5
 8006a2c:	f7f9 fc34 	bl	8000298 <__aeabi_dsub>
 8006a30:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006a34:	4656      	mov	r6, sl
 8006a36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a3a:	f7fa f895 	bl	8000b68 <__aeabi_d2iz>
 8006a3e:	4605      	mov	r5, r0
 8006a40:	f7f9 fd78 	bl	8000534 <__aeabi_i2d>
 8006a44:	4602      	mov	r2, r0
 8006a46:	460b      	mov	r3, r1
 8006a48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a4c:	f7f9 fc24 	bl	8000298 <__aeabi_dsub>
 8006a50:	3530      	adds	r5, #48	@ 0x30
 8006a52:	4602      	mov	r2, r0
 8006a54:	460b      	mov	r3, r1
 8006a56:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006a5a:	f806 5b01 	strb.w	r5, [r6], #1
 8006a5e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006a62:	f7fa f843 	bl	8000aec <__aeabi_dcmplt>
 8006a66:	2800      	cmp	r0, #0
 8006a68:	d171      	bne.n	8006b4e <_dtoa_r+0x65e>
 8006a6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a6e:	4911      	ldr	r1, [pc, #68]	@ (8006ab4 <_dtoa_r+0x5c4>)
 8006a70:	2000      	movs	r0, #0
 8006a72:	f7f9 fc11 	bl	8000298 <__aeabi_dsub>
 8006a76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006a7a:	f7fa f837 	bl	8000aec <__aeabi_dcmplt>
 8006a7e:	2800      	cmp	r0, #0
 8006a80:	f040 8095 	bne.w	8006bae <_dtoa_r+0x6be>
 8006a84:	42a6      	cmp	r6, r4
 8006a86:	f43f af50 	beq.w	800692a <_dtoa_r+0x43a>
 8006a8a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8006ab8 <_dtoa_r+0x5c8>)
 8006a90:	2200      	movs	r2, #0
 8006a92:	f7f9 fdb9 	bl	8000608 <__aeabi_dmul>
 8006a96:	4b08      	ldr	r3, [pc, #32]	@ (8006ab8 <_dtoa_r+0x5c8>)
 8006a98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006aa2:	f7f9 fdb1 	bl	8000608 <__aeabi_dmul>
 8006aa6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006aaa:	e7c4      	b.n	8006a36 <_dtoa_r+0x546>
 8006aac:	0800b958 	.word	0x0800b958
 8006ab0:	0800b930 	.word	0x0800b930
 8006ab4:	3ff00000 	.word	0x3ff00000
 8006ab8:	40240000 	.word	0x40240000
 8006abc:	401c0000 	.word	0x401c0000
 8006ac0:	40140000 	.word	0x40140000
 8006ac4:	3fe00000 	.word	0x3fe00000
 8006ac8:	4631      	mov	r1, r6
 8006aca:	4628      	mov	r0, r5
 8006acc:	f7f9 fd9c 	bl	8000608 <__aeabi_dmul>
 8006ad0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006ad4:	9415      	str	r4, [sp, #84]	@ 0x54
 8006ad6:	4656      	mov	r6, sl
 8006ad8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006adc:	f7fa f844 	bl	8000b68 <__aeabi_d2iz>
 8006ae0:	4605      	mov	r5, r0
 8006ae2:	f7f9 fd27 	bl	8000534 <__aeabi_i2d>
 8006ae6:	4602      	mov	r2, r0
 8006ae8:	460b      	mov	r3, r1
 8006aea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006aee:	f7f9 fbd3 	bl	8000298 <__aeabi_dsub>
 8006af2:	3530      	adds	r5, #48	@ 0x30
 8006af4:	f806 5b01 	strb.w	r5, [r6], #1
 8006af8:	4602      	mov	r2, r0
 8006afa:	460b      	mov	r3, r1
 8006afc:	42a6      	cmp	r6, r4
 8006afe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006b02:	f04f 0200 	mov.w	r2, #0
 8006b06:	d124      	bne.n	8006b52 <_dtoa_r+0x662>
 8006b08:	4bac      	ldr	r3, [pc, #688]	@ (8006dbc <_dtoa_r+0x8cc>)
 8006b0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006b0e:	f7f9 fbc5 	bl	800029c <__adddf3>
 8006b12:	4602      	mov	r2, r0
 8006b14:	460b      	mov	r3, r1
 8006b16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b1a:	f7fa f805 	bl	8000b28 <__aeabi_dcmpgt>
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	d145      	bne.n	8006bae <_dtoa_r+0x6be>
 8006b22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006b26:	49a5      	ldr	r1, [pc, #660]	@ (8006dbc <_dtoa_r+0x8cc>)
 8006b28:	2000      	movs	r0, #0
 8006b2a:	f7f9 fbb5 	bl	8000298 <__aeabi_dsub>
 8006b2e:	4602      	mov	r2, r0
 8006b30:	460b      	mov	r3, r1
 8006b32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b36:	f7f9 ffd9 	bl	8000aec <__aeabi_dcmplt>
 8006b3a:	2800      	cmp	r0, #0
 8006b3c:	f43f aef5 	beq.w	800692a <_dtoa_r+0x43a>
 8006b40:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006b42:	1e73      	subs	r3, r6, #1
 8006b44:	9315      	str	r3, [sp, #84]	@ 0x54
 8006b46:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006b4a:	2b30      	cmp	r3, #48	@ 0x30
 8006b4c:	d0f8      	beq.n	8006b40 <_dtoa_r+0x650>
 8006b4e:	9f04      	ldr	r7, [sp, #16]
 8006b50:	e73e      	b.n	80069d0 <_dtoa_r+0x4e0>
 8006b52:	4b9b      	ldr	r3, [pc, #620]	@ (8006dc0 <_dtoa_r+0x8d0>)
 8006b54:	f7f9 fd58 	bl	8000608 <__aeabi_dmul>
 8006b58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b5c:	e7bc      	b.n	8006ad8 <_dtoa_r+0x5e8>
 8006b5e:	d10c      	bne.n	8006b7a <_dtoa_r+0x68a>
 8006b60:	4b98      	ldr	r3, [pc, #608]	@ (8006dc4 <_dtoa_r+0x8d4>)
 8006b62:	2200      	movs	r2, #0
 8006b64:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b68:	f7f9 fd4e 	bl	8000608 <__aeabi_dmul>
 8006b6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b70:	f7f9 ffd0 	bl	8000b14 <__aeabi_dcmpge>
 8006b74:	2800      	cmp	r0, #0
 8006b76:	f000 8157 	beq.w	8006e28 <_dtoa_r+0x938>
 8006b7a:	2400      	movs	r4, #0
 8006b7c:	4625      	mov	r5, r4
 8006b7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b80:	43db      	mvns	r3, r3
 8006b82:	9304      	str	r3, [sp, #16]
 8006b84:	4656      	mov	r6, sl
 8006b86:	2700      	movs	r7, #0
 8006b88:	4621      	mov	r1, r4
 8006b8a:	4658      	mov	r0, fp
 8006b8c:	f000 fbb4 	bl	80072f8 <_Bfree>
 8006b90:	2d00      	cmp	r5, #0
 8006b92:	d0dc      	beq.n	8006b4e <_dtoa_r+0x65e>
 8006b94:	b12f      	cbz	r7, 8006ba2 <_dtoa_r+0x6b2>
 8006b96:	42af      	cmp	r7, r5
 8006b98:	d003      	beq.n	8006ba2 <_dtoa_r+0x6b2>
 8006b9a:	4639      	mov	r1, r7
 8006b9c:	4658      	mov	r0, fp
 8006b9e:	f000 fbab 	bl	80072f8 <_Bfree>
 8006ba2:	4629      	mov	r1, r5
 8006ba4:	4658      	mov	r0, fp
 8006ba6:	f000 fba7 	bl	80072f8 <_Bfree>
 8006baa:	e7d0      	b.n	8006b4e <_dtoa_r+0x65e>
 8006bac:	9704      	str	r7, [sp, #16]
 8006bae:	4633      	mov	r3, r6
 8006bb0:	461e      	mov	r6, r3
 8006bb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006bb6:	2a39      	cmp	r2, #57	@ 0x39
 8006bb8:	d107      	bne.n	8006bca <_dtoa_r+0x6da>
 8006bba:	459a      	cmp	sl, r3
 8006bbc:	d1f8      	bne.n	8006bb0 <_dtoa_r+0x6c0>
 8006bbe:	9a04      	ldr	r2, [sp, #16]
 8006bc0:	3201      	adds	r2, #1
 8006bc2:	9204      	str	r2, [sp, #16]
 8006bc4:	2230      	movs	r2, #48	@ 0x30
 8006bc6:	f88a 2000 	strb.w	r2, [sl]
 8006bca:	781a      	ldrb	r2, [r3, #0]
 8006bcc:	3201      	adds	r2, #1
 8006bce:	701a      	strb	r2, [r3, #0]
 8006bd0:	e7bd      	b.n	8006b4e <_dtoa_r+0x65e>
 8006bd2:	4b7b      	ldr	r3, [pc, #492]	@ (8006dc0 <_dtoa_r+0x8d0>)
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	f7f9 fd17 	bl	8000608 <__aeabi_dmul>
 8006bda:	2200      	movs	r2, #0
 8006bdc:	2300      	movs	r3, #0
 8006bde:	4604      	mov	r4, r0
 8006be0:	460d      	mov	r5, r1
 8006be2:	f7f9 ff79 	bl	8000ad8 <__aeabi_dcmpeq>
 8006be6:	2800      	cmp	r0, #0
 8006be8:	f43f aebb 	beq.w	8006962 <_dtoa_r+0x472>
 8006bec:	e6f0      	b.n	80069d0 <_dtoa_r+0x4e0>
 8006bee:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006bf0:	2a00      	cmp	r2, #0
 8006bf2:	f000 80db 	beq.w	8006dac <_dtoa_r+0x8bc>
 8006bf6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006bf8:	2a01      	cmp	r2, #1
 8006bfa:	f300 80bf 	bgt.w	8006d7c <_dtoa_r+0x88c>
 8006bfe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006c00:	2a00      	cmp	r2, #0
 8006c02:	f000 80b7 	beq.w	8006d74 <_dtoa_r+0x884>
 8006c06:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006c0a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006c0c:	4646      	mov	r6, r8
 8006c0e:	9a08      	ldr	r2, [sp, #32]
 8006c10:	2101      	movs	r1, #1
 8006c12:	441a      	add	r2, r3
 8006c14:	4658      	mov	r0, fp
 8006c16:	4498      	add	r8, r3
 8006c18:	9208      	str	r2, [sp, #32]
 8006c1a:	f000 fc6b 	bl	80074f4 <__i2b>
 8006c1e:	4605      	mov	r5, r0
 8006c20:	b15e      	cbz	r6, 8006c3a <_dtoa_r+0x74a>
 8006c22:	9b08      	ldr	r3, [sp, #32]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	dd08      	ble.n	8006c3a <_dtoa_r+0x74a>
 8006c28:	42b3      	cmp	r3, r6
 8006c2a:	9a08      	ldr	r2, [sp, #32]
 8006c2c:	bfa8      	it	ge
 8006c2e:	4633      	movge	r3, r6
 8006c30:	eba8 0803 	sub.w	r8, r8, r3
 8006c34:	1af6      	subs	r6, r6, r3
 8006c36:	1ad3      	subs	r3, r2, r3
 8006c38:	9308      	str	r3, [sp, #32]
 8006c3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c3c:	b1f3      	cbz	r3, 8006c7c <_dtoa_r+0x78c>
 8006c3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	f000 80b7 	beq.w	8006db4 <_dtoa_r+0x8c4>
 8006c46:	b18c      	cbz	r4, 8006c6c <_dtoa_r+0x77c>
 8006c48:	4629      	mov	r1, r5
 8006c4a:	4622      	mov	r2, r4
 8006c4c:	4658      	mov	r0, fp
 8006c4e:	f000 fd11 	bl	8007674 <__pow5mult>
 8006c52:	464a      	mov	r2, r9
 8006c54:	4601      	mov	r1, r0
 8006c56:	4605      	mov	r5, r0
 8006c58:	4658      	mov	r0, fp
 8006c5a:	f000 fc61 	bl	8007520 <__multiply>
 8006c5e:	4649      	mov	r1, r9
 8006c60:	9004      	str	r0, [sp, #16]
 8006c62:	4658      	mov	r0, fp
 8006c64:	f000 fb48 	bl	80072f8 <_Bfree>
 8006c68:	9b04      	ldr	r3, [sp, #16]
 8006c6a:	4699      	mov	r9, r3
 8006c6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c6e:	1b1a      	subs	r2, r3, r4
 8006c70:	d004      	beq.n	8006c7c <_dtoa_r+0x78c>
 8006c72:	4649      	mov	r1, r9
 8006c74:	4658      	mov	r0, fp
 8006c76:	f000 fcfd 	bl	8007674 <__pow5mult>
 8006c7a:	4681      	mov	r9, r0
 8006c7c:	2101      	movs	r1, #1
 8006c7e:	4658      	mov	r0, fp
 8006c80:	f000 fc38 	bl	80074f4 <__i2b>
 8006c84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c86:	4604      	mov	r4, r0
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	f000 81cf 	beq.w	800702c <_dtoa_r+0xb3c>
 8006c8e:	461a      	mov	r2, r3
 8006c90:	4601      	mov	r1, r0
 8006c92:	4658      	mov	r0, fp
 8006c94:	f000 fcee 	bl	8007674 <__pow5mult>
 8006c98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	4604      	mov	r4, r0
 8006c9e:	f300 8095 	bgt.w	8006dcc <_dtoa_r+0x8dc>
 8006ca2:	9b02      	ldr	r3, [sp, #8]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f040 8087 	bne.w	8006db8 <_dtoa_r+0x8c8>
 8006caa:	9b03      	ldr	r3, [sp, #12]
 8006cac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	f040 8089 	bne.w	8006dc8 <_dtoa_r+0x8d8>
 8006cb6:	9b03      	ldr	r3, [sp, #12]
 8006cb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006cbc:	0d1b      	lsrs	r3, r3, #20
 8006cbe:	051b      	lsls	r3, r3, #20
 8006cc0:	b12b      	cbz	r3, 8006cce <_dtoa_r+0x7de>
 8006cc2:	9b08      	ldr	r3, [sp, #32]
 8006cc4:	3301      	adds	r3, #1
 8006cc6:	9308      	str	r3, [sp, #32]
 8006cc8:	f108 0801 	add.w	r8, r8, #1
 8006ccc:	2301      	movs	r3, #1
 8006cce:	930a      	str	r3, [sp, #40]	@ 0x28
 8006cd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	f000 81b0 	beq.w	8007038 <_dtoa_r+0xb48>
 8006cd8:	6923      	ldr	r3, [r4, #16]
 8006cda:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006cde:	6918      	ldr	r0, [r3, #16]
 8006ce0:	f000 fbbc 	bl	800745c <__hi0bits>
 8006ce4:	f1c0 0020 	rsb	r0, r0, #32
 8006ce8:	9b08      	ldr	r3, [sp, #32]
 8006cea:	4418      	add	r0, r3
 8006cec:	f010 001f 	ands.w	r0, r0, #31
 8006cf0:	d077      	beq.n	8006de2 <_dtoa_r+0x8f2>
 8006cf2:	f1c0 0320 	rsb	r3, r0, #32
 8006cf6:	2b04      	cmp	r3, #4
 8006cf8:	dd6b      	ble.n	8006dd2 <_dtoa_r+0x8e2>
 8006cfa:	9b08      	ldr	r3, [sp, #32]
 8006cfc:	f1c0 001c 	rsb	r0, r0, #28
 8006d00:	4403      	add	r3, r0
 8006d02:	4480      	add	r8, r0
 8006d04:	4406      	add	r6, r0
 8006d06:	9308      	str	r3, [sp, #32]
 8006d08:	f1b8 0f00 	cmp.w	r8, #0
 8006d0c:	dd05      	ble.n	8006d1a <_dtoa_r+0x82a>
 8006d0e:	4649      	mov	r1, r9
 8006d10:	4642      	mov	r2, r8
 8006d12:	4658      	mov	r0, fp
 8006d14:	f000 fd08 	bl	8007728 <__lshift>
 8006d18:	4681      	mov	r9, r0
 8006d1a:	9b08      	ldr	r3, [sp, #32]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	dd05      	ble.n	8006d2c <_dtoa_r+0x83c>
 8006d20:	4621      	mov	r1, r4
 8006d22:	461a      	mov	r2, r3
 8006d24:	4658      	mov	r0, fp
 8006d26:	f000 fcff 	bl	8007728 <__lshift>
 8006d2a:	4604      	mov	r4, r0
 8006d2c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d059      	beq.n	8006de6 <_dtoa_r+0x8f6>
 8006d32:	4621      	mov	r1, r4
 8006d34:	4648      	mov	r0, r9
 8006d36:	f000 fd63 	bl	8007800 <__mcmp>
 8006d3a:	2800      	cmp	r0, #0
 8006d3c:	da53      	bge.n	8006de6 <_dtoa_r+0x8f6>
 8006d3e:	1e7b      	subs	r3, r7, #1
 8006d40:	9304      	str	r3, [sp, #16]
 8006d42:	4649      	mov	r1, r9
 8006d44:	2300      	movs	r3, #0
 8006d46:	220a      	movs	r2, #10
 8006d48:	4658      	mov	r0, fp
 8006d4a:	f000 faf7 	bl	800733c <__multadd>
 8006d4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d50:	4681      	mov	r9, r0
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	f000 8172 	beq.w	800703c <_dtoa_r+0xb4c>
 8006d58:	2300      	movs	r3, #0
 8006d5a:	4629      	mov	r1, r5
 8006d5c:	220a      	movs	r2, #10
 8006d5e:	4658      	mov	r0, fp
 8006d60:	f000 faec 	bl	800733c <__multadd>
 8006d64:	9b00      	ldr	r3, [sp, #0]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	4605      	mov	r5, r0
 8006d6a:	dc67      	bgt.n	8006e3c <_dtoa_r+0x94c>
 8006d6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d6e:	2b02      	cmp	r3, #2
 8006d70:	dc41      	bgt.n	8006df6 <_dtoa_r+0x906>
 8006d72:	e063      	b.n	8006e3c <_dtoa_r+0x94c>
 8006d74:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006d76:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006d7a:	e746      	b.n	8006c0a <_dtoa_r+0x71a>
 8006d7c:	9b07      	ldr	r3, [sp, #28]
 8006d7e:	1e5c      	subs	r4, r3, #1
 8006d80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d82:	42a3      	cmp	r3, r4
 8006d84:	bfbf      	itttt	lt
 8006d86:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006d88:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006d8a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006d8c:	1ae3      	sublt	r3, r4, r3
 8006d8e:	bfb4      	ite	lt
 8006d90:	18d2      	addlt	r2, r2, r3
 8006d92:	1b1c      	subge	r4, r3, r4
 8006d94:	9b07      	ldr	r3, [sp, #28]
 8006d96:	bfbc      	itt	lt
 8006d98:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006d9a:	2400      	movlt	r4, #0
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	bfb5      	itete	lt
 8006da0:	eba8 0603 	sublt.w	r6, r8, r3
 8006da4:	9b07      	ldrge	r3, [sp, #28]
 8006da6:	2300      	movlt	r3, #0
 8006da8:	4646      	movge	r6, r8
 8006daa:	e730      	b.n	8006c0e <_dtoa_r+0x71e>
 8006dac:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006dae:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006db0:	4646      	mov	r6, r8
 8006db2:	e735      	b.n	8006c20 <_dtoa_r+0x730>
 8006db4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006db6:	e75c      	b.n	8006c72 <_dtoa_r+0x782>
 8006db8:	2300      	movs	r3, #0
 8006dba:	e788      	b.n	8006cce <_dtoa_r+0x7de>
 8006dbc:	3fe00000 	.word	0x3fe00000
 8006dc0:	40240000 	.word	0x40240000
 8006dc4:	40140000 	.word	0x40140000
 8006dc8:	9b02      	ldr	r3, [sp, #8]
 8006dca:	e780      	b.n	8006cce <_dtoa_r+0x7de>
 8006dcc:	2300      	movs	r3, #0
 8006dce:	930a      	str	r3, [sp, #40]	@ 0x28
 8006dd0:	e782      	b.n	8006cd8 <_dtoa_r+0x7e8>
 8006dd2:	d099      	beq.n	8006d08 <_dtoa_r+0x818>
 8006dd4:	9a08      	ldr	r2, [sp, #32]
 8006dd6:	331c      	adds	r3, #28
 8006dd8:	441a      	add	r2, r3
 8006dda:	4498      	add	r8, r3
 8006ddc:	441e      	add	r6, r3
 8006dde:	9208      	str	r2, [sp, #32]
 8006de0:	e792      	b.n	8006d08 <_dtoa_r+0x818>
 8006de2:	4603      	mov	r3, r0
 8006de4:	e7f6      	b.n	8006dd4 <_dtoa_r+0x8e4>
 8006de6:	9b07      	ldr	r3, [sp, #28]
 8006de8:	9704      	str	r7, [sp, #16]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	dc20      	bgt.n	8006e30 <_dtoa_r+0x940>
 8006dee:	9300      	str	r3, [sp, #0]
 8006df0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006df2:	2b02      	cmp	r3, #2
 8006df4:	dd1e      	ble.n	8006e34 <_dtoa_r+0x944>
 8006df6:	9b00      	ldr	r3, [sp, #0]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	f47f aec0 	bne.w	8006b7e <_dtoa_r+0x68e>
 8006dfe:	4621      	mov	r1, r4
 8006e00:	2205      	movs	r2, #5
 8006e02:	4658      	mov	r0, fp
 8006e04:	f000 fa9a 	bl	800733c <__multadd>
 8006e08:	4601      	mov	r1, r0
 8006e0a:	4604      	mov	r4, r0
 8006e0c:	4648      	mov	r0, r9
 8006e0e:	f000 fcf7 	bl	8007800 <__mcmp>
 8006e12:	2800      	cmp	r0, #0
 8006e14:	f77f aeb3 	ble.w	8006b7e <_dtoa_r+0x68e>
 8006e18:	4656      	mov	r6, sl
 8006e1a:	2331      	movs	r3, #49	@ 0x31
 8006e1c:	f806 3b01 	strb.w	r3, [r6], #1
 8006e20:	9b04      	ldr	r3, [sp, #16]
 8006e22:	3301      	adds	r3, #1
 8006e24:	9304      	str	r3, [sp, #16]
 8006e26:	e6ae      	b.n	8006b86 <_dtoa_r+0x696>
 8006e28:	9c07      	ldr	r4, [sp, #28]
 8006e2a:	9704      	str	r7, [sp, #16]
 8006e2c:	4625      	mov	r5, r4
 8006e2e:	e7f3      	b.n	8006e18 <_dtoa_r+0x928>
 8006e30:	9b07      	ldr	r3, [sp, #28]
 8006e32:	9300      	str	r3, [sp, #0]
 8006e34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	f000 8104 	beq.w	8007044 <_dtoa_r+0xb54>
 8006e3c:	2e00      	cmp	r6, #0
 8006e3e:	dd05      	ble.n	8006e4c <_dtoa_r+0x95c>
 8006e40:	4629      	mov	r1, r5
 8006e42:	4632      	mov	r2, r6
 8006e44:	4658      	mov	r0, fp
 8006e46:	f000 fc6f 	bl	8007728 <__lshift>
 8006e4a:	4605      	mov	r5, r0
 8006e4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d05a      	beq.n	8006f08 <_dtoa_r+0xa18>
 8006e52:	6869      	ldr	r1, [r5, #4]
 8006e54:	4658      	mov	r0, fp
 8006e56:	f000 fa0f 	bl	8007278 <_Balloc>
 8006e5a:	4606      	mov	r6, r0
 8006e5c:	b928      	cbnz	r0, 8006e6a <_dtoa_r+0x97a>
 8006e5e:	4b84      	ldr	r3, [pc, #528]	@ (8007070 <_dtoa_r+0xb80>)
 8006e60:	4602      	mov	r2, r0
 8006e62:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006e66:	f7ff bb5a 	b.w	800651e <_dtoa_r+0x2e>
 8006e6a:	692a      	ldr	r2, [r5, #16]
 8006e6c:	3202      	adds	r2, #2
 8006e6e:	0092      	lsls	r2, r2, #2
 8006e70:	f105 010c 	add.w	r1, r5, #12
 8006e74:	300c      	adds	r0, #12
 8006e76:	f001 ff75 	bl	8008d64 <memcpy>
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	4631      	mov	r1, r6
 8006e7e:	4658      	mov	r0, fp
 8006e80:	f000 fc52 	bl	8007728 <__lshift>
 8006e84:	f10a 0301 	add.w	r3, sl, #1
 8006e88:	9307      	str	r3, [sp, #28]
 8006e8a:	9b00      	ldr	r3, [sp, #0]
 8006e8c:	4453      	add	r3, sl
 8006e8e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e90:	9b02      	ldr	r3, [sp, #8]
 8006e92:	f003 0301 	and.w	r3, r3, #1
 8006e96:	462f      	mov	r7, r5
 8006e98:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e9a:	4605      	mov	r5, r0
 8006e9c:	9b07      	ldr	r3, [sp, #28]
 8006e9e:	4621      	mov	r1, r4
 8006ea0:	3b01      	subs	r3, #1
 8006ea2:	4648      	mov	r0, r9
 8006ea4:	9300      	str	r3, [sp, #0]
 8006ea6:	f7ff fa9b 	bl	80063e0 <quorem>
 8006eaa:	4639      	mov	r1, r7
 8006eac:	9002      	str	r0, [sp, #8]
 8006eae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006eb2:	4648      	mov	r0, r9
 8006eb4:	f000 fca4 	bl	8007800 <__mcmp>
 8006eb8:	462a      	mov	r2, r5
 8006eba:	9008      	str	r0, [sp, #32]
 8006ebc:	4621      	mov	r1, r4
 8006ebe:	4658      	mov	r0, fp
 8006ec0:	f000 fcba 	bl	8007838 <__mdiff>
 8006ec4:	68c2      	ldr	r2, [r0, #12]
 8006ec6:	4606      	mov	r6, r0
 8006ec8:	bb02      	cbnz	r2, 8006f0c <_dtoa_r+0xa1c>
 8006eca:	4601      	mov	r1, r0
 8006ecc:	4648      	mov	r0, r9
 8006ece:	f000 fc97 	bl	8007800 <__mcmp>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	4631      	mov	r1, r6
 8006ed6:	4658      	mov	r0, fp
 8006ed8:	920e      	str	r2, [sp, #56]	@ 0x38
 8006eda:	f000 fa0d 	bl	80072f8 <_Bfree>
 8006ede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ee0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006ee2:	9e07      	ldr	r6, [sp, #28]
 8006ee4:	ea43 0102 	orr.w	r1, r3, r2
 8006ee8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006eea:	4319      	orrs	r1, r3
 8006eec:	d110      	bne.n	8006f10 <_dtoa_r+0xa20>
 8006eee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006ef2:	d029      	beq.n	8006f48 <_dtoa_r+0xa58>
 8006ef4:	9b08      	ldr	r3, [sp, #32]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	dd02      	ble.n	8006f00 <_dtoa_r+0xa10>
 8006efa:	9b02      	ldr	r3, [sp, #8]
 8006efc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006f00:	9b00      	ldr	r3, [sp, #0]
 8006f02:	f883 8000 	strb.w	r8, [r3]
 8006f06:	e63f      	b.n	8006b88 <_dtoa_r+0x698>
 8006f08:	4628      	mov	r0, r5
 8006f0a:	e7bb      	b.n	8006e84 <_dtoa_r+0x994>
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	e7e1      	b.n	8006ed4 <_dtoa_r+0x9e4>
 8006f10:	9b08      	ldr	r3, [sp, #32]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	db04      	blt.n	8006f20 <_dtoa_r+0xa30>
 8006f16:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006f18:	430b      	orrs	r3, r1
 8006f1a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f1c:	430b      	orrs	r3, r1
 8006f1e:	d120      	bne.n	8006f62 <_dtoa_r+0xa72>
 8006f20:	2a00      	cmp	r2, #0
 8006f22:	dded      	ble.n	8006f00 <_dtoa_r+0xa10>
 8006f24:	4649      	mov	r1, r9
 8006f26:	2201      	movs	r2, #1
 8006f28:	4658      	mov	r0, fp
 8006f2a:	f000 fbfd 	bl	8007728 <__lshift>
 8006f2e:	4621      	mov	r1, r4
 8006f30:	4681      	mov	r9, r0
 8006f32:	f000 fc65 	bl	8007800 <__mcmp>
 8006f36:	2800      	cmp	r0, #0
 8006f38:	dc03      	bgt.n	8006f42 <_dtoa_r+0xa52>
 8006f3a:	d1e1      	bne.n	8006f00 <_dtoa_r+0xa10>
 8006f3c:	f018 0f01 	tst.w	r8, #1
 8006f40:	d0de      	beq.n	8006f00 <_dtoa_r+0xa10>
 8006f42:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006f46:	d1d8      	bne.n	8006efa <_dtoa_r+0xa0a>
 8006f48:	9a00      	ldr	r2, [sp, #0]
 8006f4a:	2339      	movs	r3, #57	@ 0x39
 8006f4c:	7013      	strb	r3, [r2, #0]
 8006f4e:	4633      	mov	r3, r6
 8006f50:	461e      	mov	r6, r3
 8006f52:	3b01      	subs	r3, #1
 8006f54:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006f58:	2a39      	cmp	r2, #57	@ 0x39
 8006f5a:	d052      	beq.n	8007002 <_dtoa_r+0xb12>
 8006f5c:	3201      	adds	r2, #1
 8006f5e:	701a      	strb	r2, [r3, #0]
 8006f60:	e612      	b.n	8006b88 <_dtoa_r+0x698>
 8006f62:	2a00      	cmp	r2, #0
 8006f64:	dd07      	ble.n	8006f76 <_dtoa_r+0xa86>
 8006f66:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006f6a:	d0ed      	beq.n	8006f48 <_dtoa_r+0xa58>
 8006f6c:	9a00      	ldr	r2, [sp, #0]
 8006f6e:	f108 0301 	add.w	r3, r8, #1
 8006f72:	7013      	strb	r3, [r2, #0]
 8006f74:	e608      	b.n	8006b88 <_dtoa_r+0x698>
 8006f76:	9b07      	ldr	r3, [sp, #28]
 8006f78:	9a07      	ldr	r2, [sp, #28]
 8006f7a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006f7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d028      	beq.n	8006fd6 <_dtoa_r+0xae6>
 8006f84:	4649      	mov	r1, r9
 8006f86:	2300      	movs	r3, #0
 8006f88:	220a      	movs	r2, #10
 8006f8a:	4658      	mov	r0, fp
 8006f8c:	f000 f9d6 	bl	800733c <__multadd>
 8006f90:	42af      	cmp	r7, r5
 8006f92:	4681      	mov	r9, r0
 8006f94:	f04f 0300 	mov.w	r3, #0
 8006f98:	f04f 020a 	mov.w	r2, #10
 8006f9c:	4639      	mov	r1, r7
 8006f9e:	4658      	mov	r0, fp
 8006fa0:	d107      	bne.n	8006fb2 <_dtoa_r+0xac2>
 8006fa2:	f000 f9cb 	bl	800733c <__multadd>
 8006fa6:	4607      	mov	r7, r0
 8006fa8:	4605      	mov	r5, r0
 8006faa:	9b07      	ldr	r3, [sp, #28]
 8006fac:	3301      	adds	r3, #1
 8006fae:	9307      	str	r3, [sp, #28]
 8006fb0:	e774      	b.n	8006e9c <_dtoa_r+0x9ac>
 8006fb2:	f000 f9c3 	bl	800733c <__multadd>
 8006fb6:	4629      	mov	r1, r5
 8006fb8:	4607      	mov	r7, r0
 8006fba:	2300      	movs	r3, #0
 8006fbc:	220a      	movs	r2, #10
 8006fbe:	4658      	mov	r0, fp
 8006fc0:	f000 f9bc 	bl	800733c <__multadd>
 8006fc4:	4605      	mov	r5, r0
 8006fc6:	e7f0      	b.n	8006faa <_dtoa_r+0xaba>
 8006fc8:	9b00      	ldr	r3, [sp, #0]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	bfcc      	ite	gt
 8006fce:	461e      	movgt	r6, r3
 8006fd0:	2601      	movle	r6, #1
 8006fd2:	4456      	add	r6, sl
 8006fd4:	2700      	movs	r7, #0
 8006fd6:	4649      	mov	r1, r9
 8006fd8:	2201      	movs	r2, #1
 8006fda:	4658      	mov	r0, fp
 8006fdc:	f000 fba4 	bl	8007728 <__lshift>
 8006fe0:	4621      	mov	r1, r4
 8006fe2:	4681      	mov	r9, r0
 8006fe4:	f000 fc0c 	bl	8007800 <__mcmp>
 8006fe8:	2800      	cmp	r0, #0
 8006fea:	dcb0      	bgt.n	8006f4e <_dtoa_r+0xa5e>
 8006fec:	d102      	bne.n	8006ff4 <_dtoa_r+0xb04>
 8006fee:	f018 0f01 	tst.w	r8, #1
 8006ff2:	d1ac      	bne.n	8006f4e <_dtoa_r+0xa5e>
 8006ff4:	4633      	mov	r3, r6
 8006ff6:	461e      	mov	r6, r3
 8006ff8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ffc:	2a30      	cmp	r2, #48	@ 0x30
 8006ffe:	d0fa      	beq.n	8006ff6 <_dtoa_r+0xb06>
 8007000:	e5c2      	b.n	8006b88 <_dtoa_r+0x698>
 8007002:	459a      	cmp	sl, r3
 8007004:	d1a4      	bne.n	8006f50 <_dtoa_r+0xa60>
 8007006:	9b04      	ldr	r3, [sp, #16]
 8007008:	3301      	adds	r3, #1
 800700a:	9304      	str	r3, [sp, #16]
 800700c:	2331      	movs	r3, #49	@ 0x31
 800700e:	f88a 3000 	strb.w	r3, [sl]
 8007012:	e5b9      	b.n	8006b88 <_dtoa_r+0x698>
 8007014:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007016:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007074 <_dtoa_r+0xb84>
 800701a:	b11b      	cbz	r3, 8007024 <_dtoa_r+0xb34>
 800701c:	f10a 0308 	add.w	r3, sl, #8
 8007020:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007022:	6013      	str	r3, [r2, #0]
 8007024:	4650      	mov	r0, sl
 8007026:	b019      	add	sp, #100	@ 0x64
 8007028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800702c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800702e:	2b01      	cmp	r3, #1
 8007030:	f77f ae37 	ble.w	8006ca2 <_dtoa_r+0x7b2>
 8007034:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007036:	930a      	str	r3, [sp, #40]	@ 0x28
 8007038:	2001      	movs	r0, #1
 800703a:	e655      	b.n	8006ce8 <_dtoa_r+0x7f8>
 800703c:	9b00      	ldr	r3, [sp, #0]
 800703e:	2b00      	cmp	r3, #0
 8007040:	f77f aed6 	ble.w	8006df0 <_dtoa_r+0x900>
 8007044:	4656      	mov	r6, sl
 8007046:	4621      	mov	r1, r4
 8007048:	4648      	mov	r0, r9
 800704a:	f7ff f9c9 	bl	80063e0 <quorem>
 800704e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007052:	f806 8b01 	strb.w	r8, [r6], #1
 8007056:	9b00      	ldr	r3, [sp, #0]
 8007058:	eba6 020a 	sub.w	r2, r6, sl
 800705c:	4293      	cmp	r3, r2
 800705e:	ddb3      	ble.n	8006fc8 <_dtoa_r+0xad8>
 8007060:	4649      	mov	r1, r9
 8007062:	2300      	movs	r3, #0
 8007064:	220a      	movs	r2, #10
 8007066:	4658      	mov	r0, fp
 8007068:	f000 f968 	bl	800733c <__multadd>
 800706c:	4681      	mov	r9, r0
 800706e:	e7ea      	b.n	8007046 <_dtoa_r+0xb56>
 8007070:	0800b8b9 	.word	0x0800b8b9
 8007074:	0800b83d 	.word	0x0800b83d

08007078 <_free_r>:
 8007078:	b538      	push	{r3, r4, r5, lr}
 800707a:	4605      	mov	r5, r0
 800707c:	2900      	cmp	r1, #0
 800707e:	d041      	beq.n	8007104 <_free_r+0x8c>
 8007080:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007084:	1f0c      	subs	r4, r1, #4
 8007086:	2b00      	cmp	r3, #0
 8007088:	bfb8      	it	lt
 800708a:	18e4      	addlt	r4, r4, r3
 800708c:	f000 f8e8 	bl	8007260 <__malloc_lock>
 8007090:	4a1d      	ldr	r2, [pc, #116]	@ (8007108 <_free_r+0x90>)
 8007092:	6813      	ldr	r3, [r2, #0]
 8007094:	b933      	cbnz	r3, 80070a4 <_free_r+0x2c>
 8007096:	6063      	str	r3, [r4, #4]
 8007098:	6014      	str	r4, [r2, #0]
 800709a:	4628      	mov	r0, r5
 800709c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070a0:	f000 b8e4 	b.w	800726c <__malloc_unlock>
 80070a4:	42a3      	cmp	r3, r4
 80070a6:	d908      	bls.n	80070ba <_free_r+0x42>
 80070a8:	6820      	ldr	r0, [r4, #0]
 80070aa:	1821      	adds	r1, r4, r0
 80070ac:	428b      	cmp	r3, r1
 80070ae:	bf01      	itttt	eq
 80070b0:	6819      	ldreq	r1, [r3, #0]
 80070b2:	685b      	ldreq	r3, [r3, #4]
 80070b4:	1809      	addeq	r1, r1, r0
 80070b6:	6021      	streq	r1, [r4, #0]
 80070b8:	e7ed      	b.n	8007096 <_free_r+0x1e>
 80070ba:	461a      	mov	r2, r3
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	b10b      	cbz	r3, 80070c4 <_free_r+0x4c>
 80070c0:	42a3      	cmp	r3, r4
 80070c2:	d9fa      	bls.n	80070ba <_free_r+0x42>
 80070c4:	6811      	ldr	r1, [r2, #0]
 80070c6:	1850      	adds	r0, r2, r1
 80070c8:	42a0      	cmp	r0, r4
 80070ca:	d10b      	bne.n	80070e4 <_free_r+0x6c>
 80070cc:	6820      	ldr	r0, [r4, #0]
 80070ce:	4401      	add	r1, r0
 80070d0:	1850      	adds	r0, r2, r1
 80070d2:	4283      	cmp	r3, r0
 80070d4:	6011      	str	r1, [r2, #0]
 80070d6:	d1e0      	bne.n	800709a <_free_r+0x22>
 80070d8:	6818      	ldr	r0, [r3, #0]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	6053      	str	r3, [r2, #4]
 80070de:	4408      	add	r0, r1
 80070e0:	6010      	str	r0, [r2, #0]
 80070e2:	e7da      	b.n	800709a <_free_r+0x22>
 80070e4:	d902      	bls.n	80070ec <_free_r+0x74>
 80070e6:	230c      	movs	r3, #12
 80070e8:	602b      	str	r3, [r5, #0]
 80070ea:	e7d6      	b.n	800709a <_free_r+0x22>
 80070ec:	6820      	ldr	r0, [r4, #0]
 80070ee:	1821      	adds	r1, r4, r0
 80070f0:	428b      	cmp	r3, r1
 80070f2:	bf04      	itt	eq
 80070f4:	6819      	ldreq	r1, [r3, #0]
 80070f6:	685b      	ldreq	r3, [r3, #4]
 80070f8:	6063      	str	r3, [r4, #4]
 80070fa:	bf04      	itt	eq
 80070fc:	1809      	addeq	r1, r1, r0
 80070fe:	6021      	streq	r1, [r4, #0]
 8007100:	6054      	str	r4, [r2, #4]
 8007102:	e7ca      	b.n	800709a <_free_r+0x22>
 8007104:	bd38      	pop	{r3, r4, r5, pc}
 8007106:	bf00      	nop
 8007108:	20000504 	.word	0x20000504

0800710c <malloc>:
 800710c:	4b02      	ldr	r3, [pc, #8]	@ (8007118 <malloc+0xc>)
 800710e:	4601      	mov	r1, r0
 8007110:	6818      	ldr	r0, [r3, #0]
 8007112:	f000 b825 	b.w	8007160 <_malloc_r>
 8007116:	bf00      	nop
 8007118:	20000028 	.word	0x20000028

0800711c <sbrk_aligned>:
 800711c:	b570      	push	{r4, r5, r6, lr}
 800711e:	4e0f      	ldr	r6, [pc, #60]	@ (800715c <sbrk_aligned+0x40>)
 8007120:	460c      	mov	r4, r1
 8007122:	6831      	ldr	r1, [r6, #0]
 8007124:	4605      	mov	r5, r0
 8007126:	b911      	cbnz	r1, 800712e <sbrk_aligned+0x12>
 8007128:	f001 fe0c 	bl	8008d44 <_sbrk_r>
 800712c:	6030      	str	r0, [r6, #0]
 800712e:	4621      	mov	r1, r4
 8007130:	4628      	mov	r0, r5
 8007132:	f001 fe07 	bl	8008d44 <_sbrk_r>
 8007136:	1c43      	adds	r3, r0, #1
 8007138:	d103      	bne.n	8007142 <sbrk_aligned+0x26>
 800713a:	f04f 34ff 	mov.w	r4, #4294967295
 800713e:	4620      	mov	r0, r4
 8007140:	bd70      	pop	{r4, r5, r6, pc}
 8007142:	1cc4      	adds	r4, r0, #3
 8007144:	f024 0403 	bic.w	r4, r4, #3
 8007148:	42a0      	cmp	r0, r4
 800714a:	d0f8      	beq.n	800713e <sbrk_aligned+0x22>
 800714c:	1a21      	subs	r1, r4, r0
 800714e:	4628      	mov	r0, r5
 8007150:	f001 fdf8 	bl	8008d44 <_sbrk_r>
 8007154:	3001      	adds	r0, #1
 8007156:	d1f2      	bne.n	800713e <sbrk_aligned+0x22>
 8007158:	e7ef      	b.n	800713a <sbrk_aligned+0x1e>
 800715a:	bf00      	nop
 800715c:	20000500 	.word	0x20000500

08007160 <_malloc_r>:
 8007160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007164:	1ccd      	adds	r5, r1, #3
 8007166:	f025 0503 	bic.w	r5, r5, #3
 800716a:	3508      	adds	r5, #8
 800716c:	2d0c      	cmp	r5, #12
 800716e:	bf38      	it	cc
 8007170:	250c      	movcc	r5, #12
 8007172:	2d00      	cmp	r5, #0
 8007174:	4606      	mov	r6, r0
 8007176:	db01      	blt.n	800717c <_malloc_r+0x1c>
 8007178:	42a9      	cmp	r1, r5
 800717a:	d904      	bls.n	8007186 <_malloc_r+0x26>
 800717c:	230c      	movs	r3, #12
 800717e:	6033      	str	r3, [r6, #0]
 8007180:	2000      	movs	r0, #0
 8007182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007186:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800725c <_malloc_r+0xfc>
 800718a:	f000 f869 	bl	8007260 <__malloc_lock>
 800718e:	f8d8 3000 	ldr.w	r3, [r8]
 8007192:	461c      	mov	r4, r3
 8007194:	bb44      	cbnz	r4, 80071e8 <_malloc_r+0x88>
 8007196:	4629      	mov	r1, r5
 8007198:	4630      	mov	r0, r6
 800719a:	f7ff ffbf 	bl	800711c <sbrk_aligned>
 800719e:	1c43      	adds	r3, r0, #1
 80071a0:	4604      	mov	r4, r0
 80071a2:	d158      	bne.n	8007256 <_malloc_r+0xf6>
 80071a4:	f8d8 4000 	ldr.w	r4, [r8]
 80071a8:	4627      	mov	r7, r4
 80071aa:	2f00      	cmp	r7, #0
 80071ac:	d143      	bne.n	8007236 <_malloc_r+0xd6>
 80071ae:	2c00      	cmp	r4, #0
 80071b0:	d04b      	beq.n	800724a <_malloc_r+0xea>
 80071b2:	6823      	ldr	r3, [r4, #0]
 80071b4:	4639      	mov	r1, r7
 80071b6:	4630      	mov	r0, r6
 80071b8:	eb04 0903 	add.w	r9, r4, r3
 80071bc:	f001 fdc2 	bl	8008d44 <_sbrk_r>
 80071c0:	4581      	cmp	r9, r0
 80071c2:	d142      	bne.n	800724a <_malloc_r+0xea>
 80071c4:	6821      	ldr	r1, [r4, #0]
 80071c6:	1a6d      	subs	r5, r5, r1
 80071c8:	4629      	mov	r1, r5
 80071ca:	4630      	mov	r0, r6
 80071cc:	f7ff ffa6 	bl	800711c <sbrk_aligned>
 80071d0:	3001      	adds	r0, #1
 80071d2:	d03a      	beq.n	800724a <_malloc_r+0xea>
 80071d4:	6823      	ldr	r3, [r4, #0]
 80071d6:	442b      	add	r3, r5
 80071d8:	6023      	str	r3, [r4, #0]
 80071da:	f8d8 3000 	ldr.w	r3, [r8]
 80071de:	685a      	ldr	r2, [r3, #4]
 80071e0:	bb62      	cbnz	r2, 800723c <_malloc_r+0xdc>
 80071e2:	f8c8 7000 	str.w	r7, [r8]
 80071e6:	e00f      	b.n	8007208 <_malloc_r+0xa8>
 80071e8:	6822      	ldr	r2, [r4, #0]
 80071ea:	1b52      	subs	r2, r2, r5
 80071ec:	d420      	bmi.n	8007230 <_malloc_r+0xd0>
 80071ee:	2a0b      	cmp	r2, #11
 80071f0:	d917      	bls.n	8007222 <_malloc_r+0xc2>
 80071f2:	1961      	adds	r1, r4, r5
 80071f4:	42a3      	cmp	r3, r4
 80071f6:	6025      	str	r5, [r4, #0]
 80071f8:	bf18      	it	ne
 80071fa:	6059      	strne	r1, [r3, #4]
 80071fc:	6863      	ldr	r3, [r4, #4]
 80071fe:	bf08      	it	eq
 8007200:	f8c8 1000 	streq.w	r1, [r8]
 8007204:	5162      	str	r2, [r4, r5]
 8007206:	604b      	str	r3, [r1, #4]
 8007208:	4630      	mov	r0, r6
 800720a:	f000 f82f 	bl	800726c <__malloc_unlock>
 800720e:	f104 000b 	add.w	r0, r4, #11
 8007212:	1d23      	adds	r3, r4, #4
 8007214:	f020 0007 	bic.w	r0, r0, #7
 8007218:	1ac2      	subs	r2, r0, r3
 800721a:	bf1c      	itt	ne
 800721c:	1a1b      	subne	r3, r3, r0
 800721e:	50a3      	strne	r3, [r4, r2]
 8007220:	e7af      	b.n	8007182 <_malloc_r+0x22>
 8007222:	6862      	ldr	r2, [r4, #4]
 8007224:	42a3      	cmp	r3, r4
 8007226:	bf0c      	ite	eq
 8007228:	f8c8 2000 	streq.w	r2, [r8]
 800722c:	605a      	strne	r2, [r3, #4]
 800722e:	e7eb      	b.n	8007208 <_malloc_r+0xa8>
 8007230:	4623      	mov	r3, r4
 8007232:	6864      	ldr	r4, [r4, #4]
 8007234:	e7ae      	b.n	8007194 <_malloc_r+0x34>
 8007236:	463c      	mov	r4, r7
 8007238:	687f      	ldr	r7, [r7, #4]
 800723a:	e7b6      	b.n	80071aa <_malloc_r+0x4a>
 800723c:	461a      	mov	r2, r3
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	42a3      	cmp	r3, r4
 8007242:	d1fb      	bne.n	800723c <_malloc_r+0xdc>
 8007244:	2300      	movs	r3, #0
 8007246:	6053      	str	r3, [r2, #4]
 8007248:	e7de      	b.n	8007208 <_malloc_r+0xa8>
 800724a:	230c      	movs	r3, #12
 800724c:	6033      	str	r3, [r6, #0]
 800724e:	4630      	mov	r0, r6
 8007250:	f000 f80c 	bl	800726c <__malloc_unlock>
 8007254:	e794      	b.n	8007180 <_malloc_r+0x20>
 8007256:	6005      	str	r5, [r0, #0]
 8007258:	e7d6      	b.n	8007208 <_malloc_r+0xa8>
 800725a:	bf00      	nop
 800725c:	20000504 	.word	0x20000504

08007260 <__malloc_lock>:
 8007260:	4801      	ldr	r0, [pc, #4]	@ (8007268 <__malloc_lock+0x8>)
 8007262:	f7ff b8b4 	b.w	80063ce <__retarget_lock_acquire_recursive>
 8007266:	bf00      	nop
 8007268:	200004fc 	.word	0x200004fc

0800726c <__malloc_unlock>:
 800726c:	4801      	ldr	r0, [pc, #4]	@ (8007274 <__malloc_unlock+0x8>)
 800726e:	f7ff b8af 	b.w	80063d0 <__retarget_lock_release_recursive>
 8007272:	bf00      	nop
 8007274:	200004fc 	.word	0x200004fc

08007278 <_Balloc>:
 8007278:	b570      	push	{r4, r5, r6, lr}
 800727a:	69c6      	ldr	r6, [r0, #28]
 800727c:	4604      	mov	r4, r0
 800727e:	460d      	mov	r5, r1
 8007280:	b976      	cbnz	r6, 80072a0 <_Balloc+0x28>
 8007282:	2010      	movs	r0, #16
 8007284:	f7ff ff42 	bl	800710c <malloc>
 8007288:	4602      	mov	r2, r0
 800728a:	61e0      	str	r0, [r4, #28]
 800728c:	b920      	cbnz	r0, 8007298 <_Balloc+0x20>
 800728e:	4b18      	ldr	r3, [pc, #96]	@ (80072f0 <_Balloc+0x78>)
 8007290:	4818      	ldr	r0, [pc, #96]	@ (80072f4 <_Balloc+0x7c>)
 8007292:	216b      	movs	r1, #107	@ 0x6b
 8007294:	f001 fd7c 	bl	8008d90 <__assert_func>
 8007298:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800729c:	6006      	str	r6, [r0, #0]
 800729e:	60c6      	str	r6, [r0, #12]
 80072a0:	69e6      	ldr	r6, [r4, #28]
 80072a2:	68f3      	ldr	r3, [r6, #12]
 80072a4:	b183      	cbz	r3, 80072c8 <_Balloc+0x50>
 80072a6:	69e3      	ldr	r3, [r4, #28]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80072ae:	b9b8      	cbnz	r0, 80072e0 <_Balloc+0x68>
 80072b0:	2101      	movs	r1, #1
 80072b2:	fa01 f605 	lsl.w	r6, r1, r5
 80072b6:	1d72      	adds	r2, r6, #5
 80072b8:	0092      	lsls	r2, r2, #2
 80072ba:	4620      	mov	r0, r4
 80072bc:	f001 fd86 	bl	8008dcc <_calloc_r>
 80072c0:	b160      	cbz	r0, 80072dc <_Balloc+0x64>
 80072c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80072c6:	e00e      	b.n	80072e6 <_Balloc+0x6e>
 80072c8:	2221      	movs	r2, #33	@ 0x21
 80072ca:	2104      	movs	r1, #4
 80072cc:	4620      	mov	r0, r4
 80072ce:	f001 fd7d 	bl	8008dcc <_calloc_r>
 80072d2:	69e3      	ldr	r3, [r4, #28]
 80072d4:	60f0      	str	r0, [r6, #12]
 80072d6:	68db      	ldr	r3, [r3, #12]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d1e4      	bne.n	80072a6 <_Balloc+0x2e>
 80072dc:	2000      	movs	r0, #0
 80072de:	bd70      	pop	{r4, r5, r6, pc}
 80072e0:	6802      	ldr	r2, [r0, #0]
 80072e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80072e6:	2300      	movs	r3, #0
 80072e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80072ec:	e7f7      	b.n	80072de <_Balloc+0x66>
 80072ee:	bf00      	nop
 80072f0:	0800b84a 	.word	0x0800b84a
 80072f4:	0800b8ca 	.word	0x0800b8ca

080072f8 <_Bfree>:
 80072f8:	b570      	push	{r4, r5, r6, lr}
 80072fa:	69c6      	ldr	r6, [r0, #28]
 80072fc:	4605      	mov	r5, r0
 80072fe:	460c      	mov	r4, r1
 8007300:	b976      	cbnz	r6, 8007320 <_Bfree+0x28>
 8007302:	2010      	movs	r0, #16
 8007304:	f7ff ff02 	bl	800710c <malloc>
 8007308:	4602      	mov	r2, r0
 800730a:	61e8      	str	r0, [r5, #28]
 800730c:	b920      	cbnz	r0, 8007318 <_Bfree+0x20>
 800730e:	4b09      	ldr	r3, [pc, #36]	@ (8007334 <_Bfree+0x3c>)
 8007310:	4809      	ldr	r0, [pc, #36]	@ (8007338 <_Bfree+0x40>)
 8007312:	218f      	movs	r1, #143	@ 0x8f
 8007314:	f001 fd3c 	bl	8008d90 <__assert_func>
 8007318:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800731c:	6006      	str	r6, [r0, #0]
 800731e:	60c6      	str	r6, [r0, #12]
 8007320:	b13c      	cbz	r4, 8007332 <_Bfree+0x3a>
 8007322:	69eb      	ldr	r3, [r5, #28]
 8007324:	6862      	ldr	r2, [r4, #4]
 8007326:	68db      	ldr	r3, [r3, #12]
 8007328:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800732c:	6021      	str	r1, [r4, #0]
 800732e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007332:	bd70      	pop	{r4, r5, r6, pc}
 8007334:	0800b84a 	.word	0x0800b84a
 8007338:	0800b8ca 	.word	0x0800b8ca

0800733c <__multadd>:
 800733c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007340:	690d      	ldr	r5, [r1, #16]
 8007342:	4607      	mov	r7, r0
 8007344:	460c      	mov	r4, r1
 8007346:	461e      	mov	r6, r3
 8007348:	f101 0c14 	add.w	ip, r1, #20
 800734c:	2000      	movs	r0, #0
 800734e:	f8dc 3000 	ldr.w	r3, [ip]
 8007352:	b299      	uxth	r1, r3
 8007354:	fb02 6101 	mla	r1, r2, r1, r6
 8007358:	0c1e      	lsrs	r6, r3, #16
 800735a:	0c0b      	lsrs	r3, r1, #16
 800735c:	fb02 3306 	mla	r3, r2, r6, r3
 8007360:	b289      	uxth	r1, r1
 8007362:	3001      	adds	r0, #1
 8007364:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007368:	4285      	cmp	r5, r0
 800736a:	f84c 1b04 	str.w	r1, [ip], #4
 800736e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007372:	dcec      	bgt.n	800734e <__multadd+0x12>
 8007374:	b30e      	cbz	r6, 80073ba <__multadd+0x7e>
 8007376:	68a3      	ldr	r3, [r4, #8]
 8007378:	42ab      	cmp	r3, r5
 800737a:	dc19      	bgt.n	80073b0 <__multadd+0x74>
 800737c:	6861      	ldr	r1, [r4, #4]
 800737e:	4638      	mov	r0, r7
 8007380:	3101      	adds	r1, #1
 8007382:	f7ff ff79 	bl	8007278 <_Balloc>
 8007386:	4680      	mov	r8, r0
 8007388:	b928      	cbnz	r0, 8007396 <__multadd+0x5a>
 800738a:	4602      	mov	r2, r0
 800738c:	4b0c      	ldr	r3, [pc, #48]	@ (80073c0 <__multadd+0x84>)
 800738e:	480d      	ldr	r0, [pc, #52]	@ (80073c4 <__multadd+0x88>)
 8007390:	21ba      	movs	r1, #186	@ 0xba
 8007392:	f001 fcfd 	bl	8008d90 <__assert_func>
 8007396:	6922      	ldr	r2, [r4, #16]
 8007398:	3202      	adds	r2, #2
 800739a:	f104 010c 	add.w	r1, r4, #12
 800739e:	0092      	lsls	r2, r2, #2
 80073a0:	300c      	adds	r0, #12
 80073a2:	f001 fcdf 	bl	8008d64 <memcpy>
 80073a6:	4621      	mov	r1, r4
 80073a8:	4638      	mov	r0, r7
 80073aa:	f7ff ffa5 	bl	80072f8 <_Bfree>
 80073ae:	4644      	mov	r4, r8
 80073b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80073b4:	3501      	adds	r5, #1
 80073b6:	615e      	str	r6, [r3, #20]
 80073b8:	6125      	str	r5, [r4, #16]
 80073ba:	4620      	mov	r0, r4
 80073bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073c0:	0800b8b9 	.word	0x0800b8b9
 80073c4:	0800b8ca 	.word	0x0800b8ca

080073c8 <__s2b>:
 80073c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073cc:	460c      	mov	r4, r1
 80073ce:	4615      	mov	r5, r2
 80073d0:	461f      	mov	r7, r3
 80073d2:	2209      	movs	r2, #9
 80073d4:	3308      	adds	r3, #8
 80073d6:	4606      	mov	r6, r0
 80073d8:	fb93 f3f2 	sdiv	r3, r3, r2
 80073dc:	2100      	movs	r1, #0
 80073de:	2201      	movs	r2, #1
 80073e0:	429a      	cmp	r2, r3
 80073e2:	db09      	blt.n	80073f8 <__s2b+0x30>
 80073e4:	4630      	mov	r0, r6
 80073e6:	f7ff ff47 	bl	8007278 <_Balloc>
 80073ea:	b940      	cbnz	r0, 80073fe <__s2b+0x36>
 80073ec:	4602      	mov	r2, r0
 80073ee:	4b19      	ldr	r3, [pc, #100]	@ (8007454 <__s2b+0x8c>)
 80073f0:	4819      	ldr	r0, [pc, #100]	@ (8007458 <__s2b+0x90>)
 80073f2:	21d3      	movs	r1, #211	@ 0xd3
 80073f4:	f001 fccc 	bl	8008d90 <__assert_func>
 80073f8:	0052      	lsls	r2, r2, #1
 80073fa:	3101      	adds	r1, #1
 80073fc:	e7f0      	b.n	80073e0 <__s2b+0x18>
 80073fe:	9b08      	ldr	r3, [sp, #32]
 8007400:	6143      	str	r3, [r0, #20]
 8007402:	2d09      	cmp	r5, #9
 8007404:	f04f 0301 	mov.w	r3, #1
 8007408:	6103      	str	r3, [r0, #16]
 800740a:	dd16      	ble.n	800743a <__s2b+0x72>
 800740c:	f104 0909 	add.w	r9, r4, #9
 8007410:	46c8      	mov	r8, r9
 8007412:	442c      	add	r4, r5
 8007414:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007418:	4601      	mov	r1, r0
 800741a:	3b30      	subs	r3, #48	@ 0x30
 800741c:	220a      	movs	r2, #10
 800741e:	4630      	mov	r0, r6
 8007420:	f7ff ff8c 	bl	800733c <__multadd>
 8007424:	45a0      	cmp	r8, r4
 8007426:	d1f5      	bne.n	8007414 <__s2b+0x4c>
 8007428:	f1a5 0408 	sub.w	r4, r5, #8
 800742c:	444c      	add	r4, r9
 800742e:	1b2d      	subs	r5, r5, r4
 8007430:	1963      	adds	r3, r4, r5
 8007432:	42bb      	cmp	r3, r7
 8007434:	db04      	blt.n	8007440 <__s2b+0x78>
 8007436:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800743a:	340a      	adds	r4, #10
 800743c:	2509      	movs	r5, #9
 800743e:	e7f6      	b.n	800742e <__s2b+0x66>
 8007440:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007444:	4601      	mov	r1, r0
 8007446:	3b30      	subs	r3, #48	@ 0x30
 8007448:	220a      	movs	r2, #10
 800744a:	4630      	mov	r0, r6
 800744c:	f7ff ff76 	bl	800733c <__multadd>
 8007450:	e7ee      	b.n	8007430 <__s2b+0x68>
 8007452:	bf00      	nop
 8007454:	0800b8b9 	.word	0x0800b8b9
 8007458:	0800b8ca 	.word	0x0800b8ca

0800745c <__hi0bits>:
 800745c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007460:	4603      	mov	r3, r0
 8007462:	bf36      	itet	cc
 8007464:	0403      	lslcc	r3, r0, #16
 8007466:	2000      	movcs	r0, #0
 8007468:	2010      	movcc	r0, #16
 800746a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800746e:	bf3c      	itt	cc
 8007470:	021b      	lslcc	r3, r3, #8
 8007472:	3008      	addcc	r0, #8
 8007474:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007478:	bf3c      	itt	cc
 800747a:	011b      	lslcc	r3, r3, #4
 800747c:	3004      	addcc	r0, #4
 800747e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007482:	bf3c      	itt	cc
 8007484:	009b      	lslcc	r3, r3, #2
 8007486:	3002      	addcc	r0, #2
 8007488:	2b00      	cmp	r3, #0
 800748a:	db05      	blt.n	8007498 <__hi0bits+0x3c>
 800748c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007490:	f100 0001 	add.w	r0, r0, #1
 8007494:	bf08      	it	eq
 8007496:	2020      	moveq	r0, #32
 8007498:	4770      	bx	lr

0800749a <__lo0bits>:
 800749a:	6803      	ldr	r3, [r0, #0]
 800749c:	4602      	mov	r2, r0
 800749e:	f013 0007 	ands.w	r0, r3, #7
 80074a2:	d00b      	beq.n	80074bc <__lo0bits+0x22>
 80074a4:	07d9      	lsls	r1, r3, #31
 80074a6:	d421      	bmi.n	80074ec <__lo0bits+0x52>
 80074a8:	0798      	lsls	r0, r3, #30
 80074aa:	bf49      	itett	mi
 80074ac:	085b      	lsrmi	r3, r3, #1
 80074ae:	089b      	lsrpl	r3, r3, #2
 80074b0:	2001      	movmi	r0, #1
 80074b2:	6013      	strmi	r3, [r2, #0]
 80074b4:	bf5c      	itt	pl
 80074b6:	6013      	strpl	r3, [r2, #0]
 80074b8:	2002      	movpl	r0, #2
 80074ba:	4770      	bx	lr
 80074bc:	b299      	uxth	r1, r3
 80074be:	b909      	cbnz	r1, 80074c4 <__lo0bits+0x2a>
 80074c0:	0c1b      	lsrs	r3, r3, #16
 80074c2:	2010      	movs	r0, #16
 80074c4:	b2d9      	uxtb	r1, r3
 80074c6:	b909      	cbnz	r1, 80074cc <__lo0bits+0x32>
 80074c8:	3008      	adds	r0, #8
 80074ca:	0a1b      	lsrs	r3, r3, #8
 80074cc:	0719      	lsls	r1, r3, #28
 80074ce:	bf04      	itt	eq
 80074d0:	091b      	lsreq	r3, r3, #4
 80074d2:	3004      	addeq	r0, #4
 80074d4:	0799      	lsls	r1, r3, #30
 80074d6:	bf04      	itt	eq
 80074d8:	089b      	lsreq	r3, r3, #2
 80074da:	3002      	addeq	r0, #2
 80074dc:	07d9      	lsls	r1, r3, #31
 80074de:	d403      	bmi.n	80074e8 <__lo0bits+0x4e>
 80074e0:	085b      	lsrs	r3, r3, #1
 80074e2:	f100 0001 	add.w	r0, r0, #1
 80074e6:	d003      	beq.n	80074f0 <__lo0bits+0x56>
 80074e8:	6013      	str	r3, [r2, #0]
 80074ea:	4770      	bx	lr
 80074ec:	2000      	movs	r0, #0
 80074ee:	4770      	bx	lr
 80074f0:	2020      	movs	r0, #32
 80074f2:	4770      	bx	lr

080074f4 <__i2b>:
 80074f4:	b510      	push	{r4, lr}
 80074f6:	460c      	mov	r4, r1
 80074f8:	2101      	movs	r1, #1
 80074fa:	f7ff febd 	bl	8007278 <_Balloc>
 80074fe:	4602      	mov	r2, r0
 8007500:	b928      	cbnz	r0, 800750e <__i2b+0x1a>
 8007502:	4b05      	ldr	r3, [pc, #20]	@ (8007518 <__i2b+0x24>)
 8007504:	4805      	ldr	r0, [pc, #20]	@ (800751c <__i2b+0x28>)
 8007506:	f240 1145 	movw	r1, #325	@ 0x145
 800750a:	f001 fc41 	bl	8008d90 <__assert_func>
 800750e:	2301      	movs	r3, #1
 8007510:	6144      	str	r4, [r0, #20]
 8007512:	6103      	str	r3, [r0, #16]
 8007514:	bd10      	pop	{r4, pc}
 8007516:	bf00      	nop
 8007518:	0800b8b9 	.word	0x0800b8b9
 800751c:	0800b8ca 	.word	0x0800b8ca

08007520 <__multiply>:
 8007520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007524:	4614      	mov	r4, r2
 8007526:	690a      	ldr	r2, [r1, #16]
 8007528:	6923      	ldr	r3, [r4, #16]
 800752a:	429a      	cmp	r2, r3
 800752c:	bfa8      	it	ge
 800752e:	4623      	movge	r3, r4
 8007530:	460f      	mov	r7, r1
 8007532:	bfa4      	itt	ge
 8007534:	460c      	movge	r4, r1
 8007536:	461f      	movge	r7, r3
 8007538:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800753c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007540:	68a3      	ldr	r3, [r4, #8]
 8007542:	6861      	ldr	r1, [r4, #4]
 8007544:	eb0a 0609 	add.w	r6, sl, r9
 8007548:	42b3      	cmp	r3, r6
 800754a:	b085      	sub	sp, #20
 800754c:	bfb8      	it	lt
 800754e:	3101      	addlt	r1, #1
 8007550:	f7ff fe92 	bl	8007278 <_Balloc>
 8007554:	b930      	cbnz	r0, 8007564 <__multiply+0x44>
 8007556:	4602      	mov	r2, r0
 8007558:	4b44      	ldr	r3, [pc, #272]	@ (800766c <__multiply+0x14c>)
 800755a:	4845      	ldr	r0, [pc, #276]	@ (8007670 <__multiply+0x150>)
 800755c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007560:	f001 fc16 	bl	8008d90 <__assert_func>
 8007564:	f100 0514 	add.w	r5, r0, #20
 8007568:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800756c:	462b      	mov	r3, r5
 800756e:	2200      	movs	r2, #0
 8007570:	4543      	cmp	r3, r8
 8007572:	d321      	bcc.n	80075b8 <__multiply+0x98>
 8007574:	f107 0114 	add.w	r1, r7, #20
 8007578:	f104 0214 	add.w	r2, r4, #20
 800757c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007580:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007584:	9302      	str	r3, [sp, #8]
 8007586:	1b13      	subs	r3, r2, r4
 8007588:	3b15      	subs	r3, #21
 800758a:	f023 0303 	bic.w	r3, r3, #3
 800758e:	3304      	adds	r3, #4
 8007590:	f104 0715 	add.w	r7, r4, #21
 8007594:	42ba      	cmp	r2, r7
 8007596:	bf38      	it	cc
 8007598:	2304      	movcc	r3, #4
 800759a:	9301      	str	r3, [sp, #4]
 800759c:	9b02      	ldr	r3, [sp, #8]
 800759e:	9103      	str	r1, [sp, #12]
 80075a0:	428b      	cmp	r3, r1
 80075a2:	d80c      	bhi.n	80075be <__multiply+0x9e>
 80075a4:	2e00      	cmp	r6, #0
 80075a6:	dd03      	ble.n	80075b0 <__multiply+0x90>
 80075a8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d05b      	beq.n	8007668 <__multiply+0x148>
 80075b0:	6106      	str	r6, [r0, #16]
 80075b2:	b005      	add	sp, #20
 80075b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b8:	f843 2b04 	str.w	r2, [r3], #4
 80075bc:	e7d8      	b.n	8007570 <__multiply+0x50>
 80075be:	f8b1 a000 	ldrh.w	sl, [r1]
 80075c2:	f1ba 0f00 	cmp.w	sl, #0
 80075c6:	d024      	beq.n	8007612 <__multiply+0xf2>
 80075c8:	f104 0e14 	add.w	lr, r4, #20
 80075cc:	46a9      	mov	r9, r5
 80075ce:	f04f 0c00 	mov.w	ip, #0
 80075d2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80075d6:	f8d9 3000 	ldr.w	r3, [r9]
 80075da:	fa1f fb87 	uxth.w	fp, r7
 80075de:	b29b      	uxth	r3, r3
 80075e0:	fb0a 330b 	mla	r3, sl, fp, r3
 80075e4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80075e8:	f8d9 7000 	ldr.w	r7, [r9]
 80075ec:	4463      	add	r3, ip
 80075ee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80075f2:	fb0a c70b 	mla	r7, sl, fp, ip
 80075f6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007600:	4572      	cmp	r2, lr
 8007602:	f849 3b04 	str.w	r3, [r9], #4
 8007606:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800760a:	d8e2      	bhi.n	80075d2 <__multiply+0xb2>
 800760c:	9b01      	ldr	r3, [sp, #4]
 800760e:	f845 c003 	str.w	ip, [r5, r3]
 8007612:	9b03      	ldr	r3, [sp, #12]
 8007614:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007618:	3104      	adds	r1, #4
 800761a:	f1b9 0f00 	cmp.w	r9, #0
 800761e:	d021      	beq.n	8007664 <__multiply+0x144>
 8007620:	682b      	ldr	r3, [r5, #0]
 8007622:	f104 0c14 	add.w	ip, r4, #20
 8007626:	46ae      	mov	lr, r5
 8007628:	f04f 0a00 	mov.w	sl, #0
 800762c:	f8bc b000 	ldrh.w	fp, [ip]
 8007630:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007634:	fb09 770b 	mla	r7, r9, fp, r7
 8007638:	4457      	add	r7, sl
 800763a:	b29b      	uxth	r3, r3
 800763c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007640:	f84e 3b04 	str.w	r3, [lr], #4
 8007644:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007648:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800764c:	f8be 3000 	ldrh.w	r3, [lr]
 8007650:	fb09 330a 	mla	r3, r9, sl, r3
 8007654:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007658:	4562      	cmp	r2, ip
 800765a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800765e:	d8e5      	bhi.n	800762c <__multiply+0x10c>
 8007660:	9f01      	ldr	r7, [sp, #4]
 8007662:	51eb      	str	r3, [r5, r7]
 8007664:	3504      	adds	r5, #4
 8007666:	e799      	b.n	800759c <__multiply+0x7c>
 8007668:	3e01      	subs	r6, #1
 800766a:	e79b      	b.n	80075a4 <__multiply+0x84>
 800766c:	0800b8b9 	.word	0x0800b8b9
 8007670:	0800b8ca 	.word	0x0800b8ca

08007674 <__pow5mult>:
 8007674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007678:	4615      	mov	r5, r2
 800767a:	f012 0203 	ands.w	r2, r2, #3
 800767e:	4607      	mov	r7, r0
 8007680:	460e      	mov	r6, r1
 8007682:	d007      	beq.n	8007694 <__pow5mult+0x20>
 8007684:	4c25      	ldr	r4, [pc, #148]	@ (800771c <__pow5mult+0xa8>)
 8007686:	3a01      	subs	r2, #1
 8007688:	2300      	movs	r3, #0
 800768a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800768e:	f7ff fe55 	bl	800733c <__multadd>
 8007692:	4606      	mov	r6, r0
 8007694:	10ad      	asrs	r5, r5, #2
 8007696:	d03d      	beq.n	8007714 <__pow5mult+0xa0>
 8007698:	69fc      	ldr	r4, [r7, #28]
 800769a:	b97c      	cbnz	r4, 80076bc <__pow5mult+0x48>
 800769c:	2010      	movs	r0, #16
 800769e:	f7ff fd35 	bl	800710c <malloc>
 80076a2:	4602      	mov	r2, r0
 80076a4:	61f8      	str	r0, [r7, #28]
 80076a6:	b928      	cbnz	r0, 80076b4 <__pow5mult+0x40>
 80076a8:	4b1d      	ldr	r3, [pc, #116]	@ (8007720 <__pow5mult+0xac>)
 80076aa:	481e      	ldr	r0, [pc, #120]	@ (8007724 <__pow5mult+0xb0>)
 80076ac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80076b0:	f001 fb6e 	bl	8008d90 <__assert_func>
 80076b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80076b8:	6004      	str	r4, [r0, #0]
 80076ba:	60c4      	str	r4, [r0, #12]
 80076bc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80076c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80076c4:	b94c      	cbnz	r4, 80076da <__pow5mult+0x66>
 80076c6:	f240 2171 	movw	r1, #625	@ 0x271
 80076ca:	4638      	mov	r0, r7
 80076cc:	f7ff ff12 	bl	80074f4 <__i2b>
 80076d0:	2300      	movs	r3, #0
 80076d2:	f8c8 0008 	str.w	r0, [r8, #8]
 80076d6:	4604      	mov	r4, r0
 80076d8:	6003      	str	r3, [r0, #0]
 80076da:	f04f 0900 	mov.w	r9, #0
 80076de:	07eb      	lsls	r3, r5, #31
 80076e0:	d50a      	bpl.n	80076f8 <__pow5mult+0x84>
 80076e2:	4631      	mov	r1, r6
 80076e4:	4622      	mov	r2, r4
 80076e6:	4638      	mov	r0, r7
 80076e8:	f7ff ff1a 	bl	8007520 <__multiply>
 80076ec:	4631      	mov	r1, r6
 80076ee:	4680      	mov	r8, r0
 80076f0:	4638      	mov	r0, r7
 80076f2:	f7ff fe01 	bl	80072f8 <_Bfree>
 80076f6:	4646      	mov	r6, r8
 80076f8:	106d      	asrs	r5, r5, #1
 80076fa:	d00b      	beq.n	8007714 <__pow5mult+0xa0>
 80076fc:	6820      	ldr	r0, [r4, #0]
 80076fe:	b938      	cbnz	r0, 8007710 <__pow5mult+0x9c>
 8007700:	4622      	mov	r2, r4
 8007702:	4621      	mov	r1, r4
 8007704:	4638      	mov	r0, r7
 8007706:	f7ff ff0b 	bl	8007520 <__multiply>
 800770a:	6020      	str	r0, [r4, #0]
 800770c:	f8c0 9000 	str.w	r9, [r0]
 8007710:	4604      	mov	r4, r0
 8007712:	e7e4      	b.n	80076de <__pow5mult+0x6a>
 8007714:	4630      	mov	r0, r6
 8007716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800771a:	bf00      	nop
 800771c:	0800b924 	.word	0x0800b924
 8007720:	0800b84a 	.word	0x0800b84a
 8007724:	0800b8ca 	.word	0x0800b8ca

08007728 <__lshift>:
 8007728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800772c:	460c      	mov	r4, r1
 800772e:	6849      	ldr	r1, [r1, #4]
 8007730:	6923      	ldr	r3, [r4, #16]
 8007732:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007736:	68a3      	ldr	r3, [r4, #8]
 8007738:	4607      	mov	r7, r0
 800773a:	4691      	mov	r9, r2
 800773c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007740:	f108 0601 	add.w	r6, r8, #1
 8007744:	42b3      	cmp	r3, r6
 8007746:	db0b      	blt.n	8007760 <__lshift+0x38>
 8007748:	4638      	mov	r0, r7
 800774a:	f7ff fd95 	bl	8007278 <_Balloc>
 800774e:	4605      	mov	r5, r0
 8007750:	b948      	cbnz	r0, 8007766 <__lshift+0x3e>
 8007752:	4602      	mov	r2, r0
 8007754:	4b28      	ldr	r3, [pc, #160]	@ (80077f8 <__lshift+0xd0>)
 8007756:	4829      	ldr	r0, [pc, #164]	@ (80077fc <__lshift+0xd4>)
 8007758:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800775c:	f001 fb18 	bl	8008d90 <__assert_func>
 8007760:	3101      	adds	r1, #1
 8007762:	005b      	lsls	r3, r3, #1
 8007764:	e7ee      	b.n	8007744 <__lshift+0x1c>
 8007766:	2300      	movs	r3, #0
 8007768:	f100 0114 	add.w	r1, r0, #20
 800776c:	f100 0210 	add.w	r2, r0, #16
 8007770:	4618      	mov	r0, r3
 8007772:	4553      	cmp	r3, sl
 8007774:	db33      	blt.n	80077de <__lshift+0xb6>
 8007776:	6920      	ldr	r0, [r4, #16]
 8007778:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800777c:	f104 0314 	add.w	r3, r4, #20
 8007780:	f019 091f 	ands.w	r9, r9, #31
 8007784:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007788:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800778c:	d02b      	beq.n	80077e6 <__lshift+0xbe>
 800778e:	f1c9 0e20 	rsb	lr, r9, #32
 8007792:	468a      	mov	sl, r1
 8007794:	2200      	movs	r2, #0
 8007796:	6818      	ldr	r0, [r3, #0]
 8007798:	fa00 f009 	lsl.w	r0, r0, r9
 800779c:	4310      	orrs	r0, r2
 800779e:	f84a 0b04 	str.w	r0, [sl], #4
 80077a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80077a6:	459c      	cmp	ip, r3
 80077a8:	fa22 f20e 	lsr.w	r2, r2, lr
 80077ac:	d8f3      	bhi.n	8007796 <__lshift+0x6e>
 80077ae:	ebac 0304 	sub.w	r3, ip, r4
 80077b2:	3b15      	subs	r3, #21
 80077b4:	f023 0303 	bic.w	r3, r3, #3
 80077b8:	3304      	adds	r3, #4
 80077ba:	f104 0015 	add.w	r0, r4, #21
 80077be:	4584      	cmp	ip, r0
 80077c0:	bf38      	it	cc
 80077c2:	2304      	movcc	r3, #4
 80077c4:	50ca      	str	r2, [r1, r3]
 80077c6:	b10a      	cbz	r2, 80077cc <__lshift+0xa4>
 80077c8:	f108 0602 	add.w	r6, r8, #2
 80077cc:	3e01      	subs	r6, #1
 80077ce:	4638      	mov	r0, r7
 80077d0:	612e      	str	r6, [r5, #16]
 80077d2:	4621      	mov	r1, r4
 80077d4:	f7ff fd90 	bl	80072f8 <_Bfree>
 80077d8:	4628      	mov	r0, r5
 80077da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077de:	f842 0f04 	str.w	r0, [r2, #4]!
 80077e2:	3301      	adds	r3, #1
 80077e4:	e7c5      	b.n	8007772 <__lshift+0x4a>
 80077e6:	3904      	subs	r1, #4
 80077e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80077ec:	f841 2f04 	str.w	r2, [r1, #4]!
 80077f0:	459c      	cmp	ip, r3
 80077f2:	d8f9      	bhi.n	80077e8 <__lshift+0xc0>
 80077f4:	e7ea      	b.n	80077cc <__lshift+0xa4>
 80077f6:	bf00      	nop
 80077f8:	0800b8b9 	.word	0x0800b8b9
 80077fc:	0800b8ca 	.word	0x0800b8ca

08007800 <__mcmp>:
 8007800:	690a      	ldr	r2, [r1, #16]
 8007802:	4603      	mov	r3, r0
 8007804:	6900      	ldr	r0, [r0, #16]
 8007806:	1a80      	subs	r0, r0, r2
 8007808:	b530      	push	{r4, r5, lr}
 800780a:	d10e      	bne.n	800782a <__mcmp+0x2a>
 800780c:	3314      	adds	r3, #20
 800780e:	3114      	adds	r1, #20
 8007810:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007814:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007818:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800781c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007820:	4295      	cmp	r5, r2
 8007822:	d003      	beq.n	800782c <__mcmp+0x2c>
 8007824:	d205      	bcs.n	8007832 <__mcmp+0x32>
 8007826:	f04f 30ff 	mov.w	r0, #4294967295
 800782a:	bd30      	pop	{r4, r5, pc}
 800782c:	42a3      	cmp	r3, r4
 800782e:	d3f3      	bcc.n	8007818 <__mcmp+0x18>
 8007830:	e7fb      	b.n	800782a <__mcmp+0x2a>
 8007832:	2001      	movs	r0, #1
 8007834:	e7f9      	b.n	800782a <__mcmp+0x2a>
	...

08007838 <__mdiff>:
 8007838:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800783c:	4689      	mov	r9, r1
 800783e:	4606      	mov	r6, r0
 8007840:	4611      	mov	r1, r2
 8007842:	4648      	mov	r0, r9
 8007844:	4614      	mov	r4, r2
 8007846:	f7ff ffdb 	bl	8007800 <__mcmp>
 800784a:	1e05      	subs	r5, r0, #0
 800784c:	d112      	bne.n	8007874 <__mdiff+0x3c>
 800784e:	4629      	mov	r1, r5
 8007850:	4630      	mov	r0, r6
 8007852:	f7ff fd11 	bl	8007278 <_Balloc>
 8007856:	4602      	mov	r2, r0
 8007858:	b928      	cbnz	r0, 8007866 <__mdiff+0x2e>
 800785a:	4b3f      	ldr	r3, [pc, #252]	@ (8007958 <__mdiff+0x120>)
 800785c:	f240 2137 	movw	r1, #567	@ 0x237
 8007860:	483e      	ldr	r0, [pc, #248]	@ (800795c <__mdiff+0x124>)
 8007862:	f001 fa95 	bl	8008d90 <__assert_func>
 8007866:	2301      	movs	r3, #1
 8007868:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800786c:	4610      	mov	r0, r2
 800786e:	b003      	add	sp, #12
 8007870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007874:	bfbc      	itt	lt
 8007876:	464b      	movlt	r3, r9
 8007878:	46a1      	movlt	r9, r4
 800787a:	4630      	mov	r0, r6
 800787c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007880:	bfba      	itte	lt
 8007882:	461c      	movlt	r4, r3
 8007884:	2501      	movlt	r5, #1
 8007886:	2500      	movge	r5, #0
 8007888:	f7ff fcf6 	bl	8007278 <_Balloc>
 800788c:	4602      	mov	r2, r0
 800788e:	b918      	cbnz	r0, 8007898 <__mdiff+0x60>
 8007890:	4b31      	ldr	r3, [pc, #196]	@ (8007958 <__mdiff+0x120>)
 8007892:	f240 2145 	movw	r1, #581	@ 0x245
 8007896:	e7e3      	b.n	8007860 <__mdiff+0x28>
 8007898:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800789c:	6926      	ldr	r6, [r4, #16]
 800789e:	60c5      	str	r5, [r0, #12]
 80078a0:	f109 0310 	add.w	r3, r9, #16
 80078a4:	f109 0514 	add.w	r5, r9, #20
 80078a8:	f104 0e14 	add.w	lr, r4, #20
 80078ac:	f100 0b14 	add.w	fp, r0, #20
 80078b0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80078b4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80078b8:	9301      	str	r3, [sp, #4]
 80078ba:	46d9      	mov	r9, fp
 80078bc:	f04f 0c00 	mov.w	ip, #0
 80078c0:	9b01      	ldr	r3, [sp, #4]
 80078c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80078c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80078ca:	9301      	str	r3, [sp, #4]
 80078cc:	fa1f f38a 	uxth.w	r3, sl
 80078d0:	4619      	mov	r1, r3
 80078d2:	b283      	uxth	r3, r0
 80078d4:	1acb      	subs	r3, r1, r3
 80078d6:	0c00      	lsrs	r0, r0, #16
 80078d8:	4463      	add	r3, ip
 80078da:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80078de:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80078e2:	b29b      	uxth	r3, r3
 80078e4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80078e8:	4576      	cmp	r6, lr
 80078ea:	f849 3b04 	str.w	r3, [r9], #4
 80078ee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80078f2:	d8e5      	bhi.n	80078c0 <__mdiff+0x88>
 80078f4:	1b33      	subs	r3, r6, r4
 80078f6:	3b15      	subs	r3, #21
 80078f8:	f023 0303 	bic.w	r3, r3, #3
 80078fc:	3415      	adds	r4, #21
 80078fe:	3304      	adds	r3, #4
 8007900:	42a6      	cmp	r6, r4
 8007902:	bf38      	it	cc
 8007904:	2304      	movcc	r3, #4
 8007906:	441d      	add	r5, r3
 8007908:	445b      	add	r3, fp
 800790a:	461e      	mov	r6, r3
 800790c:	462c      	mov	r4, r5
 800790e:	4544      	cmp	r4, r8
 8007910:	d30e      	bcc.n	8007930 <__mdiff+0xf8>
 8007912:	f108 0103 	add.w	r1, r8, #3
 8007916:	1b49      	subs	r1, r1, r5
 8007918:	f021 0103 	bic.w	r1, r1, #3
 800791c:	3d03      	subs	r5, #3
 800791e:	45a8      	cmp	r8, r5
 8007920:	bf38      	it	cc
 8007922:	2100      	movcc	r1, #0
 8007924:	440b      	add	r3, r1
 8007926:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800792a:	b191      	cbz	r1, 8007952 <__mdiff+0x11a>
 800792c:	6117      	str	r7, [r2, #16]
 800792e:	e79d      	b.n	800786c <__mdiff+0x34>
 8007930:	f854 1b04 	ldr.w	r1, [r4], #4
 8007934:	46e6      	mov	lr, ip
 8007936:	0c08      	lsrs	r0, r1, #16
 8007938:	fa1c fc81 	uxtah	ip, ip, r1
 800793c:	4471      	add	r1, lr
 800793e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007942:	b289      	uxth	r1, r1
 8007944:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007948:	f846 1b04 	str.w	r1, [r6], #4
 800794c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007950:	e7dd      	b.n	800790e <__mdiff+0xd6>
 8007952:	3f01      	subs	r7, #1
 8007954:	e7e7      	b.n	8007926 <__mdiff+0xee>
 8007956:	bf00      	nop
 8007958:	0800b8b9 	.word	0x0800b8b9
 800795c:	0800b8ca 	.word	0x0800b8ca

08007960 <__ulp>:
 8007960:	b082      	sub	sp, #8
 8007962:	ed8d 0b00 	vstr	d0, [sp]
 8007966:	9a01      	ldr	r2, [sp, #4]
 8007968:	4b0f      	ldr	r3, [pc, #60]	@ (80079a8 <__ulp+0x48>)
 800796a:	4013      	ands	r3, r2
 800796c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007970:	2b00      	cmp	r3, #0
 8007972:	dc08      	bgt.n	8007986 <__ulp+0x26>
 8007974:	425b      	negs	r3, r3
 8007976:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800797a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800797e:	da04      	bge.n	800798a <__ulp+0x2a>
 8007980:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007984:	4113      	asrs	r3, r2
 8007986:	2200      	movs	r2, #0
 8007988:	e008      	b.n	800799c <__ulp+0x3c>
 800798a:	f1a2 0314 	sub.w	r3, r2, #20
 800798e:	2b1e      	cmp	r3, #30
 8007990:	bfda      	itte	le
 8007992:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007996:	40da      	lsrle	r2, r3
 8007998:	2201      	movgt	r2, #1
 800799a:	2300      	movs	r3, #0
 800799c:	4619      	mov	r1, r3
 800799e:	4610      	mov	r0, r2
 80079a0:	ec41 0b10 	vmov	d0, r0, r1
 80079a4:	b002      	add	sp, #8
 80079a6:	4770      	bx	lr
 80079a8:	7ff00000 	.word	0x7ff00000

080079ac <__b2d>:
 80079ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079b0:	6906      	ldr	r6, [r0, #16]
 80079b2:	f100 0814 	add.w	r8, r0, #20
 80079b6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80079ba:	1f37      	subs	r7, r6, #4
 80079bc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80079c0:	4610      	mov	r0, r2
 80079c2:	f7ff fd4b 	bl	800745c <__hi0bits>
 80079c6:	f1c0 0320 	rsb	r3, r0, #32
 80079ca:	280a      	cmp	r0, #10
 80079cc:	600b      	str	r3, [r1, #0]
 80079ce:	491b      	ldr	r1, [pc, #108]	@ (8007a3c <__b2d+0x90>)
 80079d0:	dc15      	bgt.n	80079fe <__b2d+0x52>
 80079d2:	f1c0 0c0b 	rsb	ip, r0, #11
 80079d6:	fa22 f30c 	lsr.w	r3, r2, ip
 80079da:	45b8      	cmp	r8, r7
 80079dc:	ea43 0501 	orr.w	r5, r3, r1
 80079e0:	bf34      	ite	cc
 80079e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80079e6:	2300      	movcs	r3, #0
 80079e8:	3015      	adds	r0, #21
 80079ea:	fa02 f000 	lsl.w	r0, r2, r0
 80079ee:	fa23 f30c 	lsr.w	r3, r3, ip
 80079f2:	4303      	orrs	r3, r0
 80079f4:	461c      	mov	r4, r3
 80079f6:	ec45 4b10 	vmov	d0, r4, r5
 80079fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079fe:	45b8      	cmp	r8, r7
 8007a00:	bf3a      	itte	cc
 8007a02:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007a06:	f1a6 0708 	subcc.w	r7, r6, #8
 8007a0a:	2300      	movcs	r3, #0
 8007a0c:	380b      	subs	r0, #11
 8007a0e:	d012      	beq.n	8007a36 <__b2d+0x8a>
 8007a10:	f1c0 0120 	rsb	r1, r0, #32
 8007a14:	fa23 f401 	lsr.w	r4, r3, r1
 8007a18:	4082      	lsls	r2, r0
 8007a1a:	4322      	orrs	r2, r4
 8007a1c:	4547      	cmp	r7, r8
 8007a1e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8007a22:	bf8c      	ite	hi
 8007a24:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007a28:	2200      	movls	r2, #0
 8007a2a:	4083      	lsls	r3, r0
 8007a2c:	40ca      	lsrs	r2, r1
 8007a2e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007a32:	4313      	orrs	r3, r2
 8007a34:	e7de      	b.n	80079f4 <__b2d+0x48>
 8007a36:	ea42 0501 	orr.w	r5, r2, r1
 8007a3a:	e7db      	b.n	80079f4 <__b2d+0x48>
 8007a3c:	3ff00000 	.word	0x3ff00000

08007a40 <__d2b>:
 8007a40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007a44:	460f      	mov	r7, r1
 8007a46:	2101      	movs	r1, #1
 8007a48:	ec59 8b10 	vmov	r8, r9, d0
 8007a4c:	4616      	mov	r6, r2
 8007a4e:	f7ff fc13 	bl	8007278 <_Balloc>
 8007a52:	4604      	mov	r4, r0
 8007a54:	b930      	cbnz	r0, 8007a64 <__d2b+0x24>
 8007a56:	4602      	mov	r2, r0
 8007a58:	4b23      	ldr	r3, [pc, #140]	@ (8007ae8 <__d2b+0xa8>)
 8007a5a:	4824      	ldr	r0, [pc, #144]	@ (8007aec <__d2b+0xac>)
 8007a5c:	f240 310f 	movw	r1, #783	@ 0x30f
 8007a60:	f001 f996 	bl	8008d90 <__assert_func>
 8007a64:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007a68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007a6c:	b10d      	cbz	r5, 8007a72 <__d2b+0x32>
 8007a6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a72:	9301      	str	r3, [sp, #4]
 8007a74:	f1b8 0300 	subs.w	r3, r8, #0
 8007a78:	d023      	beq.n	8007ac2 <__d2b+0x82>
 8007a7a:	4668      	mov	r0, sp
 8007a7c:	9300      	str	r3, [sp, #0]
 8007a7e:	f7ff fd0c 	bl	800749a <__lo0bits>
 8007a82:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007a86:	b1d0      	cbz	r0, 8007abe <__d2b+0x7e>
 8007a88:	f1c0 0320 	rsb	r3, r0, #32
 8007a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a90:	430b      	orrs	r3, r1
 8007a92:	40c2      	lsrs	r2, r0
 8007a94:	6163      	str	r3, [r4, #20]
 8007a96:	9201      	str	r2, [sp, #4]
 8007a98:	9b01      	ldr	r3, [sp, #4]
 8007a9a:	61a3      	str	r3, [r4, #24]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	bf0c      	ite	eq
 8007aa0:	2201      	moveq	r2, #1
 8007aa2:	2202      	movne	r2, #2
 8007aa4:	6122      	str	r2, [r4, #16]
 8007aa6:	b1a5      	cbz	r5, 8007ad2 <__d2b+0x92>
 8007aa8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007aac:	4405      	add	r5, r0
 8007aae:	603d      	str	r5, [r7, #0]
 8007ab0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007ab4:	6030      	str	r0, [r6, #0]
 8007ab6:	4620      	mov	r0, r4
 8007ab8:	b003      	add	sp, #12
 8007aba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007abe:	6161      	str	r1, [r4, #20]
 8007ac0:	e7ea      	b.n	8007a98 <__d2b+0x58>
 8007ac2:	a801      	add	r0, sp, #4
 8007ac4:	f7ff fce9 	bl	800749a <__lo0bits>
 8007ac8:	9b01      	ldr	r3, [sp, #4]
 8007aca:	6163      	str	r3, [r4, #20]
 8007acc:	3020      	adds	r0, #32
 8007ace:	2201      	movs	r2, #1
 8007ad0:	e7e8      	b.n	8007aa4 <__d2b+0x64>
 8007ad2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007ad6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007ada:	6038      	str	r0, [r7, #0]
 8007adc:	6918      	ldr	r0, [r3, #16]
 8007ade:	f7ff fcbd 	bl	800745c <__hi0bits>
 8007ae2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007ae6:	e7e5      	b.n	8007ab4 <__d2b+0x74>
 8007ae8:	0800b8b9 	.word	0x0800b8b9
 8007aec:	0800b8ca 	.word	0x0800b8ca

08007af0 <__ratio>:
 8007af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007af4:	b085      	sub	sp, #20
 8007af6:	e9cd 1000 	strd	r1, r0, [sp]
 8007afa:	a902      	add	r1, sp, #8
 8007afc:	f7ff ff56 	bl	80079ac <__b2d>
 8007b00:	9800      	ldr	r0, [sp, #0]
 8007b02:	a903      	add	r1, sp, #12
 8007b04:	ec55 4b10 	vmov	r4, r5, d0
 8007b08:	f7ff ff50 	bl	80079ac <__b2d>
 8007b0c:	9b01      	ldr	r3, [sp, #4]
 8007b0e:	6919      	ldr	r1, [r3, #16]
 8007b10:	9b00      	ldr	r3, [sp, #0]
 8007b12:	691b      	ldr	r3, [r3, #16]
 8007b14:	1ac9      	subs	r1, r1, r3
 8007b16:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007b1a:	1a9b      	subs	r3, r3, r2
 8007b1c:	ec5b ab10 	vmov	sl, fp, d0
 8007b20:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	bfce      	itee	gt
 8007b28:	462a      	movgt	r2, r5
 8007b2a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007b2e:	465a      	movle	r2, fp
 8007b30:	462f      	mov	r7, r5
 8007b32:	46d9      	mov	r9, fp
 8007b34:	bfcc      	ite	gt
 8007b36:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007b3a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007b3e:	464b      	mov	r3, r9
 8007b40:	4652      	mov	r2, sl
 8007b42:	4620      	mov	r0, r4
 8007b44:	4639      	mov	r1, r7
 8007b46:	f7f8 fe89 	bl	800085c <__aeabi_ddiv>
 8007b4a:	ec41 0b10 	vmov	d0, r0, r1
 8007b4e:	b005      	add	sp, #20
 8007b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007b54 <__copybits>:
 8007b54:	3901      	subs	r1, #1
 8007b56:	b570      	push	{r4, r5, r6, lr}
 8007b58:	1149      	asrs	r1, r1, #5
 8007b5a:	6914      	ldr	r4, [r2, #16]
 8007b5c:	3101      	adds	r1, #1
 8007b5e:	f102 0314 	add.w	r3, r2, #20
 8007b62:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007b66:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007b6a:	1f05      	subs	r5, r0, #4
 8007b6c:	42a3      	cmp	r3, r4
 8007b6e:	d30c      	bcc.n	8007b8a <__copybits+0x36>
 8007b70:	1aa3      	subs	r3, r4, r2
 8007b72:	3b11      	subs	r3, #17
 8007b74:	f023 0303 	bic.w	r3, r3, #3
 8007b78:	3211      	adds	r2, #17
 8007b7a:	42a2      	cmp	r2, r4
 8007b7c:	bf88      	it	hi
 8007b7e:	2300      	movhi	r3, #0
 8007b80:	4418      	add	r0, r3
 8007b82:	2300      	movs	r3, #0
 8007b84:	4288      	cmp	r0, r1
 8007b86:	d305      	bcc.n	8007b94 <__copybits+0x40>
 8007b88:	bd70      	pop	{r4, r5, r6, pc}
 8007b8a:	f853 6b04 	ldr.w	r6, [r3], #4
 8007b8e:	f845 6f04 	str.w	r6, [r5, #4]!
 8007b92:	e7eb      	b.n	8007b6c <__copybits+0x18>
 8007b94:	f840 3b04 	str.w	r3, [r0], #4
 8007b98:	e7f4      	b.n	8007b84 <__copybits+0x30>

08007b9a <__any_on>:
 8007b9a:	f100 0214 	add.w	r2, r0, #20
 8007b9e:	6900      	ldr	r0, [r0, #16]
 8007ba0:	114b      	asrs	r3, r1, #5
 8007ba2:	4298      	cmp	r0, r3
 8007ba4:	b510      	push	{r4, lr}
 8007ba6:	db11      	blt.n	8007bcc <__any_on+0x32>
 8007ba8:	dd0a      	ble.n	8007bc0 <__any_on+0x26>
 8007baa:	f011 011f 	ands.w	r1, r1, #31
 8007bae:	d007      	beq.n	8007bc0 <__any_on+0x26>
 8007bb0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007bb4:	fa24 f001 	lsr.w	r0, r4, r1
 8007bb8:	fa00 f101 	lsl.w	r1, r0, r1
 8007bbc:	428c      	cmp	r4, r1
 8007bbe:	d10b      	bne.n	8007bd8 <__any_on+0x3e>
 8007bc0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d803      	bhi.n	8007bd0 <__any_on+0x36>
 8007bc8:	2000      	movs	r0, #0
 8007bca:	bd10      	pop	{r4, pc}
 8007bcc:	4603      	mov	r3, r0
 8007bce:	e7f7      	b.n	8007bc0 <__any_on+0x26>
 8007bd0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007bd4:	2900      	cmp	r1, #0
 8007bd6:	d0f5      	beq.n	8007bc4 <__any_on+0x2a>
 8007bd8:	2001      	movs	r0, #1
 8007bda:	e7f6      	b.n	8007bca <__any_on+0x30>

08007bdc <sulp>:
 8007bdc:	b570      	push	{r4, r5, r6, lr}
 8007bde:	4604      	mov	r4, r0
 8007be0:	460d      	mov	r5, r1
 8007be2:	ec45 4b10 	vmov	d0, r4, r5
 8007be6:	4616      	mov	r6, r2
 8007be8:	f7ff feba 	bl	8007960 <__ulp>
 8007bec:	ec51 0b10 	vmov	r0, r1, d0
 8007bf0:	b17e      	cbz	r6, 8007c12 <sulp+0x36>
 8007bf2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007bf6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	dd09      	ble.n	8007c12 <sulp+0x36>
 8007bfe:	051b      	lsls	r3, r3, #20
 8007c00:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007c04:	2400      	movs	r4, #0
 8007c06:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007c0a:	4622      	mov	r2, r4
 8007c0c:	462b      	mov	r3, r5
 8007c0e:	f7f8 fcfb 	bl	8000608 <__aeabi_dmul>
 8007c12:	ec41 0b10 	vmov	d0, r0, r1
 8007c16:	bd70      	pop	{r4, r5, r6, pc}

08007c18 <_strtod_l>:
 8007c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c1c:	b09f      	sub	sp, #124	@ 0x7c
 8007c1e:	460c      	mov	r4, r1
 8007c20:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007c22:	2200      	movs	r2, #0
 8007c24:	921a      	str	r2, [sp, #104]	@ 0x68
 8007c26:	9005      	str	r0, [sp, #20]
 8007c28:	f04f 0a00 	mov.w	sl, #0
 8007c2c:	f04f 0b00 	mov.w	fp, #0
 8007c30:	460a      	mov	r2, r1
 8007c32:	9219      	str	r2, [sp, #100]	@ 0x64
 8007c34:	7811      	ldrb	r1, [r2, #0]
 8007c36:	292b      	cmp	r1, #43	@ 0x2b
 8007c38:	d04a      	beq.n	8007cd0 <_strtod_l+0xb8>
 8007c3a:	d838      	bhi.n	8007cae <_strtod_l+0x96>
 8007c3c:	290d      	cmp	r1, #13
 8007c3e:	d832      	bhi.n	8007ca6 <_strtod_l+0x8e>
 8007c40:	2908      	cmp	r1, #8
 8007c42:	d832      	bhi.n	8007caa <_strtod_l+0x92>
 8007c44:	2900      	cmp	r1, #0
 8007c46:	d03b      	beq.n	8007cc0 <_strtod_l+0xa8>
 8007c48:	2200      	movs	r2, #0
 8007c4a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007c4c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007c4e:	782a      	ldrb	r2, [r5, #0]
 8007c50:	2a30      	cmp	r2, #48	@ 0x30
 8007c52:	f040 80b3 	bne.w	8007dbc <_strtod_l+0x1a4>
 8007c56:	786a      	ldrb	r2, [r5, #1]
 8007c58:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007c5c:	2a58      	cmp	r2, #88	@ 0x58
 8007c5e:	d16e      	bne.n	8007d3e <_strtod_l+0x126>
 8007c60:	9302      	str	r3, [sp, #8]
 8007c62:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c64:	9301      	str	r3, [sp, #4]
 8007c66:	ab1a      	add	r3, sp, #104	@ 0x68
 8007c68:	9300      	str	r3, [sp, #0]
 8007c6a:	4a8e      	ldr	r2, [pc, #568]	@ (8007ea4 <_strtod_l+0x28c>)
 8007c6c:	9805      	ldr	r0, [sp, #20]
 8007c6e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007c70:	a919      	add	r1, sp, #100	@ 0x64
 8007c72:	f001 f927 	bl	8008ec4 <__gethex>
 8007c76:	f010 060f 	ands.w	r6, r0, #15
 8007c7a:	4604      	mov	r4, r0
 8007c7c:	d005      	beq.n	8007c8a <_strtod_l+0x72>
 8007c7e:	2e06      	cmp	r6, #6
 8007c80:	d128      	bne.n	8007cd4 <_strtod_l+0xbc>
 8007c82:	3501      	adds	r5, #1
 8007c84:	2300      	movs	r3, #0
 8007c86:	9519      	str	r5, [sp, #100]	@ 0x64
 8007c88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007c8a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	f040 858e 	bne.w	80087ae <_strtod_l+0xb96>
 8007c92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c94:	b1cb      	cbz	r3, 8007cca <_strtod_l+0xb2>
 8007c96:	4652      	mov	r2, sl
 8007c98:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007c9c:	ec43 2b10 	vmov	d0, r2, r3
 8007ca0:	b01f      	add	sp, #124	@ 0x7c
 8007ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ca6:	2920      	cmp	r1, #32
 8007ca8:	d1ce      	bne.n	8007c48 <_strtod_l+0x30>
 8007caa:	3201      	adds	r2, #1
 8007cac:	e7c1      	b.n	8007c32 <_strtod_l+0x1a>
 8007cae:	292d      	cmp	r1, #45	@ 0x2d
 8007cb0:	d1ca      	bne.n	8007c48 <_strtod_l+0x30>
 8007cb2:	2101      	movs	r1, #1
 8007cb4:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007cb6:	1c51      	adds	r1, r2, #1
 8007cb8:	9119      	str	r1, [sp, #100]	@ 0x64
 8007cba:	7852      	ldrb	r2, [r2, #1]
 8007cbc:	2a00      	cmp	r2, #0
 8007cbe:	d1c5      	bne.n	8007c4c <_strtod_l+0x34>
 8007cc0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007cc2:	9419      	str	r4, [sp, #100]	@ 0x64
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	f040 8570 	bne.w	80087aa <_strtod_l+0xb92>
 8007cca:	4652      	mov	r2, sl
 8007ccc:	465b      	mov	r3, fp
 8007cce:	e7e5      	b.n	8007c9c <_strtod_l+0x84>
 8007cd0:	2100      	movs	r1, #0
 8007cd2:	e7ef      	b.n	8007cb4 <_strtod_l+0x9c>
 8007cd4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007cd6:	b13a      	cbz	r2, 8007ce8 <_strtod_l+0xd0>
 8007cd8:	2135      	movs	r1, #53	@ 0x35
 8007cda:	a81c      	add	r0, sp, #112	@ 0x70
 8007cdc:	f7ff ff3a 	bl	8007b54 <__copybits>
 8007ce0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007ce2:	9805      	ldr	r0, [sp, #20]
 8007ce4:	f7ff fb08 	bl	80072f8 <_Bfree>
 8007ce8:	3e01      	subs	r6, #1
 8007cea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007cec:	2e04      	cmp	r6, #4
 8007cee:	d806      	bhi.n	8007cfe <_strtod_l+0xe6>
 8007cf0:	e8df f006 	tbb	[pc, r6]
 8007cf4:	201d0314 	.word	0x201d0314
 8007cf8:	14          	.byte	0x14
 8007cf9:	00          	.byte	0x00
 8007cfa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007cfe:	05e1      	lsls	r1, r4, #23
 8007d00:	bf48      	it	mi
 8007d02:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007d06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d0a:	0d1b      	lsrs	r3, r3, #20
 8007d0c:	051b      	lsls	r3, r3, #20
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d1bb      	bne.n	8007c8a <_strtod_l+0x72>
 8007d12:	f7fe fb31 	bl	8006378 <__errno>
 8007d16:	2322      	movs	r3, #34	@ 0x22
 8007d18:	6003      	str	r3, [r0, #0]
 8007d1a:	e7b6      	b.n	8007c8a <_strtod_l+0x72>
 8007d1c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007d20:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007d24:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007d28:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007d2c:	e7e7      	b.n	8007cfe <_strtod_l+0xe6>
 8007d2e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007eac <_strtod_l+0x294>
 8007d32:	e7e4      	b.n	8007cfe <_strtod_l+0xe6>
 8007d34:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007d38:	f04f 3aff 	mov.w	sl, #4294967295
 8007d3c:	e7df      	b.n	8007cfe <_strtod_l+0xe6>
 8007d3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d40:	1c5a      	adds	r2, r3, #1
 8007d42:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d44:	785b      	ldrb	r3, [r3, #1]
 8007d46:	2b30      	cmp	r3, #48	@ 0x30
 8007d48:	d0f9      	beq.n	8007d3e <_strtod_l+0x126>
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d09d      	beq.n	8007c8a <_strtod_l+0x72>
 8007d4e:	2301      	movs	r3, #1
 8007d50:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d52:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d54:	930c      	str	r3, [sp, #48]	@ 0x30
 8007d56:	2300      	movs	r3, #0
 8007d58:	9308      	str	r3, [sp, #32]
 8007d5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d5c:	461f      	mov	r7, r3
 8007d5e:	220a      	movs	r2, #10
 8007d60:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007d62:	7805      	ldrb	r5, [r0, #0]
 8007d64:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007d68:	b2d9      	uxtb	r1, r3
 8007d6a:	2909      	cmp	r1, #9
 8007d6c:	d928      	bls.n	8007dc0 <_strtod_l+0x1a8>
 8007d6e:	494e      	ldr	r1, [pc, #312]	@ (8007ea8 <_strtod_l+0x290>)
 8007d70:	2201      	movs	r2, #1
 8007d72:	f000 ffd5 	bl	8008d20 <strncmp>
 8007d76:	2800      	cmp	r0, #0
 8007d78:	d032      	beq.n	8007de0 <_strtod_l+0x1c8>
 8007d7a:	2000      	movs	r0, #0
 8007d7c:	462a      	mov	r2, r5
 8007d7e:	4681      	mov	r9, r0
 8007d80:	463d      	mov	r5, r7
 8007d82:	4603      	mov	r3, r0
 8007d84:	2a65      	cmp	r2, #101	@ 0x65
 8007d86:	d001      	beq.n	8007d8c <_strtod_l+0x174>
 8007d88:	2a45      	cmp	r2, #69	@ 0x45
 8007d8a:	d114      	bne.n	8007db6 <_strtod_l+0x19e>
 8007d8c:	b91d      	cbnz	r5, 8007d96 <_strtod_l+0x17e>
 8007d8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d90:	4302      	orrs	r2, r0
 8007d92:	d095      	beq.n	8007cc0 <_strtod_l+0xa8>
 8007d94:	2500      	movs	r5, #0
 8007d96:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007d98:	1c62      	adds	r2, r4, #1
 8007d9a:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d9c:	7862      	ldrb	r2, [r4, #1]
 8007d9e:	2a2b      	cmp	r2, #43	@ 0x2b
 8007da0:	d077      	beq.n	8007e92 <_strtod_l+0x27a>
 8007da2:	2a2d      	cmp	r2, #45	@ 0x2d
 8007da4:	d07b      	beq.n	8007e9e <_strtod_l+0x286>
 8007da6:	f04f 0c00 	mov.w	ip, #0
 8007daa:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007dae:	2909      	cmp	r1, #9
 8007db0:	f240 8082 	bls.w	8007eb8 <_strtod_l+0x2a0>
 8007db4:	9419      	str	r4, [sp, #100]	@ 0x64
 8007db6:	f04f 0800 	mov.w	r8, #0
 8007dba:	e0a2      	b.n	8007f02 <_strtod_l+0x2ea>
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	e7c7      	b.n	8007d50 <_strtod_l+0x138>
 8007dc0:	2f08      	cmp	r7, #8
 8007dc2:	bfd5      	itete	le
 8007dc4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8007dc6:	9908      	ldrgt	r1, [sp, #32]
 8007dc8:	fb02 3301 	mlale	r3, r2, r1, r3
 8007dcc:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007dd0:	f100 0001 	add.w	r0, r0, #1
 8007dd4:	bfd4      	ite	le
 8007dd6:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007dd8:	9308      	strgt	r3, [sp, #32]
 8007dda:	3701      	adds	r7, #1
 8007ddc:	9019      	str	r0, [sp, #100]	@ 0x64
 8007dde:	e7bf      	b.n	8007d60 <_strtod_l+0x148>
 8007de0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007de2:	1c5a      	adds	r2, r3, #1
 8007de4:	9219      	str	r2, [sp, #100]	@ 0x64
 8007de6:	785a      	ldrb	r2, [r3, #1]
 8007de8:	b37f      	cbz	r7, 8007e4a <_strtod_l+0x232>
 8007dea:	4681      	mov	r9, r0
 8007dec:	463d      	mov	r5, r7
 8007dee:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007df2:	2b09      	cmp	r3, #9
 8007df4:	d912      	bls.n	8007e1c <_strtod_l+0x204>
 8007df6:	2301      	movs	r3, #1
 8007df8:	e7c4      	b.n	8007d84 <_strtod_l+0x16c>
 8007dfa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007dfc:	1c5a      	adds	r2, r3, #1
 8007dfe:	9219      	str	r2, [sp, #100]	@ 0x64
 8007e00:	785a      	ldrb	r2, [r3, #1]
 8007e02:	3001      	adds	r0, #1
 8007e04:	2a30      	cmp	r2, #48	@ 0x30
 8007e06:	d0f8      	beq.n	8007dfa <_strtod_l+0x1e2>
 8007e08:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007e0c:	2b08      	cmp	r3, #8
 8007e0e:	f200 84d3 	bhi.w	80087b8 <_strtod_l+0xba0>
 8007e12:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e14:	930c      	str	r3, [sp, #48]	@ 0x30
 8007e16:	4681      	mov	r9, r0
 8007e18:	2000      	movs	r0, #0
 8007e1a:	4605      	mov	r5, r0
 8007e1c:	3a30      	subs	r2, #48	@ 0x30
 8007e1e:	f100 0301 	add.w	r3, r0, #1
 8007e22:	d02a      	beq.n	8007e7a <_strtod_l+0x262>
 8007e24:	4499      	add	r9, r3
 8007e26:	eb00 0c05 	add.w	ip, r0, r5
 8007e2a:	462b      	mov	r3, r5
 8007e2c:	210a      	movs	r1, #10
 8007e2e:	4563      	cmp	r3, ip
 8007e30:	d10d      	bne.n	8007e4e <_strtod_l+0x236>
 8007e32:	1c69      	adds	r1, r5, #1
 8007e34:	4401      	add	r1, r0
 8007e36:	4428      	add	r0, r5
 8007e38:	2808      	cmp	r0, #8
 8007e3a:	dc16      	bgt.n	8007e6a <_strtod_l+0x252>
 8007e3c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007e3e:	230a      	movs	r3, #10
 8007e40:	fb03 2300 	mla	r3, r3, r0, r2
 8007e44:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e46:	2300      	movs	r3, #0
 8007e48:	e018      	b.n	8007e7c <_strtod_l+0x264>
 8007e4a:	4638      	mov	r0, r7
 8007e4c:	e7da      	b.n	8007e04 <_strtod_l+0x1ec>
 8007e4e:	2b08      	cmp	r3, #8
 8007e50:	f103 0301 	add.w	r3, r3, #1
 8007e54:	dc03      	bgt.n	8007e5e <_strtod_l+0x246>
 8007e56:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007e58:	434e      	muls	r6, r1
 8007e5a:	960a      	str	r6, [sp, #40]	@ 0x28
 8007e5c:	e7e7      	b.n	8007e2e <_strtod_l+0x216>
 8007e5e:	2b10      	cmp	r3, #16
 8007e60:	bfde      	ittt	le
 8007e62:	9e08      	ldrle	r6, [sp, #32]
 8007e64:	434e      	mulle	r6, r1
 8007e66:	9608      	strle	r6, [sp, #32]
 8007e68:	e7e1      	b.n	8007e2e <_strtod_l+0x216>
 8007e6a:	280f      	cmp	r0, #15
 8007e6c:	dceb      	bgt.n	8007e46 <_strtod_l+0x22e>
 8007e6e:	9808      	ldr	r0, [sp, #32]
 8007e70:	230a      	movs	r3, #10
 8007e72:	fb03 2300 	mla	r3, r3, r0, r2
 8007e76:	9308      	str	r3, [sp, #32]
 8007e78:	e7e5      	b.n	8007e46 <_strtod_l+0x22e>
 8007e7a:	4629      	mov	r1, r5
 8007e7c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007e7e:	1c50      	adds	r0, r2, #1
 8007e80:	9019      	str	r0, [sp, #100]	@ 0x64
 8007e82:	7852      	ldrb	r2, [r2, #1]
 8007e84:	4618      	mov	r0, r3
 8007e86:	460d      	mov	r5, r1
 8007e88:	e7b1      	b.n	8007dee <_strtod_l+0x1d6>
 8007e8a:	f04f 0900 	mov.w	r9, #0
 8007e8e:	2301      	movs	r3, #1
 8007e90:	e77d      	b.n	8007d8e <_strtod_l+0x176>
 8007e92:	f04f 0c00 	mov.w	ip, #0
 8007e96:	1ca2      	adds	r2, r4, #2
 8007e98:	9219      	str	r2, [sp, #100]	@ 0x64
 8007e9a:	78a2      	ldrb	r2, [r4, #2]
 8007e9c:	e785      	b.n	8007daa <_strtod_l+0x192>
 8007e9e:	f04f 0c01 	mov.w	ip, #1
 8007ea2:	e7f8      	b.n	8007e96 <_strtod_l+0x27e>
 8007ea4:	0800ba38 	.word	0x0800ba38
 8007ea8:	0800ba20 	.word	0x0800ba20
 8007eac:	7ff00000 	.word	0x7ff00000
 8007eb0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007eb2:	1c51      	adds	r1, r2, #1
 8007eb4:	9119      	str	r1, [sp, #100]	@ 0x64
 8007eb6:	7852      	ldrb	r2, [r2, #1]
 8007eb8:	2a30      	cmp	r2, #48	@ 0x30
 8007eba:	d0f9      	beq.n	8007eb0 <_strtod_l+0x298>
 8007ebc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007ec0:	2908      	cmp	r1, #8
 8007ec2:	f63f af78 	bhi.w	8007db6 <_strtod_l+0x19e>
 8007ec6:	3a30      	subs	r2, #48	@ 0x30
 8007ec8:	920e      	str	r2, [sp, #56]	@ 0x38
 8007eca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007ecc:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007ece:	f04f 080a 	mov.w	r8, #10
 8007ed2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007ed4:	1c56      	adds	r6, r2, #1
 8007ed6:	9619      	str	r6, [sp, #100]	@ 0x64
 8007ed8:	7852      	ldrb	r2, [r2, #1]
 8007eda:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007ede:	f1be 0f09 	cmp.w	lr, #9
 8007ee2:	d939      	bls.n	8007f58 <_strtod_l+0x340>
 8007ee4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007ee6:	1a76      	subs	r6, r6, r1
 8007ee8:	2e08      	cmp	r6, #8
 8007eea:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007eee:	dc03      	bgt.n	8007ef8 <_strtod_l+0x2e0>
 8007ef0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007ef2:	4588      	cmp	r8, r1
 8007ef4:	bfa8      	it	ge
 8007ef6:	4688      	movge	r8, r1
 8007ef8:	f1bc 0f00 	cmp.w	ip, #0
 8007efc:	d001      	beq.n	8007f02 <_strtod_l+0x2ea>
 8007efe:	f1c8 0800 	rsb	r8, r8, #0
 8007f02:	2d00      	cmp	r5, #0
 8007f04:	d14e      	bne.n	8007fa4 <_strtod_l+0x38c>
 8007f06:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f08:	4308      	orrs	r0, r1
 8007f0a:	f47f aebe 	bne.w	8007c8a <_strtod_l+0x72>
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	f47f aed6 	bne.w	8007cc0 <_strtod_l+0xa8>
 8007f14:	2a69      	cmp	r2, #105	@ 0x69
 8007f16:	d028      	beq.n	8007f6a <_strtod_l+0x352>
 8007f18:	dc25      	bgt.n	8007f66 <_strtod_l+0x34e>
 8007f1a:	2a49      	cmp	r2, #73	@ 0x49
 8007f1c:	d025      	beq.n	8007f6a <_strtod_l+0x352>
 8007f1e:	2a4e      	cmp	r2, #78	@ 0x4e
 8007f20:	f47f aece 	bne.w	8007cc0 <_strtod_l+0xa8>
 8007f24:	499b      	ldr	r1, [pc, #620]	@ (8008194 <_strtod_l+0x57c>)
 8007f26:	a819      	add	r0, sp, #100	@ 0x64
 8007f28:	f001 f9ee 	bl	8009308 <__match>
 8007f2c:	2800      	cmp	r0, #0
 8007f2e:	f43f aec7 	beq.w	8007cc0 <_strtod_l+0xa8>
 8007f32:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f34:	781b      	ldrb	r3, [r3, #0]
 8007f36:	2b28      	cmp	r3, #40	@ 0x28
 8007f38:	d12e      	bne.n	8007f98 <_strtod_l+0x380>
 8007f3a:	4997      	ldr	r1, [pc, #604]	@ (8008198 <_strtod_l+0x580>)
 8007f3c:	aa1c      	add	r2, sp, #112	@ 0x70
 8007f3e:	a819      	add	r0, sp, #100	@ 0x64
 8007f40:	f001 f9f6 	bl	8009330 <__hexnan>
 8007f44:	2805      	cmp	r0, #5
 8007f46:	d127      	bne.n	8007f98 <_strtod_l+0x380>
 8007f48:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007f4a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007f4e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007f52:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007f56:	e698      	b.n	8007c8a <_strtod_l+0x72>
 8007f58:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007f5a:	fb08 2101 	mla	r1, r8, r1, r2
 8007f5e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007f62:	920e      	str	r2, [sp, #56]	@ 0x38
 8007f64:	e7b5      	b.n	8007ed2 <_strtod_l+0x2ba>
 8007f66:	2a6e      	cmp	r2, #110	@ 0x6e
 8007f68:	e7da      	b.n	8007f20 <_strtod_l+0x308>
 8007f6a:	498c      	ldr	r1, [pc, #560]	@ (800819c <_strtod_l+0x584>)
 8007f6c:	a819      	add	r0, sp, #100	@ 0x64
 8007f6e:	f001 f9cb 	bl	8009308 <__match>
 8007f72:	2800      	cmp	r0, #0
 8007f74:	f43f aea4 	beq.w	8007cc0 <_strtod_l+0xa8>
 8007f78:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f7a:	4989      	ldr	r1, [pc, #548]	@ (80081a0 <_strtod_l+0x588>)
 8007f7c:	3b01      	subs	r3, #1
 8007f7e:	a819      	add	r0, sp, #100	@ 0x64
 8007f80:	9319      	str	r3, [sp, #100]	@ 0x64
 8007f82:	f001 f9c1 	bl	8009308 <__match>
 8007f86:	b910      	cbnz	r0, 8007f8e <_strtod_l+0x376>
 8007f88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f8a:	3301      	adds	r3, #1
 8007f8c:	9319      	str	r3, [sp, #100]	@ 0x64
 8007f8e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80081b0 <_strtod_l+0x598>
 8007f92:	f04f 0a00 	mov.w	sl, #0
 8007f96:	e678      	b.n	8007c8a <_strtod_l+0x72>
 8007f98:	4882      	ldr	r0, [pc, #520]	@ (80081a4 <_strtod_l+0x58c>)
 8007f9a:	f000 fef1 	bl	8008d80 <nan>
 8007f9e:	ec5b ab10 	vmov	sl, fp, d0
 8007fa2:	e672      	b.n	8007c8a <_strtod_l+0x72>
 8007fa4:	eba8 0309 	sub.w	r3, r8, r9
 8007fa8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007faa:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fac:	2f00      	cmp	r7, #0
 8007fae:	bf08      	it	eq
 8007fb0:	462f      	moveq	r7, r5
 8007fb2:	2d10      	cmp	r5, #16
 8007fb4:	462c      	mov	r4, r5
 8007fb6:	bfa8      	it	ge
 8007fb8:	2410      	movge	r4, #16
 8007fba:	f7f8 faab 	bl	8000514 <__aeabi_ui2d>
 8007fbe:	2d09      	cmp	r5, #9
 8007fc0:	4682      	mov	sl, r0
 8007fc2:	468b      	mov	fp, r1
 8007fc4:	dc13      	bgt.n	8007fee <_strtod_l+0x3d6>
 8007fc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	f43f ae5e 	beq.w	8007c8a <_strtod_l+0x72>
 8007fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fd0:	dd78      	ble.n	80080c4 <_strtod_l+0x4ac>
 8007fd2:	2b16      	cmp	r3, #22
 8007fd4:	dc5f      	bgt.n	8008096 <_strtod_l+0x47e>
 8007fd6:	4974      	ldr	r1, [pc, #464]	@ (80081a8 <_strtod_l+0x590>)
 8007fd8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007fdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fe0:	4652      	mov	r2, sl
 8007fe2:	465b      	mov	r3, fp
 8007fe4:	f7f8 fb10 	bl	8000608 <__aeabi_dmul>
 8007fe8:	4682      	mov	sl, r0
 8007fea:	468b      	mov	fp, r1
 8007fec:	e64d      	b.n	8007c8a <_strtod_l+0x72>
 8007fee:	4b6e      	ldr	r3, [pc, #440]	@ (80081a8 <_strtod_l+0x590>)
 8007ff0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007ff4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007ff8:	f7f8 fb06 	bl	8000608 <__aeabi_dmul>
 8007ffc:	4682      	mov	sl, r0
 8007ffe:	9808      	ldr	r0, [sp, #32]
 8008000:	468b      	mov	fp, r1
 8008002:	f7f8 fa87 	bl	8000514 <__aeabi_ui2d>
 8008006:	4602      	mov	r2, r0
 8008008:	460b      	mov	r3, r1
 800800a:	4650      	mov	r0, sl
 800800c:	4659      	mov	r1, fp
 800800e:	f7f8 f945 	bl	800029c <__adddf3>
 8008012:	2d0f      	cmp	r5, #15
 8008014:	4682      	mov	sl, r0
 8008016:	468b      	mov	fp, r1
 8008018:	ddd5      	ble.n	8007fc6 <_strtod_l+0x3ae>
 800801a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800801c:	1b2c      	subs	r4, r5, r4
 800801e:	441c      	add	r4, r3
 8008020:	2c00      	cmp	r4, #0
 8008022:	f340 8096 	ble.w	8008152 <_strtod_l+0x53a>
 8008026:	f014 030f 	ands.w	r3, r4, #15
 800802a:	d00a      	beq.n	8008042 <_strtod_l+0x42a>
 800802c:	495e      	ldr	r1, [pc, #376]	@ (80081a8 <_strtod_l+0x590>)
 800802e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008032:	4652      	mov	r2, sl
 8008034:	465b      	mov	r3, fp
 8008036:	e9d1 0100 	ldrd	r0, r1, [r1]
 800803a:	f7f8 fae5 	bl	8000608 <__aeabi_dmul>
 800803e:	4682      	mov	sl, r0
 8008040:	468b      	mov	fp, r1
 8008042:	f034 040f 	bics.w	r4, r4, #15
 8008046:	d073      	beq.n	8008130 <_strtod_l+0x518>
 8008048:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800804c:	dd48      	ble.n	80080e0 <_strtod_l+0x4c8>
 800804e:	2400      	movs	r4, #0
 8008050:	46a0      	mov	r8, r4
 8008052:	940a      	str	r4, [sp, #40]	@ 0x28
 8008054:	46a1      	mov	r9, r4
 8008056:	9a05      	ldr	r2, [sp, #20]
 8008058:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80081b0 <_strtod_l+0x598>
 800805c:	2322      	movs	r3, #34	@ 0x22
 800805e:	6013      	str	r3, [r2, #0]
 8008060:	f04f 0a00 	mov.w	sl, #0
 8008064:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008066:	2b00      	cmp	r3, #0
 8008068:	f43f ae0f 	beq.w	8007c8a <_strtod_l+0x72>
 800806c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800806e:	9805      	ldr	r0, [sp, #20]
 8008070:	f7ff f942 	bl	80072f8 <_Bfree>
 8008074:	9805      	ldr	r0, [sp, #20]
 8008076:	4649      	mov	r1, r9
 8008078:	f7ff f93e 	bl	80072f8 <_Bfree>
 800807c:	9805      	ldr	r0, [sp, #20]
 800807e:	4641      	mov	r1, r8
 8008080:	f7ff f93a 	bl	80072f8 <_Bfree>
 8008084:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008086:	9805      	ldr	r0, [sp, #20]
 8008088:	f7ff f936 	bl	80072f8 <_Bfree>
 800808c:	9805      	ldr	r0, [sp, #20]
 800808e:	4621      	mov	r1, r4
 8008090:	f7ff f932 	bl	80072f8 <_Bfree>
 8008094:	e5f9      	b.n	8007c8a <_strtod_l+0x72>
 8008096:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008098:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800809c:	4293      	cmp	r3, r2
 800809e:	dbbc      	blt.n	800801a <_strtod_l+0x402>
 80080a0:	4c41      	ldr	r4, [pc, #260]	@ (80081a8 <_strtod_l+0x590>)
 80080a2:	f1c5 050f 	rsb	r5, r5, #15
 80080a6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80080aa:	4652      	mov	r2, sl
 80080ac:	465b      	mov	r3, fp
 80080ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080b2:	f7f8 faa9 	bl	8000608 <__aeabi_dmul>
 80080b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080b8:	1b5d      	subs	r5, r3, r5
 80080ba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80080be:	e9d4 2300 	ldrd	r2, r3, [r4]
 80080c2:	e78f      	b.n	8007fe4 <_strtod_l+0x3cc>
 80080c4:	3316      	adds	r3, #22
 80080c6:	dba8      	blt.n	800801a <_strtod_l+0x402>
 80080c8:	4b37      	ldr	r3, [pc, #220]	@ (80081a8 <_strtod_l+0x590>)
 80080ca:	eba9 0808 	sub.w	r8, r9, r8
 80080ce:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80080d2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80080d6:	4650      	mov	r0, sl
 80080d8:	4659      	mov	r1, fp
 80080da:	f7f8 fbbf 	bl	800085c <__aeabi_ddiv>
 80080de:	e783      	b.n	8007fe8 <_strtod_l+0x3d0>
 80080e0:	4b32      	ldr	r3, [pc, #200]	@ (80081ac <_strtod_l+0x594>)
 80080e2:	9308      	str	r3, [sp, #32]
 80080e4:	2300      	movs	r3, #0
 80080e6:	1124      	asrs	r4, r4, #4
 80080e8:	4650      	mov	r0, sl
 80080ea:	4659      	mov	r1, fp
 80080ec:	461e      	mov	r6, r3
 80080ee:	2c01      	cmp	r4, #1
 80080f0:	dc21      	bgt.n	8008136 <_strtod_l+0x51e>
 80080f2:	b10b      	cbz	r3, 80080f8 <_strtod_l+0x4e0>
 80080f4:	4682      	mov	sl, r0
 80080f6:	468b      	mov	fp, r1
 80080f8:	492c      	ldr	r1, [pc, #176]	@ (80081ac <_strtod_l+0x594>)
 80080fa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80080fe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008102:	4652      	mov	r2, sl
 8008104:	465b      	mov	r3, fp
 8008106:	e9d1 0100 	ldrd	r0, r1, [r1]
 800810a:	f7f8 fa7d 	bl	8000608 <__aeabi_dmul>
 800810e:	4b28      	ldr	r3, [pc, #160]	@ (80081b0 <_strtod_l+0x598>)
 8008110:	460a      	mov	r2, r1
 8008112:	400b      	ands	r3, r1
 8008114:	4927      	ldr	r1, [pc, #156]	@ (80081b4 <_strtod_l+0x59c>)
 8008116:	428b      	cmp	r3, r1
 8008118:	4682      	mov	sl, r0
 800811a:	d898      	bhi.n	800804e <_strtod_l+0x436>
 800811c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008120:	428b      	cmp	r3, r1
 8008122:	bf86      	itte	hi
 8008124:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80081b8 <_strtod_l+0x5a0>
 8008128:	f04f 3aff 	movhi.w	sl, #4294967295
 800812c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008130:	2300      	movs	r3, #0
 8008132:	9308      	str	r3, [sp, #32]
 8008134:	e07a      	b.n	800822c <_strtod_l+0x614>
 8008136:	07e2      	lsls	r2, r4, #31
 8008138:	d505      	bpl.n	8008146 <_strtod_l+0x52e>
 800813a:	9b08      	ldr	r3, [sp, #32]
 800813c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008140:	f7f8 fa62 	bl	8000608 <__aeabi_dmul>
 8008144:	2301      	movs	r3, #1
 8008146:	9a08      	ldr	r2, [sp, #32]
 8008148:	3208      	adds	r2, #8
 800814a:	3601      	adds	r6, #1
 800814c:	1064      	asrs	r4, r4, #1
 800814e:	9208      	str	r2, [sp, #32]
 8008150:	e7cd      	b.n	80080ee <_strtod_l+0x4d6>
 8008152:	d0ed      	beq.n	8008130 <_strtod_l+0x518>
 8008154:	4264      	negs	r4, r4
 8008156:	f014 020f 	ands.w	r2, r4, #15
 800815a:	d00a      	beq.n	8008172 <_strtod_l+0x55a>
 800815c:	4b12      	ldr	r3, [pc, #72]	@ (80081a8 <_strtod_l+0x590>)
 800815e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008162:	4650      	mov	r0, sl
 8008164:	4659      	mov	r1, fp
 8008166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800816a:	f7f8 fb77 	bl	800085c <__aeabi_ddiv>
 800816e:	4682      	mov	sl, r0
 8008170:	468b      	mov	fp, r1
 8008172:	1124      	asrs	r4, r4, #4
 8008174:	d0dc      	beq.n	8008130 <_strtod_l+0x518>
 8008176:	2c1f      	cmp	r4, #31
 8008178:	dd20      	ble.n	80081bc <_strtod_l+0x5a4>
 800817a:	2400      	movs	r4, #0
 800817c:	46a0      	mov	r8, r4
 800817e:	940a      	str	r4, [sp, #40]	@ 0x28
 8008180:	46a1      	mov	r9, r4
 8008182:	9a05      	ldr	r2, [sp, #20]
 8008184:	2322      	movs	r3, #34	@ 0x22
 8008186:	f04f 0a00 	mov.w	sl, #0
 800818a:	f04f 0b00 	mov.w	fp, #0
 800818e:	6013      	str	r3, [r2, #0]
 8008190:	e768      	b.n	8008064 <_strtod_l+0x44c>
 8008192:	bf00      	nop
 8008194:	0800b811 	.word	0x0800b811
 8008198:	0800ba24 	.word	0x0800ba24
 800819c:	0800b809 	.word	0x0800b809
 80081a0:	0800b840 	.word	0x0800b840
 80081a4:	0800bbcd 	.word	0x0800bbcd
 80081a8:	0800b958 	.word	0x0800b958
 80081ac:	0800b930 	.word	0x0800b930
 80081b0:	7ff00000 	.word	0x7ff00000
 80081b4:	7ca00000 	.word	0x7ca00000
 80081b8:	7fefffff 	.word	0x7fefffff
 80081bc:	f014 0310 	ands.w	r3, r4, #16
 80081c0:	bf18      	it	ne
 80081c2:	236a      	movne	r3, #106	@ 0x6a
 80081c4:	4ea9      	ldr	r6, [pc, #676]	@ (800846c <_strtod_l+0x854>)
 80081c6:	9308      	str	r3, [sp, #32]
 80081c8:	4650      	mov	r0, sl
 80081ca:	4659      	mov	r1, fp
 80081cc:	2300      	movs	r3, #0
 80081ce:	07e2      	lsls	r2, r4, #31
 80081d0:	d504      	bpl.n	80081dc <_strtod_l+0x5c4>
 80081d2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80081d6:	f7f8 fa17 	bl	8000608 <__aeabi_dmul>
 80081da:	2301      	movs	r3, #1
 80081dc:	1064      	asrs	r4, r4, #1
 80081de:	f106 0608 	add.w	r6, r6, #8
 80081e2:	d1f4      	bne.n	80081ce <_strtod_l+0x5b6>
 80081e4:	b10b      	cbz	r3, 80081ea <_strtod_l+0x5d2>
 80081e6:	4682      	mov	sl, r0
 80081e8:	468b      	mov	fp, r1
 80081ea:	9b08      	ldr	r3, [sp, #32]
 80081ec:	b1b3      	cbz	r3, 800821c <_strtod_l+0x604>
 80081ee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80081f2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	4659      	mov	r1, fp
 80081fa:	dd0f      	ble.n	800821c <_strtod_l+0x604>
 80081fc:	2b1f      	cmp	r3, #31
 80081fe:	dd55      	ble.n	80082ac <_strtod_l+0x694>
 8008200:	2b34      	cmp	r3, #52	@ 0x34
 8008202:	bfde      	ittt	le
 8008204:	f04f 33ff 	movle.w	r3, #4294967295
 8008208:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800820c:	4093      	lslle	r3, r2
 800820e:	f04f 0a00 	mov.w	sl, #0
 8008212:	bfcc      	ite	gt
 8008214:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008218:	ea03 0b01 	andle.w	fp, r3, r1
 800821c:	2200      	movs	r2, #0
 800821e:	2300      	movs	r3, #0
 8008220:	4650      	mov	r0, sl
 8008222:	4659      	mov	r1, fp
 8008224:	f7f8 fc58 	bl	8000ad8 <__aeabi_dcmpeq>
 8008228:	2800      	cmp	r0, #0
 800822a:	d1a6      	bne.n	800817a <_strtod_l+0x562>
 800822c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800822e:	9300      	str	r3, [sp, #0]
 8008230:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008232:	9805      	ldr	r0, [sp, #20]
 8008234:	462b      	mov	r3, r5
 8008236:	463a      	mov	r2, r7
 8008238:	f7ff f8c6 	bl	80073c8 <__s2b>
 800823c:	900a      	str	r0, [sp, #40]	@ 0x28
 800823e:	2800      	cmp	r0, #0
 8008240:	f43f af05 	beq.w	800804e <_strtod_l+0x436>
 8008244:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008246:	2a00      	cmp	r2, #0
 8008248:	eba9 0308 	sub.w	r3, r9, r8
 800824c:	bfa8      	it	ge
 800824e:	2300      	movge	r3, #0
 8008250:	9312      	str	r3, [sp, #72]	@ 0x48
 8008252:	2400      	movs	r4, #0
 8008254:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008258:	9316      	str	r3, [sp, #88]	@ 0x58
 800825a:	46a0      	mov	r8, r4
 800825c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800825e:	9805      	ldr	r0, [sp, #20]
 8008260:	6859      	ldr	r1, [r3, #4]
 8008262:	f7ff f809 	bl	8007278 <_Balloc>
 8008266:	4681      	mov	r9, r0
 8008268:	2800      	cmp	r0, #0
 800826a:	f43f aef4 	beq.w	8008056 <_strtod_l+0x43e>
 800826e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008270:	691a      	ldr	r2, [r3, #16]
 8008272:	3202      	adds	r2, #2
 8008274:	f103 010c 	add.w	r1, r3, #12
 8008278:	0092      	lsls	r2, r2, #2
 800827a:	300c      	adds	r0, #12
 800827c:	f000 fd72 	bl	8008d64 <memcpy>
 8008280:	ec4b ab10 	vmov	d0, sl, fp
 8008284:	9805      	ldr	r0, [sp, #20]
 8008286:	aa1c      	add	r2, sp, #112	@ 0x70
 8008288:	a91b      	add	r1, sp, #108	@ 0x6c
 800828a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800828e:	f7ff fbd7 	bl	8007a40 <__d2b>
 8008292:	901a      	str	r0, [sp, #104]	@ 0x68
 8008294:	2800      	cmp	r0, #0
 8008296:	f43f aede 	beq.w	8008056 <_strtod_l+0x43e>
 800829a:	9805      	ldr	r0, [sp, #20]
 800829c:	2101      	movs	r1, #1
 800829e:	f7ff f929 	bl	80074f4 <__i2b>
 80082a2:	4680      	mov	r8, r0
 80082a4:	b948      	cbnz	r0, 80082ba <_strtod_l+0x6a2>
 80082a6:	f04f 0800 	mov.w	r8, #0
 80082aa:	e6d4      	b.n	8008056 <_strtod_l+0x43e>
 80082ac:	f04f 32ff 	mov.w	r2, #4294967295
 80082b0:	fa02 f303 	lsl.w	r3, r2, r3
 80082b4:	ea03 0a0a 	and.w	sl, r3, sl
 80082b8:	e7b0      	b.n	800821c <_strtod_l+0x604>
 80082ba:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80082bc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80082be:	2d00      	cmp	r5, #0
 80082c0:	bfab      	itete	ge
 80082c2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80082c4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80082c6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80082c8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80082ca:	bfac      	ite	ge
 80082cc:	18ef      	addge	r7, r5, r3
 80082ce:	1b5e      	sublt	r6, r3, r5
 80082d0:	9b08      	ldr	r3, [sp, #32]
 80082d2:	1aed      	subs	r5, r5, r3
 80082d4:	4415      	add	r5, r2
 80082d6:	4b66      	ldr	r3, [pc, #408]	@ (8008470 <_strtod_l+0x858>)
 80082d8:	3d01      	subs	r5, #1
 80082da:	429d      	cmp	r5, r3
 80082dc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80082e0:	da50      	bge.n	8008384 <_strtod_l+0x76c>
 80082e2:	1b5b      	subs	r3, r3, r5
 80082e4:	2b1f      	cmp	r3, #31
 80082e6:	eba2 0203 	sub.w	r2, r2, r3
 80082ea:	f04f 0101 	mov.w	r1, #1
 80082ee:	dc3d      	bgt.n	800836c <_strtod_l+0x754>
 80082f0:	fa01 f303 	lsl.w	r3, r1, r3
 80082f4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80082f6:	2300      	movs	r3, #0
 80082f8:	9310      	str	r3, [sp, #64]	@ 0x40
 80082fa:	18bd      	adds	r5, r7, r2
 80082fc:	9b08      	ldr	r3, [sp, #32]
 80082fe:	42af      	cmp	r7, r5
 8008300:	4416      	add	r6, r2
 8008302:	441e      	add	r6, r3
 8008304:	463b      	mov	r3, r7
 8008306:	bfa8      	it	ge
 8008308:	462b      	movge	r3, r5
 800830a:	42b3      	cmp	r3, r6
 800830c:	bfa8      	it	ge
 800830e:	4633      	movge	r3, r6
 8008310:	2b00      	cmp	r3, #0
 8008312:	bfc2      	ittt	gt
 8008314:	1aed      	subgt	r5, r5, r3
 8008316:	1af6      	subgt	r6, r6, r3
 8008318:	1aff      	subgt	r7, r7, r3
 800831a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800831c:	2b00      	cmp	r3, #0
 800831e:	dd16      	ble.n	800834e <_strtod_l+0x736>
 8008320:	4641      	mov	r1, r8
 8008322:	9805      	ldr	r0, [sp, #20]
 8008324:	461a      	mov	r2, r3
 8008326:	f7ff f9a5 	bl	8007674 <__pow5mult>
 800832a:	4680      	mov	r8, r0
 800832c:	2800      	cmp	r0, #0
 800832e:	d0ba      	beq.n	80082a6 <_strtod_l+0x68e>
 8008330:	4601      	mov	r1, r0
 8008332:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008334:	9805      	ldr	r0, [sp, #20]
 8008336:	f7ff f8f3 	bl	8007520 <__multiply>
 800833a:	900e      	str	r0, [sp, #56]	@ 0x38
 800833c:	2800      	cmp	r0, #0
 800833e:	f43f ae8a 	beq.w	8008056 <_strtod_l+0x43e>
 8008342:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008344:	9805      	ldr	r0, [sp, #20]
 8008346:	f7fe ffd7 	bl	80072f8 <_Bfree>
 800834a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800834c:	931a      	str	r3, [sp, #104]	@ 0x68
 800834e:	2d00      	cmp	r5, #0
 8008350:	dc1d      	bgt.n	800838e <_strtod_l+0x776>
 8008352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008354:	2b00      	cmp	r3, #0
 8008356:	dd23      	ble.n	80083a0 <_strtod_l+0x788>
 8008358:	4649      	mov	r1, r9
 800835a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800835c:	9805      	ldr	r0, [sp, #20]
 800835e:	f7ff f989 	bl	8007674 <__pow5mult>
 8008362:	4681      	mov	r9, r0
 8008364:	b9e0      	cbnz	r0, 80083a0 <_strtod_l+0x788>
 8008366:	f04f 0900 	mov.w	r9, #0
 800836a:	e674      	b.n	8008056 <_strtod_l+0x43e>
 800836c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008370:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008374:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008378:	35e2      	adds	r5, #226	@ 0xe2
 800837a:	fa01 f305 	lsl.w	r3, r1, r5
 800837e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008380:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008382:	e7ba      	b.n	80082fa <_strtod_l+0x6e2>
 8008384:	2300      	movs	r3, #0
 8008386:	9310      	str	r3, [sp, #64]	@ 0x40
 8008388:	2301      	movs	r3, #1
 800838a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800838c:	e7b5      	b.n	80082fa <_strtod_l+0x6e2>
 800838e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008390:	9805      	ldr	r0, [sp, #20]
 8008392:	462a      	mov	r2, r5
 8008394:	f7ff f9c8 	bl	8007728 <__lshift>
 8008398:	901a      	str	r0, [sp, #104]	@ 0x68
 800839a:	2800      	cmp	r0, #0
 800839c:	d1d9      	bne.n	8008352 <_strtod_l+0x73a>
 800839e:	e65a      	b.n	8008056 <_strtod_l+0x43e>
 80083a0:	2e00      	cmp	r6, #0
 80083a2:	dd07      	ble.n	80083b4 <_strtod_l+0x79c>
 80083a4:	4649      	mov	r1, r9
 80083a6:	9805      	ldr	r0, [sp, #20]
 80083a8:	4632      	mov	r2, r6
 80083aa:	f7ff f9bd 	bl	8007728 <__lshift>
 80083ae:	4681      	mov	r9, r0
 80083b0:	2800      	cmp	r0, #0
 80083b2:	d0d8      	beq.n	8008366 <_strtod_l+0x74e>
 80083b4:	2f00      	cmp	r7, #0
 80083b6:	dd08      	ble.n	80083ca <_strtod_l+0x7b2>
 80083b8:	4641      	mov	r1, r8
 80083ba:	9805      	ldr	r0, [sp, #20]
 80083bc:	463a      	mov	r2, r7
 80083be:	f7ff f9b3 	bl	8007728 <__lshift>
 80083c2:	4680      	mov	r8, r0
 80083c4:	2800      	cmp	r0, #0
 80083c6:	f43f ae46 	beq.w	8008056 <_strtod_l+0x43e>
 80083ca:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80083cc:	9805      	ldr	r0, [sp, #20]
 80083ce:	464a      	mov	r2, r9
 80083d0:	f7ff fa32 	bl	8007838 <__mdiff>
 80083d4:	4604      	mov	r4, r0
 80083d6:	2800      	cmp	r0, #0
 80083d8:	f43f ae3d 	beq.w	8008056 <_strtod_l+0x43e>
 80083dc:	68c3      	ldr	r3, [r0, #12]
 80083de:	930f      	str	r3, [sp, #60]	@ 0x3c
 80083e0:	2300      	movs	r3, #0
 80083e2:	60c3      	str	r3, [r0, #12]
 80083e4:	4641      	mov	r1, r8
 80083e6:	f7ff fa0b 	bl	8007800 <__mcmp>
 80083ea:	2800      	cmp	r0, #0
 80083ec:	da46      	bge.n	800847c <_strtod_l+0x864>
 80083ee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083f0:	ea53 030a 	orrs.w	r3, r3, sl
 80083f4:	d16c      	bne.n	80084d0 <_strtod_l+0x8b8>
 80083f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d168      	bne.n	80084d0 <_strtod_l+0x8b8>
 80083fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008402:	0d1b      	lsrs	r3, r3, #20
 8008404:	051b      	lsls	r3, r3, #20
 8008406:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800840a:	d961      	bls.n	80084d0 <_strtod_l+0x8b8>
 800840c:	6963      	ldr	r3, [r4, #20]
 800840e:	b913      	cbnz	r3, 8008416 <_strtod_l+0x7fe>
 8008410:	6923      	ldr	r3, [r4, #16]
 8008412:	2b01      	cmp	r3, #1
 8008414:	dd5c      	ble.n	80084d0 <_strtod_l+0x8b8>
 8008416:	4621      	mov	r1, r4
 8008418:	2201      	movs	r2, #1
 800841a:	9805      	ldr	r0, [sp, #20]
 800841c:	f7ff f984 	bl	8007728 <__lshift>
 8008420:	4641      	mov	r1, r8
 8008422:	4604      	mov	r4, r0
 8008424:	f7ff f9ec 	bl	8007800 <__mcmp>
 8008428:	2800      	cmp	r0, #0
 800842a:	dd51      	ble.n	80084d0 <_strtod_l+0x8b8>
 800842c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008430:	9a08      	ldr	r2, [sp, #32]
 8008432:	0d1b      	lsrs	r3, r3, #20
 8008434:	051b      	lsls	r3, r3, #20
 8008436:	2a00      	cmp	r2, #0
 8008438:	d06b      	beq.n	8008512 <_strtod_l+0x8fa>
 800843a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800843e:	d868      	bhi.n	8008512 <_strtod_l+0x8fa>
 8008440:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008444:	f67f ae9d 	bls.w	8008182 <_strtod_l+0x56a>
 8008448:	4b0a      	ldr	r3, [pc, #40]	@ (8008474 <_strtod_l+0x85c>)
 800844a:	4650      	mov	r0, sl
 800844c:	4659      	mov	r1, fp
 800844e:	2200      	movs	r2, #0
 8008450:	f7f8 f8da 	bl	8000608 <__aeabi_dmul>
 8008454:	4b08      	ldr	r3, [pc, #32]	@ (8008478 <_strtod_l+0x860>)
 8008456:	400b      	ands	r3, r1
 8008458:	4682      	mov	sl, r0
 800845a:	468b      	mov	fp, r1
 800845c:	2b00      	cmp	r3, #0
 800845e:	f47f ae05 	bne.w	800806c <_strtod_l+0x454>
 8008462:	9a05      	ldr	r2, [sp, #20]
 8008464:	2322      	movs	r3, #34	@ 0x22
 8008466:	6013      	str	r3, [r2, #0]
 8008468:	e600      	b.n	800806c <_strtod_l+0x454>
 800846a:	bf00      	nop
 800846c:	0800ba50 	.word	0x0800ba50
 8008470:	fffffc02 	.word	0xfffffc02
 8008474:	39500000 	.word	0x39500000
 8008478:	7ff00000 	.word	0x7ff00000
 800847c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008480:	d165      	bne.n	800854e <_strtod_l+0x936>
 8008482:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008484:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008488:	b35a      	cbz	r2, 80084e2 <_strtod_l+0x8ca>
 800848a:	4a9f      	ldr	r2, [pc, #636]	@ (8008708 <_strtod_l+0xaf0>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d12b      	bne.n	80084e8 <_strtod_l+0x8d0>
 8008490:	9b08      	ldr	r3, [sp, #32]
 8008492:	4651      	mov	r1, sl
 8008494:	b303      	cbz	r3, 80084d8 <_strtod_l+0x8c0>
 8008496:	4b9d      	ldr	r3, [pc, #628]	@ (800870c <_strtod_l+0xaf4>)
 8008498:	465a      	mov	r2, fp
 800849a:	4013      	ands	r3, r2
 800849c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80084a0:	f04f 32ff 	mov.w	r2, #4294967295
 80084a4:	d81b      	bhi.n	80084de <_strtod_l+0x8c6>
 80084a6:	0d1b      	lsrs	r3, r3, #20
 80084a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80084ac:	fa02 f303 	lsl.w	r3, r2, r3
 80084b0:	4299      	cmp	r1, r3
 80084b2:	d119      	bne.n	80084e8 <_strtod_l+0x8d0>
 80084b4:	4b96      	ldr	r3, [pc, #600]	@ (8008710 <_strtod_l+0xaf8>)
 80084b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084b8:	429a      	cmp	r2, r3
 80084ba:	d102      	bne.n	80084c2 <_strtod_l+0x8aa>
 80084bc:	3101      	adds	r1, #1
 80084be:	f43f adca 	beq.w	8008056 <_strtod_l+0x43e>
 80084c2:	4b92      	ldr	r3, [pc, #584]	@ (800870c <_strtod_l+0xaf4>)
 80084c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084c6:	401a      	ands	r2, r3
 80084c8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80084cc:	f04f 0a00 	mov.w	sl, #0
 80084d0:	9b08      	ldr	r3, [sp, #32]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d1b8      	bne.n	8008448 <_strtod_l+0x830>
 80084d6:	e5c9      	b.n	800806c <_strtod_l+0x454>
 80084d8:	f04f 33ff 	mov.w	r3, #4294967295
 80084dc:	e7e8      	b.n	80084b0 <_strtod_l+0x898>
 80084de:	4613      	mov	r3, r2
 80084e0:	e7e6      	b.n	80084b0 <_strtod_l+0x898>
 80084e2:	ea53 030a 	orrs.w	r3, r3, sl
 80084e6:	d0a1      	beq.n	800842c <_strtod_l+0x814>
 80084e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80084ea:	b1db      	cbz	r3, 8008524 <_strtod_l+0x90c>
 80084ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084ee:	4213      	tst	r3, r2
 80084f0:	d0ee      	beq.n	80084d0 <_strtod_l+0x8b8>
 80084f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084f4:	9a08      	ldr	r2, [sp, #32]
 80084f6:	4650      	mov	r0, sl
 80084f8:	4659      	mov	r1, fp
 80084fa:	b1bb      	cbz	r3, 800852c <_strtod_l+0x914>
 80084fc:	f7ff fb6e 	bl	8007bdc <sulp>
 8008500:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008504:	ec53 2b10 	vmov	r2, r3, d0
 8008508:	f7f7 fec8 	bl	800029c <__adddf3>
 800850c:	4682      	mov	sl, r0
 800850e:	468b      	mov	fp, r1
 8008510:	e7de      	b.n	80084d0 <_strtod_l+0x8b8>
 8008512:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008516:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800851a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800851e:	f04f 3aff 	mov.w	sl, #4294967295
 8008522:	e7d5      	b.n	80084d0 <_strtod_l+0x8b8>
 8008524:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008526:	ea13 0f0a 	tst.w	r3, sl
 800852a:	e7e1      	b.n	80084f0 <_strtod_l+0x8d8>
 800852c:	f7ff fb56 	bl	8007bdc <sulp>
 8008530:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008534:	ec53 2b10 	vmov	r2, r3, d0
 8008538:	f7f7 feae 	bl	8000298 <__aeabi_dsub>
 800853c:	2200      	movs	r2, #0
 800853e:	2300      	movs	r3, #0
 8008540:	4682      	mov	sl, r0
 8008542:	468b      	mov	fp, r1
 8008544:	f7f8 fac8 	bl	8000ad8 <__aeabi_dcmpeq>
 8008548:	2800      	cmp	r0, #0
 800854a:	d0c1      	beq.n	80084d0 <_strtod_l+0x8b8>
 800854c:	e619      	b.n	8008182 <_strtod_l+0x56a>
 800854e:	4641      	mov	r1, r8
 8008550:	4620      	mov	r0, r4
 8008552:	f7ff facd 	bl	8007af0 <__ratio>
 8008556:	ec57 6b10 	vmov	r6, r7, d0
 800855a:	2200      	movs	r2, #0
 800855c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008560:	4630      	mov	r0, r6
 8008562:	4639      	mov	r1, r7
 8008564:	f7f8 facc 	bl	8000b00 <__aeabi_dcmple>
 8008568:	2800      	cmp	r0, #0
 800856a:	d06f      	beq.n	800864c <_strtod_l+0xa34>
 800856c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800856e:	2b00      	cmp	r3, #0
 8008570:	d17a      	bne.n	8008668 <_strtod_l+0xa50>
 8008572:	f1ba 0f00 	cmp.w	sl, #0
 8008576:	d158      	bne.n	800862a <_strtod_l+0xa12>
 8008578:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800857a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800857e:	2b00      	cmp	r3, #0
 8008580:	d15a      	bne.n	8008638 <_strtod_l+0xa20>
 8008582:	4b64      	ldr	r3, [pc, #400]	@ (8008714 <_strtod_l+0xafc>)
 8008584:	2200      	movs	r2, #0
 8008586:	4630      	mov	r0, r6
 8008588:	4639      	mov	r1, r7
 800858a:	f7f8 faaf 	bl	8000aec <__aeabi_dcmplt>
 800858e:	2800      	cmp	r0, #0
 8008590:	d159      	bne.n	8008646 <_strtod_l+0xa2e>
 8008592:	4630      	mov	r0, r6
 8008594:	4639      	mov	r1, r7
 8008596:	4b60      	ldr	r3, [pc, #384]	@ (8008718 <_strtod_l+0xb00>)
 8008598:	2200      	movs	r2, #0
 800859a:	f7f8 f835 	bl	8000608 <__aeabi_dmul>
 800859e:	4606      	mov	r6, r0
 80085a0:	460f      	mov	r7, r1
 80085a2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80085a6:	9606      	str	r6, [sp, #24]
 80085a8:	9307      	str	r3, [sp, #28]
 80085aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80085ae:	4d57      	ldr	r5, [pc, #348]	@ (800870c <_strtod_l+0xaf4>)
 80085b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80085b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085b6:	401d      	ands	r5, r3
 80085b8:	4b58      	ldr	r3, [pc, #352]	@ (800871c <_strtod_l+0xb04>)
 80085ba:	429d      	cmp	r5, r3
 80085bc:	f040 80b2 	bne.w	8008724 <_strtod_l+0xb0c>
 80085c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085c2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80085c6:	ec4b ab10 	vmov	d0, sl, fp
 80085ca:	f7ff f9c9 	bl	8007960 <__ulp>
 80085ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80085d2:	ec51 0b10 	vmov	r0, r1, d0
 80085d6:	f7f8 f817 	bl	8000608 <__aeabi_dmul>
 80085da:	4652      	mov	r2, sl
 80085dc:	465b      	mov	r3, fp
 80085de:	f7f7 fe5d 	bl	800029c <__adddf3>
 80085e2:	460b      	mov	r3, r1
 80085e4:	4949      	ldr	r1, [pc, #292]	@ (800870c <_strtod_l+0xaf4>)
 80085e6:	4a4e      	ldr	r2, [pc, #312]	@ (8008720 <_strtod_l+0xb08>)
 80085e8:	4019      	ands	r1, r3
 80085ea:	4291      	cmp	r1, r2
 80085ec:	4682      	mov	sl, r0
 80085ee:	d942      	bls.n	8008676 <_strtod_l+0xa5e>
 80085f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80085f2:	4b47      	ldr	r3, [pc, #284]	@ (8008710 <_strtod_l+0xaf8>)
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d103      	bne.n	8008600 <_strtod_l+0x9e8>
 80085f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80085fa:	3301      	adds	r3, #1
 80085fc:	f43f ad2b 	beq.w	8008056 <_strtod_l+0x43e>
 8008600:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008710 <_strtod_l+0xaf8>
 8008604:	f04f 3aff 	mov.w	sl, #4294967295
 8008608:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800860a:	9805      	ldr	r0, [sp, #20]
 800860c:	f7fe fe74 	bl	80072f8 <_Bfree>
 8008610:	9805      	ldr	r0, [sp, #20]
 8008612:	4649      	mov	r1, r9
 8008614:	f7fe fe70 	bl	80072f8 <_Bfree>
 8008618:	9805      	ldr	r0, [sp, #20]
 800861a:	4641      	mov	r1, r8
 800861c:	f7fe fe6c 	bl	80072f8 <_Bfree>
 8008620:	9805      	ldr	r0, [sp, #20]
 8008622:	4621      	mov	r1, r4
 8008624:	f7fe fe68 	bl	80072f8 <_Bfree>
 8008628:	e618      	b.n	800825c <_strtod_l+0x644>
 800862a:	f1ba 0f01 	cmp.w	sl, #1
 800862e:	d103      	bne.n	8008638 <_strtod_l+0xa20>
 8008630:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008632:	2b00      	cmp	r3, #0
 8008634:	f43f ada5 	beq.w	8008182 <_strtod_l+0x56a>
 8008638:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80086e8 <_strtod_l+0xad0>
 800863c:	4f35      	ldr	r7, [pc, #212]	@ (8008714 <_strtod_l+0xafc>)
 800863e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008642:	2600      	movs	r6, #0
 8008644:	e7b1      	b.n	80085aa <_strtod_l+0x992>
 8008646:	4f34      	ldr	r7, [pc, #208]	@ (8008718 <_strtod_l+0xb00>)
 8008648:	2600      	movs	r6, #0
 800864a:	e7aa      	b.n	80085a2 <_strtod_l+0x98a>
 800864c:	4b32      	ldr	r3, [pc, #200]	@ (8008718 <_strtod_l+0xb00>)
 800864e:	4630      	mov	r0, r6
 8008650:	4639      	mov	r1, r7
 8008652:	2200      	movs	r2, #0
 8008654:	f7f7 ffd8 	bl	8000608 <__aeabi_dmul>
 8008658:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800865a:	4606      	mov	r6, r0
 800865c:	460f      	mov	r7, r1
 800865e:	2b00      	cmp	r3, #0
 8008660:	d09f      	beq.n	80085a2 <_strtod_l+0x98a>
 8008662:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008666:	e7a0      	b.n	80085aa <_strtod_l+0x992>
 8008668:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80086f0 <_strtod_l+0xad8>
 800866c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008670:	ec57 6b17 	vmov	r6, r7, d7
 8008674:	e799      	b.n	80085aa <_strtod_l+0x992>
 8008676:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800867a:	9b08      	ldr	r3, [sp, #32]
 800867c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008680:	2b00      	cmp	r3, #0
 8008682:	d1c1      	bne.n	8008608 <_strtod_l+0x9f0>
 8008684:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008688:	0d1b      	lsrs	r3, r3, #20
 800868a:	051b      	lsls	r3, r3, #20
 800868c:	429d      	cmp	r5, r3
 800868e:	d1bb      	bne.n	8008608 <_strtod_l+0x9f0>
 8008690:	4630      	mov	r0, r6
 8008692:	4639      	mov	r1, r7
 8008694:	f7f8 fb18 	bl	8000cc8 <__aeabi_d2lz>
 8008698:	f7f7 ff88 	bl	80005ac <__aeabi_l2d>
 800869c:	4602      	mov	r2, r0
 800869e:	460b      	mov	r3, r1
 80086a0:	4630      	mov	r0, r6
 80086a2:	4639      	mov	r1, r7
 80086a4:	f7f7 fdf8 	bl	8000298 <__aeabi_dsub>
 80086a8:	460b      	mov	r3, r1
 80086aa:	4602      	mov	r2, r0
 80086ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80086b0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80086b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086b6:	ea46 060a 	orr.w	r6, r6, sl
 80086ba:	431e      	orrs	r6, r3
 80086bc:	d06f      	beq.n	800879e <_strtod_l+0xb86>
 80086be:	a30e      	add	r3, pc, #56	@ (adr r3, 80086f8 <_strtod_l+0xae0>)
 80086c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086c4:	f7f8 fa12 	bl	8000aec <__aeabi_dcmplt>
 80086c8:	2800      	cmp	r0, #0
 80086ca:	f47f accf 	bne.w	800806c <_strtod_l+0x454>
 80086ce:	a30c      	add	r3, pc, #48	@ (adr r3, 8008700 <_strtod_l+0xae8>)
 80086d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80086d8:	f7f8 fa26 	bl	8000b28 <__aeabi_dcmpgt>
 80086dc:	2800      	cmp	r0, #0
 80086de:	d093      	beq.n	8008608 <_strtod_l+0x9f0>
 80086e0:	e4c4      	b.n	800806c <_strtod_l+0x454>
 80086e2:	bf00      	nop
 80086e4:	f3af 8000 	nop.w
 80086e8:	00000000 	.word	0x00000000
 80086ec:	bff00000 	.word	0xbff00000
 80086f0:	00000000 	.word	0x00000000
 80086f4:	3ff00000 	.word	0x3ff00000
 80086f8:	94a03595 	.word	0x94a03595
 80086fc:	3fdfffff 	.word	0x3fdfffff
 8008700:	35afe535 	.word	0x35afe535
 8008704:	3fe00000 	.word	0x3fe00000
 8008708:	000fffff 	.word	0x000fffff
 800870c:	7ff00000 	.word	0x7ff00000
 8008710:	7fefffff 	.word	0x7fefffff
 8008714:	3ff00000 	.word	0x3ff00000
 8008718:	3fe00000 	.word	0x3fe00000
 800871c:	7fe00000 	.word	0x7fe00000
 8008720:	7c9fffff 	.word	0x7c9fffff
 8008724:	9b08      	ldr	r3, [sp, #32]
 8008726:	b323      	cbz	r3, 8008772 <_strtod_l+0xb5a>
 8008728:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800872c:	d821      	bhi.n	8008772 <_strtod_l+0xb5a>
 800872e:	a328      	add	r3, pc, #160	@ (adr r3, 80087d0 <_strtod_l+0xbb8>)
 8008730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008734:	4630      	mov	r0, r6
 8008736:	4639      	mov	r1, r7
 8008738:	f7f8 f9e2 	bl	8000b00 <__aeabi_dcmple>
 800873c:	b1a0      	cbz	r0, 8008768 <_strtod_l+0xb50>
 800873e:	4639      	mov	r1, r7
 8008740:	4630      	mov	r0, r6
 8008742:	f7f8 fa39 	bl	8000bb8 <__aeabi_d2uiz>
 8008746:	2801      	cmp	r0, #1
 8008748:	bf38      	it	cc
 800874a:	2001      	movcc	r0, #1
 800874c:	f7f7 fee2 	bl	8000514 <__aeabi_ui2d>
 8008750:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008752:	4606      	mov	r6, r0
 8008754:	460f      	mov	r7, r1
 8008756:	b9fb      	cbnz	r3, 8008798 <_strtod_l+0xb80>
 8008758:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800875c:	9014      	str	r0, [sp, #80]	@ 0x50
 800875e:	9315      	str	r3, [sp, #84]	@ 0x54
 8008760:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008764:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008768:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800876a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800876e:	1b5b      	subs	r3, r3, r5
 8008770:	9311      	str	r3, [sp, #68]	@ 0x44
 8008772:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008776:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800877a:	f7ff f8f1 	bl	8007960 <__ulp>
 800877e:	4650      	mov	r0, sl
 8008780:	ec53 2b10 	vmov	r2, r3, d0
 8008784:	4659      	mov	r1, fp
 8008786:	f7f7 ff3f 	bl	8000608 <__aeabi_dmul>
 800878a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800878e:	f7f7 fd85 	bl	800029c <__adddf3>
 8008792:	4682      	mov	sl, r0
 8008794:	468b      	mov	fp, r1
 8008796:	e770      	b.n	800867a <_strtod_l+0xa62>
 8008798:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800879c:	e7e0      	b.n	8008760 <_strtod_l+0xb48>
 800879e:	a30e      	add	r3, pc, #56	@ (adr r3, 80087d8 <_strtod_l+0xbc0>)
 80087a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087a4:	f7f8 f9a2 	bl	8000aec <__aeabi_dcmplt>
 80087a8:	e798      	b.n	80086dc <_strtod_l+0xac4>
 80087aa:	2300      	movs	r3, #0
 80087ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 80087ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80087b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80087b2:	6013      	str	r3, [r2, #0]
 80087b4:	f7ff ba6d 	b.w	8007c92 <_strtod_l+0x7a>
 80087b8:	2a65      	cmp	r2, #101	@ 0x65
 80087ba:	f43f ab66 	beq.w	8007e8a <_strtod_l+0x272>
 80087be:	2a45      	cmp	r2, #69	@ 0x45
 80087c0:	f43f ab63 	beq.w	8007e8a <_strtod_l+0x272>
 80087c4:	2301      	movs	r3, #1
 80087c6:	f7ff bb9e 	b.w	8007f06 <_strtod_l+0x2ee>
 80087ca:	bf00      	nop
 80087cc:	f3af 8000 	nop.w
 80087d0:	ffc00000 	.word	0xffc00000
 80087d4:	41dfffff 	.word	0x41dfffff
 80087d8:	94a03595 	.word	0x94a03595
 80087dc:	3fcfffff 	.word	0x3fcfffff

080087e0 <_strtod_r>:
 80087e0:	4b01      	ldr	r3, [pc, #4]	@ (80087e8 <_strtod_r+0x8>)
 80087e2:	f7ff ba19 	b.w	8007c18 <_strtod_l>
 80087e6:	bf00      	nop
 80087e8:	20000078 	.word	0x20000078

080087ec <_strtol_l.constprop.0>:
 80087ec:	2b24      	cmp	r3, #36	@ 0x24
 80087ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087f2:	4686      	mov	lr, r0
 80087f4:	4690      	mov	r8, r2
 80087f6:	d801      	bhi.n	80087fc <_strtol_l.constprop.0+0x10>
 80087f8:	2b01      	cmp	r3, #1
 80087fa:	d106      	bne.n	800880a <_strtol_l.constprop.0+0x1e>
 80087fc:	f7fd fdbc 	bl	8006378 <__errno>
 8008800:	2316      	movs	r3, #22
 8008802:	6003      	str	r3, [r0, #0]
 8008804:	2000      	movs	r0, #0
 8008806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800880a:	4834      	ldr	r0, [pc, #208]	@ (80088dc <_strtol_l.constprop.0+0xf0>)
 800880c:	460d      	mov	r5, r1
 800880e:	462a      	mov	r2, r5
 8008810:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008814:	5d06      	ldrb	r6, [r0, r4]
 8008816:	f016 0608 	ands.w	r6, r6, #8
 800881a:	d1f8      	bne.n	800880e <_strtol_l.constprop.0+0x22>
 800881c:	2c2d      	cmp	r4, #45	@ 0x2d
 800881e:	d12d      	bne.n	800887c <_strtol_l.constprop.0+0x90>
 8008820:	782c      	ldrb	r4, [r5, #0]
 8008822:	2601      	movs	r6, #1
 8008824:	1c95      	adds	r5, r2, #2
 8008826:	f033 0210 	bics.w	r2, r3, #16
 800882a:	d109      	bne.n	8008840 <_strtol_l.constprop.0+0x54>
 800882c:	2c30      	cmp	r4, #48	@ 0x30
 800882e:	d12a      	bne.n	8008886 <_strtol_l.constprop.0+0x9a>
 8008830:	782a      	ldrb	r2, [r5, #0]
 8008832:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008836:	2a58      	cmp	r2, #88	@ 0x58
 8008838:	d125      	bne.n	8008886 <_strtol_l.constprop.0+0x9a>
 800883a:	786c      	ldrb	r4, [r5, #1]
 800883c:	2310      	movs	r3, #16
 800883e:	3502      	adds	r5, #2
 8008840:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008844:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008848:	2200      	movs	r2, #0
 800884a:	fbbc f9f3 	udiv	r9, ip, r3
 800884e:	4610      	mov	r0, r2
 8008850:	fb03 ca19 	mls	sl, r3, r9, ip
 8008854:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008858:	2f09      	cmp	r7, #9
 800885a:	d81b      	bhi.n	8008894 <_strtol_l.constprop.0+0xa8>
 800885c:	463c      	mov	r4, r7
 800885e:	42a3      	cmp	r3, r4
 8008860:	dd27      	ble.n	80088b2 <_strtol_l.constprop.0+0xc6>
 8008862:	1c57      	adds	r7, r2, #1
 8008864:	d007      	beq.n	8008876 <_strtol_l.constprop.0+0x8a>
 8008866:	4581      	cmp	r9, r0
 8008868:	d320      	bcc.n	80088ac <_strtol_l.constprop.0+0xc0>
 800886a:	d101      	bne.n	8008870 <_strtol_l.constprop.0+0x84>
 800886c:	45a2      	cmp	sl, r4
 800886e:	db1d      	blt.n	80088ac <_strtol_l.constprop.0+0xc0>
 8008870:	fb00 4003 	mla	r0, r0, r3, r4
 8008874:	2201      	movs	r2, #1
 8008876:	f815 4b01 	ldrb.w	r4, [r5], #1
 800887a:	e7eb      	b.n	8008854 <_strtol_l.constprop.0+0x68>
 800887c:	2c2b      	cmp	r4, #43	@ 0x2b
 800887e:	bf04      	itt	eq
 8008880:	782c      	ldrbeq	r4, [r5, #0]
 8008882:	1c95      	addeq	r5, r2, #2
 8008884:	e7cf      	b.n	8008826 <_strtol_l.constprop.0+0x3a>
 8008886:	2b00      	cmp	r3, #0
 8008888:	d1da      	bne.n	8008840 <_strtol_l.constprop.0+0x54>
 800888a:	2c30      	cmp	r4, #48	@ 0x30
 800888c:	bf0c      	ite	eq
 800888e:	2308      	moveq	r3, #8
 8008890:	230a      	movne	r3, #10
 8008892:	e7d5      	b.n	8008840 <_strtol_l.constprop.0+0x54>
 8008894:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008898:	2f19      	cmp	r7, #25
 800889a:	d801      	bhi.n	80088a0 <_strtol_l.constprop.0+0xb4>
 800889c:	3c37      	subs	r4, #55	@ 0x37
 800889e:	e7de      	b.n	800885e <_strtol_l.constprop.0+0x72>
 80088a0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80088a4:	2f19      	cmp	r7, #25
 80088a6:	d804      	bhi.n	80088b2 <_strtol_l.constprop.0+0xc6>
 80088a8:	3c57      	subs	r4, #87	@ 0x57
 80088aa:	e7d8      	b.n	800885e <_strtol_l.constprop.0+0x72>
 80088ac:	f04f 32ff 	mov.w	r2, #4294967295
 80088b0:	e7e1      	b.n	8008876 <_strtol_l.constprop.0+0x8a>
 80088b2:	1c53      	adds	r3, r2, #1
 80088b4:	d108      	bne.n	80088c8 <_strtol_l.constprop.0+0xdc>
 80088b6:	2322      	movs	r3, #34	@ 0x22
 80088b8:	f8ce 3000 	str.w	r3, [lr]
 80088bc:	4660      	mov	r0, ip
 80088be:	f1b8 0f00 	cmp.w	r8, #0
 80088c2:	d0a0      	beq.n	8008806 <_strtol_l.constprop.0+0x1a>
 80088c4:	1e69      	subs	r1, r5, #1
 80088c6:	e006      	b.n	80088d6 <_strtol_l.constprop.0+0xea>
 80088c8:	b106      	cbz	r6, 80088cc <_strtol_l.constprop.0+0xe0>
 80088ca:	4240      	negs	r0, r0
 80088cc:	f1b8 0f00 	cmp.w	r8, #0
 80088d0:	d099      	beq.n	8008806 <_strtol_l.constprop.0+0x1a>
 80088d2:	2a00      	cmp	r2, #0
 80088d4:	d1f6      	bne.n	80088c4 <_strtol_l.constprop.0+0xd8>
 80088d6:	f8c8 1000 	str.w	r1, [r8]
 80088da:	e794      	b.n	8008806 <_strtol_l.constprop.0+0x1a>
 80088dc:	0800ba79 	.word	0x0800ba79

080088e0 <_strtol_r>:
 80088e0:	f7ff bf84 	b.w	80087ec <_strtol_l.constprop.0>

080088e4 <__ssputs_r>:
 80088e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088e8:	688e      	ldr	r6, [r1, #8]
 80088ea:	461f      	mov	r7, r3
 80088ec:	42be      	cmp	r6, r7
 80088ee:	680b      	ldr	r3, [r1, #0]
 80088f0:	4682      	mov	sl, r0
 80088f2:	460c      	mov	r4, r1
 80088f4:	4690      	mov	r8, r2
 80088f6:	d82d      	bhi.n	8008954 <__ssputs_r+0x70>
 80088f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008900:	d026      	beq.n	8008950 <__ssputs_r+0x6c>
 8008902:	6965      	ldr	r5, [r4, #20]
 8008904:	6909      	ldr	r1, [r1, #16]
 8008906:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800890a:	eba3 0901 	sub.w	r9, r3, r1
 800890e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008912:	1c7b      	adds	r3, r7, #1
 8008914:	444b      	add	r3, r9
 8008916:	106d      	asrs	r5, r5, #1
 8008918:	429d      	cmp	r5, r3
 800891a:	bf38      	it	cc
 800891c:	461d      	movcc	r5, r3
 800891e:	0553      	lsls	r3, r2, #21
 8008920:	d527      	bpl.n	8008972 <__ssputs_r+0x8e>
 8008922:	4629      	mov	r1, r5
 8008924:	f7fe fc1c 	bl	8007160 <_malloc_r>
 8008928:	4606      	mov	r6, r0
 800892a:	b360      	cbz	r0, 8008986 <__ssputs_r+0xa2>
 800892c:	6921      	ldr	r1, [r4, #16]
 800892e:	464a      	mov	r2, r9
 8008930:	f000 fa18 	bl	8008d64 <memcpy>
 8008934:	89a3      	ldrh	r3, [r4, #12]
 8008936:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800893a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800893e:	81a3      	strh	r3, [r4, #12]
 8008940:	6126      	str	r6, [r4, #16]
 8008942:	6165      	str	r5, [r4, #20]
 8008944:	444e      	add	r6, r9
 8008946:	eba5 0509 	sub.w	r5, r5, r9
 800894a:	6026      	str	r6, [r4, #0]
 800894c:	60a5      	str	r5, [r4, #8]
 800894e:	463e      	mov	r6, r7
 8008950:	42be      	cmp	r6, r7
 8008952:	d900      	bls.n	8008956 <__ssputs_r+0x72>
 8008954:	463e      	mov	r6, r7
 8008956:	6820      	ldr	r0, [r4, #0]
 8008958:	4632      	mov	r2, r6
 800895a:	4641      	mov	r1, r8
 800895c:	f000 f9c6 	bl	8008cec <memmove>
 8008960:	68a3      	ldr	r3, [r4, #8]
 8008962:	1b9b      	subs	r3, r3, r6
 8008964:	60a3      	str	r3, [r4, #8]
 8008966:	6823      	ldr	r3, [r4, #0]
 8008968:	4433      	add	r3, r6
 800896a:	6023      	str	r3, [r4, #0]
 800896c:	2000      	movs	r0, #0
 800896e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008972:	462a      	mov	r2, r5
 8008974:	f000 fd89 	bl	800948a <_realloc_r>
 8008978:	4606      	mov	r6, r0
 800897a:	2800      	cmp	r0, #0
 800897c:	d1e0      	bne.n	8008940 <__ssputs_r+0x5c>
 800897e:	6921      	ldr	r1, [r4, #16]
 8008980:	4650      	mov	r0, sl
 8008982:	f7fe fb79 	bl	8007078 <_free_r>
 8008986:	230c      	movs	r3, #12
 8008988:	f8ca 3000 	str.w	r3, [sl]
 800898c:	89a3      	ldrh	r3, [r4, #12]
 800898e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008992:	81a3      	strh	r3, [r4, #12]
 8008994:	f04f 30ff 	mov.w	r0, #4294967295
 8008998:	e7e9      	b.n	800896e <__ssputs_r+0x8a>
	...

0800899c <_svfiprintf_r>:
 800899c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089a0:	4698      	mov	r8, r3
 80089a2:	898b      	ldrh	r3, [r1, #12]
 80089a4:	061b      	lsls	r3, r3, #24
 80089a6:	b09d      	sub	sp, #116	@ 0x74
 80089a8:	4607      	mov	r7, r0
 80089aa:	460d      	mov	r5, r1
 80089ac:	4614      	mov	r4, r2
 80089ae:	d510      	bpl.n	80089d2 <_svfiprintf_r+0x36>
 80089b0:	690b      	ldr	r3, [r1, #16]
 80089b2:	b973      	cbnz	r3, 80089d2 <_svfiprintf_r+0x36>
 80089b4:	2140      	movs	r1, #64	@ 0x40
 80089b6:	f7fe fbd3 	bl	8007160 <_malloc_r>
 80089ba:	6028      	str	r0, [r5, #0]
 80089bc:	6128      	str	r0, [r5, #16]
 80089be:	b930      	cbnz	r0, 80089ce <_svfiprintf_r+0x32>
 80089c0:	230c      	movs	r3, #12
 80089c2:	603b      	str	r3, [r7, #0]
 80089c4:	f04f 30ff 	mov.w	r0, #4294967295
 80089c8:	b01d      	add	sp, #116	@ 0x74
 80089ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089ce:	2340      	movs	r3, #64	@ 0x40
 80089d0:	616b      	str	r3, [r5, #20]
 80089d2:	2300      	movs	r3, #0
 80089d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80089d6:	2320      	movs	r3, #32
 80089d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80089dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80089e0:	2330      	movs	r3, #48	@ 0x30
 80089e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008b80 <_svfiprintf_r+0x1e4>
 80089e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80089ea:	f04f 0901 	mov.w	r9, #1
 80089ee:	4623      	mov	r3, r4
 80089f0:	469a      	mov	sl, r3
 80089f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089f6:	b10a      	cbz	r2, 80089fc <_svfiprintf_r+0x60>
 80089f8:	2a25      	cmp	r2, #37	@ 0x25
 80089fa:	d1f9      	bne.n	80089f0 <_svfiprintf_r+0x54>
 80089fc:	ebba 0b04 	subs.w	fp, sl, r4
 8008a00:	d00b      	beq.n	8008a1a <_svfiprintf_r+0x7e>
 8008a02:	465b      	mov	r3, fp
 8008a04:	4622      	mov	r2, r4
 8008a06:	4629      	mov	r1, r5
 8008a08:	4638      	mov	r0, r7
 8008a0a:	f7ff ff6b 	bl	80088e4 <__ssputs_r>
 8008a0e:	3001      	adds	r0, #1
 8008a10:	f000 80a7 	beq.w	8008b62 <_svfiprintf_r+0x1c6>
 8008a14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a16:	445a      	add	r2, fp
 8008a18:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a1a:	f89a 3000 	ldrb.w	r3, [sl]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	f000 809f 	beq.w	8008b62 <_svfiprintf_r+0x1c6>
 8008a24:	2300      	movs	r3, #0
 8008a26:	f04f 32ff 	mov.w	r2, #4294967295
 8008a2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a2e:	f10a 0a01 	add.w	sl, sl, #1
 8008a32:	9304      	str	r3, [sp, #16]
 8008a34:	9307      	str	r3, [sp, #28]
 8008a36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a3a:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a3c:	4654      	mov	r4, sl
 8008a3e:	2205      	movs	r2, #5
 8008a40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a44:	484e      	ldr	r0, [pc, #312]	@ (8008b80 <_svfiprintf_r+0x1e4>)
 8008a46:	f7f7 fbcb 	bl	80001e0 <memchr>
 8008a4a:	9a04      	ldr	r2, [sp, #16]
 8008a4c:	b9d8      	cbnz	r0, 8008a86 <_svfiprintf_r+0xea>
 8008a4e:	06d0      	lsls	r0, r2, #27
 8008a50:	bf44      	itt	mi
 8008a52:	2320      	movmi	r3, #32
 8008a54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a58:	0711      	lsls	r1, r2, #28
 8008a5a:	bf44      	itt	mi
 8008a5c:	232b      	movmi	r3, #43	@ 0x2b
 8008a5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a62:	f89a 3000 	ldrb.w	r3, [sl]
 8008a66:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a68:	d015      	beq.n	8008a96 <_svfiprintf_r+0xfa>
 8008a6a:	9a07      	ldr	r2, [sp, #28]
 8008a6c:	4654      	mov	r4, sl
 8008a6e:	2000      	movs	r0, #0
 8008a70:	f04f 0c0a 	mov.w	ip, #10
 8008a74:	4621      	mov	r1, r4
 8008a76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a7a:	3b30      	subs	r3, #48	@ 0x30
 8008a7c:	2b09      	cmp	r3, #9
 8008a7e:	d94b      	bls.n	8008b18 <_svfiprintf_r+0x17c>
 8008a80:	b1b0      	cbz	r0, 8008ab0 <_svfiprintf_r+0x114>
 8008a82:	9207      	str	r2, [sp, #28]
 8008a84:	e014      	b.n	8008ab0 <_svfiprintf_r+0x114>
 8008a86:	eba0 0308 	sub.w	r3, r0, r8
 8008a8a:	fa09 f303 	lsl.w	r3, r9, r3
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	9304      	str	r3, [sp, #16]
 8008a92:	46a2      	mov	sl, r4
 8008a94:	e7d2      	b.n	8008a3c <_svfiprintf_r+0xa0>
 8008a96:	9b03      	ldr	r3, [sp, #12]
 8008a98:	1d19      	adds	r1, r3, #4
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	9103      	str	r1, [sp, #12]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	bfbb      	ittet	lt
 8008aa2:	425b      	neglt	r3, r3
 8008aa4:	f042 0202 	orrlt.w	r2, r2, #2
 8008aa8:	9307      	strge	r3, [sp, #28]
 8008aaa:	9307      	strlt	r3, [sp, #28]
 8008aac:	bfb8      	it	lt
 8008aae:	9204      	strlt	r2, [sp, #16]
 8008ab0:	7823      	ldrb	r3, [r4, #0]
 8008ab2:	2b2e      	cmp	r3, #46	@ 0x2e
 8008ab4:	d10a      	bne.n	8008acc <_svfiprintf_r+0x130>
 8008ab6:	7863      	ldrb	r3, [r4, #1]
 8008ab8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008aba:	d132      	bne.n	8008b22 <_svfiprintf_r+0x186>
 8008abc:	9b03      	ldr	r3, [sp, #12]
 8008abe:	1d1a      	adds	r2, r3, #4
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	9203      	str	r2, [sp, #12]
 8008ac4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ac8:	3402      	adds	r4, #2
 8008aca:	9305      	str	r3, [sp, #20]
 8008acc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008b90 <_svfiprintf_r+0x1f4>
 8008ad0:	7821      	ldrb	r1, [r4, #0]
 8008ad2:	2203      	movs	r2, #3
 8008ad4:	4650      	mov	r0, sl
 8008ad6:	f7f7 fb83 	bl	80001e0 <memchr>
 8008ada:	b138      	cbz	r0, 8008aec <_svfiprintf_r+0x150>
 8008adc:	9b04      	ldr	r3, [sp, #16]
 8008ade:	eba0 000a 	sub.w	r0, r0, sl
 8008ae2:	2240      	movs	r2, #64	@ 0x40
 8008ae4:	4082      	lsls	r2, r0
 8008ae6:	4313      	orrs	r3, r2
 8008ae8:	3401      	adds	r4, #1
 8008aea:	9304      	str	r3, [sp, #16]
 8008aec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008af0:	4824      	ldr	r0, [pc, #144]	@ (8008b84 <_svfiprintf_r+0x1e8>)
 8008af2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008af6:	2206      	movs	r2, #6
 8008af8:	f7f7 fb72 	bl	80001e0 <memchr>
 8008afc:	2800      	cmp	r0, #0
 8008afe:	d036      	beq.n	8008b6e <_svfiprintf_r+0x1d2>
 8008b00:	4b21      	ldr	r3, [pc, #132]	@ (8008b88 <_svfiprintf_r+0x1ec>)
 8008b02:	bb1b      	cbnz	r3, 8008b4c <_svfiprintf_r+0x1b0>
 8008b04:	9b03      	ldr	r3, [sp, #12]
 8008b06:	3307      	adds	r3, #7
 8008b08:	f023 0307 	bic.w	r3, r3, #7
 8008b0c:	3308      	adds	r3, #8
 8008b0e:	9303      	str	r3, [sp, #12]
 8008b10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b12:	4433      	add	r3, r6
 8008b14:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b16:	e76a      	b.n	80089ee <_svfiprintf_r+0x52>
 8008b18:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b1c:	460c      	mov	r4, r1
 8008b1e:	2001      	movs	r0, #1
 8008b20:	e7a8      	b.n	8008a74 <_svfiprintf_r+0xd8>
 8008b22:	2300      	movs	r3, #0
 8008b24:	3401      	adds	r4, #1
 8008b26:	9305      	str	r3, [sp, #20]
 8008b28:	4619      	mov	r1, r3
 8008b2a:	f04f 0c0a 	mov.w	ip, #10
 8008b2e:	4620      	mov	r0, r4
 8008b30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b34:	3a30      	subs	r2, #48	@ 0x30
 8008b36:	2a09      	cmp	r2, #9
 8008b38:	d903      	bls.n	8008b42 <_svfiprintf_r+0x1a6>
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d0c6      	beq.n	8008acc <_svfiprintf_r+0x130>
 8008b3e:	9105      	str	r1, [sp, #20]
 8008b40:	e7c4      	b.n	8008acc <_svfiprintf_r+0x130>
 8008b42:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b46:	4604      	mov	r4, r0
 8008b48:	2301      	movs	r3, #1
 8008b4a:	e7f0      	b.n	8008b2e <_svfiprintf_r+0x192>
 8008b4c:	ab03      	add	r3, sp, #12
 8008b4e:	9300      	str	r3, [sp, #0]
 8008b50:	462a      	mov	r2, r5
 8008b52:	4b0e      	ldr	r3, [pc, #56]	@ (8008b8c <_svfiprintf_r+0x1f0>)
 8008b54:	a904      	add	r1, sp, #16
 8008b56:	4638      	mov	r0, r7
 8008b58:	f7fc fcca 	bl	80054f0 <_printf_float>
 8008b5c:	1c42      	adds	r2, r0, #1
 8008b5e:	4606      	mov	r6, r0
 8008b60:	d1d6      	bne.n	8008b10 <_svfiprintf_r+0x174>
 8008b62:	89ab      	ldrh	r3, [r5, #12]
 8008b64:	065b      	lsls	r3, r3, #25
 8008b66:	f53f af2d 	bmi.w	80089c4 <_svfiprintf_r+0x28>
 8008b6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b6c:	e72c      	b.n	80089c8 <_svfiprintf_r+0x2c>
 8008b6e:	ab03      	add	r3, sp, #12
 8008b70:	9300      	str	r3, [sp, #0]
 8008b72:	462a      	mov	r2, r5
 8008b74:	4b05      	ldr	r3, [pc, #20]	@ (8008b8c <_svfiprintf_r+0x1f0>)
 8008b76:	a904      	add	r1, sp, #16
 8008b78:	4638      	mov	r0, r7
 8008b7a:	f7fc ff51 	bl	8005a20 <_printf_i>
 8008b7e:	e7ed      	b.n	8008b5c <_svfiprintf_r+0x1c0>
 8008b80:	0800bb79 	.word	0x0800bb79
 8008b84:	0800bb83 	.word	0x0800bb83
 8008b88:	080054f1 	.word	0x080054f1
 8008b8c:	080088e5 	.word	0x080088e5
 8008b90:	0800bb7f 	.word	0x0800bb7f

08008b94 <__sflush_r>:
 8008b94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b9c:	0716      	lsls	r6, r2, #28
 8008b9e:	4605      	mov	r5, r0
 8008ba0:	460c      	mov	r4, r1
 8008ba2:	d454      	bmi.n	8008c4e <__sflush_r+0xba>
 8008ba4:	684b      	ldr	r3, [r1, #4]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	dc02      	bgt.n	8008bb0 <__sflush_r+0x1c>
 8008baa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	dd48      	ble.n	8008c42 <__sflush_r+0xae>
 8008bb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008bb2:	2e00      	cmp	r6, #0
 8008bb4:	d045      	beq.n	8008c42 <__sflush_r+0xae>
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008bbc:	682f      	ldr	r7, [r5, #0]
 8008bbe:	6a21      	ldr	r1, [r4, #32]
 8008bc0:	602b      	str	r3, [r5, #0]
 8008bc2:	d030      	beq.n	8008c26 <__sflush_r+0x92>
 8008bc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008bc6:	89a3      	ldrh	r3, [r4, #12]
 8008bc8:	0759      	lsls	r1, r3, #29
 8008bca:	d505      	bpl.n	8008bd8 <__sflush_r+0x44>
 8008bcc:	6863      	ldr	r3, [r4, #4]
 8008bce:	1ad2      	subs	r2, r2, r3
 8008bd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008bd2:	b10b      	cbz	r3, 8008bd8 <__sflush_r+0x44>
 8008bd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008bd6:	1ad2      	subs	r2, r2, r3
 8008bd8:	2300      	movs	r3, #0
 8008bda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008bdc:	6a21      	ldr	r1, [r4, #32]
 8008bde:	4628      	mov	r0, r5
 8008be0:	47b0      	blx	r6
 8008be2:	1c43      	adds	r3, r0, #1
 8008be4:	89a3      	ldrh	r3, [r4, #12]
 8008be6:	d106      	bne.n	8008bf6 <__sflush_r+0x62>
 8008be8:	6829      	ldr	r1, [r5, #0]
 8008bea:	291d      	cmp	r1, #29
 8008bec:	d82b      	bhi.n	8008c46 <__sflush_r+0xb2>
 8008bee:	4a2a      	ldr	r2, [pc, #168]	@ (8008c98 <__sflush_r+0x104>)
 8008bf0:	410a      	asrs	r2, r1
 8008bf2:	07d6      	lsls	r6, r2, #31
 8008bf4:	d427      	bmi.n	8008c46 <__sflush_r+0xb2>
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	6062      	str	r2, [r4, #4]
 8008bfa:	04d9      	lsls	r1, r3, #19
 8008bfc:	6922      	ldr	r2, [r4, #16]
 8008bfe:	6022      	str	r2, [r4, #0]
 8008c00:	d504      	bpl.n	8008c0c <__sflush_r+0x78>
 8008c02:	1c42      	adds	r2, r0, #1
 8008c04:	d101      	bne.n	8008c0a <__sflush_r+0x76>
 8008c06:	682b      	ldr	r3, [r5, #0]
 8008c08:	b903      	cbnz	r3, 8008c0c <__sflush_r+0x78>
 8008c0a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008c0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c0e:	602f      	str	r7, [r5, #0]
 8008c10:	b1b9      	cbz	r1, 8008c42 <__sflush_r+0xae>
 8008c12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008c16:	4299      	cmp	r1, r3
 8008c18:	d002      	beq.n	8008c20 <__sflush_r+0x8c>
 8008c1a:	4628      	mov	r0, r5
 8008c1c:	f7fe fa2c 	bl	8007078 <_free_r>
 8008c20:	2300      	movs	r3, #0
 8008c22:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c24:	e00d      	b.n	8008c42 <__sflush_r+0xae>
 8008c26:	2301      	movs	r3, #1
 8008c28:	4628      	mov	r0, r5
 8008c2a:	47b0      	blx	r6
 8008c2c:	4602      	mov	r2, r0
 8008c2e:	1c50      	adds	r0, r2, #1
 8008c30:	d1c9      	bne.n	8008bc6 <__sflush_r+0x32>
 8008c32:	682b      	ldr	r3, [r5, #0]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d0c6      	beq.n	8008bc6 <__sflush_r+0x32>
 8008c38:	2b1d      	cmp	r3, #29
 8008c3a:	d001      	beq.n	8008c40 <__sflush_r+0xac>
 8008c3c:	2b16      	cmp	r3, #22
 8008c3e:	d11e      	bne.n	8008c7e <__sflush_r+0xea>
 8008c40:	602f      	str	r7, [r5, #0]
 8008c42:	2000      	movs	r0, #0
 8008c44:	e022      	b.n	8008c8c <__sflush_r+0xf8>
 8008c46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c4a:	b21b      	sxth	r3, r3
 8008c4c:	e01b      	b.n	8008c86 <__sflush_r+0xf2>
 8008c4e:	690f      	ldr	r7, [r1, #16]
 8008c50:	2f00      	cmp	r7, #0
 8008c52:	d0f6      	beq.n	8008c42 <__sflush_r+0xae>
 8008c54:	0793      	lsls	r3, r2, #30
 8008c56:	680e      	ldr	r6, [r1, #0]
 8008c58:	bf08      	it	eq
 8008c5a:	694b      	ldreq	r3, [r1, #20]
 8008c5c:	600f      	str	r7, [r1, #0]
 8008c5e:	bf18      	it	ne
 8008c60:	2300      	movne	r3, #0
 8008c62:	eba6 0807 	sub.w	r8, r6, r7
 8008c66:	608b      	str	r3, [r1, #8]
 8008c68:	f1b8 0f00 	cmp.w	r8, #0
 8008c6c:	dde9      	ble.n	8008c42 <__sflush_r+0xae>
 8008c6e:	6a21      	ldr	r1, [r4, #32]
 8008c70:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008c72:	4643      	mov	r3, r8
 8008c74:	463a      	mov	r2, r7
 8008c76:	4628      	mov	r0, r5
 8008c78:	47b0      	blx	r6
 8008c7a:	2800      	cmp	r0, #0
 8008c7c:	dc08      	bgt.n	8008c90 <__sflush_r+0xfc>
 8008c7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c86:	81a3      	strh	r3, [r4, #12]
 8008c88:	f04f 30ff 	mov.w	r0, #4294967295
 8008c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c90:	4407      	add	r7, r0
 8008c92:	eba8 0800 	sub.w	r8, r8, r0
 8008c96:	e7e7      	b.n	8008c68 <__sflush_r+0xd4>
 8008c98:	dfbffffe 	.word	0xdfbffffe

08008c9c <_fflush_r>:
 8008c9c:	b538      	push	{r3, r4, r5, lr}
 8008c9e:	690b      	ldr	r3, [r1, #16]
 8008ca0:	4605      	mov	r5, r0
 8008ca2:	460c      	mov	r4, r1
 8008ca4:	b913      	cbnz	r3, 8008cac <_fflush_r+0x10>
 8008ca6:	2500      	movs	r5, #0
 8008ca8:	4628      	mov	r0, r5
 8008caa:	bd38      	pop	{r3, r4, r5, pc}
 8008cac:	b118      	cbz	r0, 8008cb6 <_fflush_r+0x1a>
 8008cae:	6a03      	ldr	r3, [r0, #32]
 8008cb0:	b90b      	cbnz	r3, 8008cb6 <_fflush_r+0x1a>
 8008cb2:	f7fd fa75 	bl	80061a0 <__sinit>
 8008cb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d0f3      	beq.n	8008ca6 <_fflush_r+0xa>
 8008cbe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008cc0:	07d0      	lsls	r0, r2, #31
 8008cc2:	d404      	bmi.n	8008cce <_fflush_r+0x32>
 8008cc4:	0599      	lsls	r1, r3, #22
 8008cc6:	d402      	bmi.n	8008cce <_fflush_r+0x32>
 8008cc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008cca:	f7fd fb80 	bl	80063ce <__retarget_lock_acquire_recursive>
 8008cce:	4628      	mov	r0, r5
 8008cd0:	4621      	mov	r1, r4
 8008cd2:	f7ff ff5f 	bl	8008b94 <__sflush_r>
 8008cd6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008cd8:	07da      	lsls	r2, r3, #31
 8008cda:	4605      	mov	r5, r0
 8008cdc:	d4e4      	bmi.n	8008ca8 <_fflush_r+0xc>
 8008cde:	89a3      	ldrh	r3, [r4, #12]
 8008ce0:	059b      	lsls	r3, r3, #22
 8008ce2:	d4e1      	bmi.n	8008ca8 <_fflush_r+0xc>
 8008ce4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ce6:	f7fd fb73 	bl	80063d0 <__retarget_lock_release_recursive>
 8008cea:	e7dd      	b.n	8008ca8 <_fflush_r+0xc>

08008cec <memmove>:
 8008cec:	4288      	cmp	r0, r1
 8008cee:	b510      	push	{r4, lr}
 8008cf0:	eb01 0402 	add.w	r4, r1, r2
 8008cf4:	d902      	bls.n	8008cfc <memmove+0x10>
 8008cf6:	4284      	cmp	r4, r0
 8008cf8:	4623      	mov	r3, r4
 8008cfa:	d807      	bhi.n	8008d0c <memmove+0x20>
 8008cfc:	1e43      	subs	r3, r0, #1
 8008cfe:	42a1      	cmp	r1, r4
 8008d00:	d008      	beq.n	8008d14 <memmove+0x28>
 8008d02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d0a:	e7f8      	b.n	8008cfe <memmove+0x12>
 8008d0c:	4402      	add	r2, r0
 8008d0e:	4601      	mov	r1, r0
 8008d10:	428a      	cmp	r2, r1
 8008d12:	d100      	bne.n	8008d16 <memmove+0x2a>
 8008d14:	bd10      	pop	{r4, pc}
 8008d16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d1e:	e7f7      	b.n	8008d10 <memmove+0x24>

08008d20 <strncmp>:
 8008d20:	b510      	push	{r4, lr}
 8008d22:	b16a      	cbz	r2, 8008d40 <strncmp+0x20>
 8008d24:	3901      	subs	r1, #1
 8008d26:	1884      	adds	r4, r0, r2
 8008d28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d2c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008d30:	429a      	cmp	r2, r3
 8008d32:	d103      	bne.n	8008d3c <strncmp+0x1c>
 8008d34:	42a0      	cmp	r0, r4
 8008d36:	d001      	beq.n	8008d3c <strncmp+0x1c>
 8008d38:	2a00      	cmp	r2, #0
 8008d3a:	d1f5      	bne.n	8008d28 <strncmp+0x8>
 8008d3c:	1ad0      	subs	r0, r2, r3
 8008d3e:	bd10      	pop	{r4, pc}
 8008d40:	4610      	mov	r0, r2
 8008d42:	e7fc      	b.n	8008d3e <strncmp+0x1e>

08008d44 <_sbrk_r>:
 8008d44:	b538      	push	{r3, r4, r5, lr}
 8008d46:	4d06      	ldr	r5, [pc, #24]	@ (8008d60 <_sbrk_r+0x1c>)
 8008d48:	2300      	movs	r3, #0
 8008d4a:	4604      	mov	r4, r0
 8008d4c:	4608      	mov	r0, r1
 8008d4e:	602b      	str	r3, [r5, #0]
 8008d50:	f7f9 f9b8 	bl	80020c4 <_sbrk>
 8008d54:	1c43      	adds	r3, r0, #1
 8008d56:	d102      	bne.n	8008d5e <_sbrk_r+0x1a>
 8008d58:	682b      	ldr	r3, [r5, #0]
 8008d5a:	b103      	cbz	r3, 8008d5e <_sbrk_r+0x1a>
 8008d5c:	6023      	str	r3, [r4, #0]
 8008d5e:	bd38      	pop	{r3, r4, r5, pc}
 8008d60:	200004f8 	.word	0x200004f8

08008d64 <memcpy>:
 8008d64:	440a      	add	r2, r1
 8008d66:	4291      	cmp	r1, r2
 8008d68:	f100 33ff 	add.w	r3, r0, #4294967295
 8008d6c:	d100      	bne.n	8008d70 <memcpy+0xc>
 8008d6e:	4770      	bx	lr
 8008d70:	b510      	push	{r4, lr}
 8008d72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d7a:	4291      	cmp	r1, r2
 8008d7c:	d1f9      	bne.n	8008d72 <memcpy+0xe>
 8008d7e:	bd10      	pop	{r4, pc}

08008d80 <nan>:
 8008d80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008d88 <nan+0x8>
 8008d84:	4770      	bx	lr
 8008d86:	bf00      	nop
 8008d88:	00000000 	.word	0x00000000
 8008d8c:	7ff80000 	.word	0x7ff80000

08008d90 <__assert_func>:
 8008d90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d92:	4614      	mov	r4, r2
 8008d94:	461a      	mov	r2, r3
 8008d96:	4b09      	ldr	r3, [pc, #36]	@ (8008dbc <__assert_func+0x2c>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4605      	mov	r5, r0
 8008d9c:	68d8      	ldr	r0, [r3, #12]
 8008d9e:	b954      	cbnz	r4, 8008db6 <__assert_func+0x26>
 8008da0:	4b07      	ldr	r3, [pc, #28]	@ (8008dc0 <__assert_func+0x30>)
 8008da2:	461c      	mov	r4, r3
 8008da4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008da8:	9100      	str	r1, [sp, #0]
 8008daa:	462b      	mov	r3, r5
 8008dac:	4905      	ldr	r1, [pc, #20]	@ (8008dc4 <__assert_func+0x34>)
 8008dae:	f000 fba7 	bl	8009500 <fiprintf>
 8008db2:	f000 fbb7 	bl	8009524 <abort>
 8008db6:	4b04      	ldr	r3, [pc, #16]	@ (8008dc8 <__assert_func+0x38>)
 8008db8:	e7f4      	b.n	8008da4 <__assert_func+0x14>
 8008dba:	bf00      	nop
 8008dbc:	20000028 	.word	0x20000028
 8008dc0:	0800bbcd 	.word	0x0800bbcd
 8008dc4:	0800bb9f 	.word	0x0800bb9f
 8008dc8:	0800bb92 	.word	0x0800bb92

08008dcc <_calloc_r>:
 8008dcc:	b570      	push	{r4, r5, r6, lr}
 8008dce:	fba1 5402 	umull	r5, r4, r1, r2
 8008dd2:	b93c      	cbnz	r4, 8008de4 <_calloc_r+0x18>
 8008dd4:	4629      	mov	r1, r5
 8008dd6:	f7fe f9c3 	bl	8007160 <_malloc_r>
 8008dda:	4606      	mov	r6, r0
 8008ddc:	b928      	cbnz	r0, 8008dea <_calloc_r+0x1e>
 8008dde:	2600      	movs	r6, #0
 8008de0:	4630      	mov	r0, r6
 8008de2:	bd70      	pop	{r4, r5, r6, pc}
 8008de4:	220c      	movs	r2, #12
 8008de6:	6002      	str	r2, [r0, #0]
 8008de8:	e7f9      	b.n	8008dde <_calloc_r+0x12>
 8008dea:	462a      	mov	r2, r5
 8008dec:	4621      	mov	r1, r4
 8008dee:	f7fd fa70 	bl	80062d2 <memset>
 8008df2:	e7f5      	b.n	8008de0 <_calloc_r+0x14>

08008df4 <rshift>:
 8008df4:	6903      	ldr	r3, [r0, #16]
 8008df6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008dfa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008dfe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008e02:	f100 0414 	add.w	r4, r0, #20
 8008e06:	dd45      	ble.n	8008e94 <rshift+0xa0>
 8008e08:	f011 011f 	ands.w	r1, r1, #31
 8008e0c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008e10:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008e14:	d10c      	bne.n	8008e30 <rshift+0x3c>
 8008e16:	f100 0710 	add.w	r7, r0, #16
 8008e1a:	4629      	mov	r1, r5
 8008e1c:	42b1      	cmp	r1, r6
 8008e1e:	d334      	bcc.n	8008e8a <rshift+0x96>
 8008e20:	1a9b      	subs	r3, r3, r2
 8008e22:	009b      	lsls	r3, r3, #2
 8008e24:	1eea      	subs	r2, r5, #3
 8008e26:	4296      	cmp	r6, r2
 8008e28:	bf38      	it	cc
 8008e2a:	2300      	movcc	r3, #0
 8008e2c:	4423      	add	r3, r4
 8008e2e:	e015      	b.n	8008e5c <rshift+0x68>
 8008e30:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008e34:	f1c1 0820 	rsb	r8, r1, #32
 8008e38:	40cf      	lsrs	r7, r1
 8008e3a:	f105 0e04 	add.w	lr, r5, #4
 8008e3e:	46a1      	mov	r9, r4
 8008e40:	4576      	cmp	r6, lr
 8008e42:	46f4      	mov	ip, lr
 8008e44:	d815      	bhi.n	8008e72 <rshift+0x7e>
 8008e46:	1a9a      	subs	r2, r3, r2
 8008e48:	0092      	lsls	r2, r2, #2
 8008e4a:	3a04      	subs	r2, #4
 8008e4c:	3501      	adds	r5, #1
 8008e4e:	42ae      	cmp	r6, r5
 8008e50:	bf38      	it	cc
 8008e52:	2200      	movcc	r2, #0
 8008e54:	18a3      	adds	r3, r4, r2
 8008e56:	50a7      	str	r7, [r4, r2]
 8008e58:	b107      	cbz	r7, 8008e5c <rshift+0x68>
 8008e5a:	3304      	adds	r3, #4
 8008e5c:	1b1a      	subs	r2, r3, r4
 8008e5e:	42a3      	cmp	r3, r4
 8008e60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008e64:	bf08      	it	eq
 8008e66:	2300      	moveq	r3, #0
 8008e68:	6102      	str	r2, [r0, #16]
 8008e6a:	bf08      	it	eq
 8008e6c:	6143      	streq	r3, [r0, #20]
 8008e6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e72:	f8dc c000 	ldr.w	ip, [ip]
 8008e76:	fa0c fc08 	lsl.w	ip, ip, r8
 8008e7a:	ea4c 0707 	orr.w	r7, ip, r7
 8008e7e:	f849 7b04 	str.w	r7, [r9], #4
 8008e82:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008e86:	40cf      	lsrs	r7, r1
 8008e88:	e7da      	b.n	8008e40 <rshift+0x4c>
 8008e8a:	f851 cb04 	ldr.w	ip, [r1], #4
 8008e8e:	f847 cf04 	str.w	ip, [r7, #4]!
 8008e92:	e7c3      	b.n	8008e1c <rshift+0x28>
 8008e94:	4623      	mov	r3, r4
 8008e96:	e7e1      	b.n	8008e5c <rshift+0x68>

08008e98 <__hexdig_fun>:
 8008e98:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008e9c:	2b09      	cmp	r3, #9
 8008e9e:	d802      	bhi.n	8008ea6 <__hexdig_fun+0xe>
 8008ea0:	3820      	subs	r0, #32
 8008ea2:	b2c0      	uxtb	r0, r0
 8008ea4:	4770      	bx	lr
 8008ea6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008eaa:	2b05      	cmp	r3, #5
 8008eac:	d801      	bhi.n	8008eb2 <__hexdig_fun+0x1a>
 8008eae:	3847      	subs	r0, #71	@ 0x47
 8008eb0:	e7f7      	b.n	8008ea2 <__hexdig_fun+0xa>
 8008eb2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008eb6:	2b05      	cmp	r3, #5
 8008eb8:	d801      	bhi.n	8008ebe <__hexdig_fun+0x26>
 8008eba:	3827      	subs	r0, #39	@ 0x27
 8008ebc:	e7f1      	b.n	8008ea2 <__hexdig_fun+0xa>
 8008ebe:	2000      	movs	r0, #0
 8008ec0:	4770      	bx	lr
	...

08008ec4 <__gethex>:
 8008ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ec8:	b085      	sub	sp, #20
 8008eca:	468a      	mov	sl, r1
 8008ecc:	9302      	str	r3, [sp, #8]
 8008ece:	680b      	ldr	r3, [r1, #0]
 8008ed0:	9001      	str	r0, [sp, #4]
 8008ed2:	4690      	mov	r8, r2
 8008ed4:	1c9c      	adds	r4, r3, #2
 8008ed6:	46a1      	mov	r9, r4
 8008ed8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008edc:	2830      	cmp	r0, #48	@ 0x30
 8008ede:	d0fa      	beq.n	8008ed6 <__gethex+0x12>
 8008ee0:	eba9 0303 	sub.w	r3, r9, r3
 8008ee4:	f1a3 0b02 	sub.w	fp, r3, #2
 8008ee8:	f7ff ffd6 	bl	8008e98 <__hexdig_fun>
 8008eec:	4605      	mov	r5, r0
 8008eee:	2800      	cmp	r0, #0
 8008ef0:	d168      	bne.n	8008fc4 <__gethex+0x100>
 8008ef2:	49a0      	ldr	r1, [pc, #640]	@ (8009174 <__gethex+0x2b0>)
 8008ef4:	2201      	movs	r2, #1
 8008ef6:	4648      	mov	r0, r9
 8008ef8:	f7ff ff12 	bl	8008d20 <strncmp>
 8008efc:	4607      	mov	r7, r0
 8008efe:	2800      	cmp	r0, #0
 8008f00:	d167      	bne.n	8008fd2 <__gethex+0x10e>
 8008f02:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008f06:	4626      	mov	r6, r4
 8008f08:	f7ff ffc6 	bl	8008e98 <__hexdig_fun>
 8008f0c:	2800      	cmp	r0, #0
 8008f0e:	d062      	beq.n	8008fd6 <__gethex+0x112>
 8008f10:	4623      	mov	r3, r4
 8008f12:	7818      	ldrb	r0, [r3, #0]
 8008f14:	2830      	cmp	r0, #48	@ 0x30
 8008f16:	4699      	mov	r9, r3
 8008f18:	f103 0301 	add.w	r3, r3, #1
 8008f1c:	d0f9      	beq.n	8008f12 <__gethex+0x4e>
 8008f1e:	f7ff ffbb 	bl	8008e98 <__hexdig_fun>
 8008f22:	fab0 f580 	clz	r5, r0
 8008f26:	096d      	lsrs	r5, r5, #5
 8008f28:	f04f 0b01 	mov.w	fp, #1
 8008f2c:	464a      	mov	r2, r9
 8008f2e:	4616      	mov	r6, r2
 8008f30:	3201      	adds	r2, #1
 8008f32:	7830      	ldrb	r0, [r6, #0]
 8008f34:	f7ff ffb0 	bl	8008e98 <__hexdig_fun>
 8008f38:	2800      	cmp	r0, #0
 8008f3a:	d1f8      	bne.n	8008f2e <__gethex+0x6a>
 8008f3c:	498d      	ldr	r1, [pc, #564]	@ (8009174 <__gethex+0x2b0>)
 8008f3e:	2201      	movs	r2, #1
 8008f40:	4630      	mov	r0, r6
 8008f42:	f7ff feed 	bl	8008d20 <strncmp>
 8008f46:	2800      	cmp	r0, #0
 8008f48:	d13f      	bne.n	8008fca <__gethex+0x106>
 8008f4a:	b944      	cbnz	r4, 8008f5e <__gethex+0x9a>
 8008f4c:	1c74      	adds	r4, r6, #1
 8008f4e:	4622      	mov	r2, r4
 8008f50:	4616      	mov	r6, r2
 8008f52:	3201      	adds	r2, #1
 8008f54:	7830      	ldrb	r0, [r6, #0]
 8008f56:	f7ff ff9f 	bl	8008e98 <__hexdig_fun>
 8008f5a:	2800      	cmp	r0, #0
 8008f5c:	d1f8      	bne.n	8008f50 <__gethex+0x8c>
 8008f5e:	1ba4      	subs	r4, r4, r6
 8008f60:	00a7      	lsls	r7, r4, #2
 8008f62:	7833      	ldrb	r3, [r6, #0]
 8008f64:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008f68:	2b50      	cmp	r3, #80	@ 0x50
 8008f6a:	d13e      	bne.n	8008fea <__gethex+0x126>
 8008f6c:	7873      	ldrb	r3, [r6, #1]
 8008f6e:	2b2b      	cmp	r3, #43	@ 0x2b
 8008f70:	d033      	beq.n	8008fda <__gethex+0x116>
 8008f72:	2b2d      	cmp	r3, #45	@ 0x2d
 8008f74:	d034      	beq.n	8008fe0 <__gethex+0x11c>
 8008f76:	1c71      	adds	r1, r6, #1
 8008f78:	2400      	movs	r4, #0
 8008f7a:	7808      	ldrb	r0, [r1, #0]
 8008f7c:	f7ff ff8c 	bl	8008e98 <__hexdig_fun>
 8008f80:	1e43      	subs	r3, r0, #1
 8008f82:	b2db      	uxtb	r3, r3
 8008f84:	2b18      	cmp	r3, #24
 8008f86:	d830      	bhi.n	8008fea <__gethex+0x126>
 8008f88:	f1a0 0210 	sub.w	r2, r0, #16
 8008f8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008f90:	f7ff ff82 	bl	8008e98 <__hexdig_fun>
 8008f94:	f100 3cff 	add.w	ip, r0, #4294967295
 8008f98:	fa5f fc8c 	uxtb.w	ip, ip
 8008f9c:	f1bc 0f18 	cmp.w	ip, #24
 8008fa0:	f04f 030a 	mov.w	r3, #10
 8008fa4:	d91e      	bls.n	8008fe4 <__gethex+0x120>
 8008fa6:	b104      	cbz	r4, 8008faa <__gethex+0xe6>
 8008fa8:	4252      	negs	r2, r2
 8008faa:	4417      	add	r7, r2
 8008fac:	f8ca 1000 	str.w	r1, [sl]
 8008fb0:	b1ed      	cbz	r5, 8008fee <__gethex+0x12a>
 8008fb2:	f1bb 0f00 	cmp.w	fp, #0
 8008fb6:	bf0c      	ite	eq
 8008fb8:	2506      	moveq	r5, #6
 8008fba:	2500      	movne	r5, #0
 8008fbc:	4628      	mov	r0, r5
 8008fbe:	b005      	add	sp, #20
 8008fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fc4:	2500      	movs	r5, #0
 8008fc6:	462c      	mov	r4, r5
 8008fc8:	e7b0      	b.n	8008f2c <__gethex+0x68>
 8008fca:	2c00      	cmp	r4, #0
 8008fcc:	d1c7      	bne.n	8008f5e <__gethex+0x9a>
 8008fce:	4627      	mov	r7, r4
 8008fd0:	e7c7      	b.n	8008f62 <__gethex+0x9e>
 8008fd2:	464e      	mov	r6, r9
 8008fd4:	462f      	mov	r7, r5
 8008fd6:	2501      	movs	r5, #1
 8008fd8:	e7c3      	b.n	8008f62 <__gethex+0x9e>
 8008fda:	2400      	movs	r4, #0
 8008fdc:	1cb1      	adds	r1, r6, #2
 8008fde:	e7cc      	b.n	8008f7a <__gethex+0xb6>
 8008fe0:	2401      	movs	r4, #1
 8008fe2:	e7fb      	b.n	8008fdc <__gethex+0x118>
 8008fe4:	fb03 0002 	mla	r0, r3, r2, r0
 8008fe8:	e7ce      	b.n	8008f88 <__gethex+0xc4>
 8008fea:	4631      	mov	r1, r6
 8008fec:	e7de      	b.n	8008fac <__gethex+0xe8>
 8008fee:	eba6 0309 	sub.w	r3, r6, r9
 8008ff2:	3b01      	subs	r3, #1
 8008ff4:	4629      	mov	r1, r5
 8008ff6:	2b07      	cmp	r3, #7
 8008ff8:	dc0a      	bgt.n	8009010 <__gethex+0x14c>
 8008ffa:	9801      	ldr	r0, [sp, #4]
 8008ffc:	f7fe f93c 	bl	8007278 <_Balloc>
 8009000:	4604      	mov	r4, r0
 8009002:	b940      	cbnz	r0, 8009016 <__gethex+0x152>
 8009004:	4b5c      	ldr	r3, [pc, #368]	@ (8009178 <__gethex+0x2b4>)
 8009006:	4602      	mov	r2, r0
 8009008:	21e4      	movs	r1, #228	@ 0xe4
 800900a:	485c      	ldr	r0, [pc, #368]	@ (800917c <__gethex+0x2b8>)
 800900c:	f7ff fec0 	bl	8008d90 <__assert_func>
 8009010:	3101      	adds	r1, #1
 8009012:	105b      	asrs	r3, r3, #1
 8009014:	e7ef      	b.n	8008ff6 <__gethex+0x132>
 8009016:	f100 0a14 	add.w	sl, r0, #20
 800901a:	2300      	movs	r3, #0
 800901c:	4655      	mov	r5, sl
 800901e:	469b      	mov	fp, r3
 8009020:	45b1      	cmp	r9, r6
 8009022:	d337      	bcc.n	8009094 <__gethex+0x1d0>
 8009024:	f845 bb04 	str.w	fp, [r5], #4
 8009028:	eba5 050a 	sub.w	r5, r5, sl
 800902c:	10ad      	asrs	r5, r5, #2
 800902e:	6125      	str	r5, [r4, #16]
 8009030:	4658      	mov	r0, fp
 8009032:	f7fe fa13 	bl	800745c <__hi0bits>
 8009036:	016d      	lsls	r5, r5, #5
 8009038:	f8d8 6000 	ldr.w	r6, [r8]
 800903c:	1a2d      	subs	r5, r5, r0
 800903e:	42b5      	cmp	r5, r6
 8009040:	dd54      	ble.n	80090ec <__gethex+0x228>
 8009042:	1bad      	subs	r5, r5, r6
 8009044:	4629      	mov	r1, r5
 8009046:	4620      	mov	r0, r4
 8009048:	f7fe fda7 	bl	8007b9a <__any_on>
 800904c:	4681      	mov	r9, r0
 800904e:	b178      	cbz	r0, 8009070 <__gethex+0x1ac>
 8009050:	1e6b      	subs	r3, r5, #1
 8009052:	1159      	asrs	r1, r3, #5
 8009054:	f003 021f 	and.w	r2, r3, #31
 8009058:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800905c:	f04f 0901 	mov.w	r9, #1
 8009060:	fa09 f202 	lsl.w	r2, r9, r2
 8009064:	420a      	tst	r2, r1
 8009066:	d003      	beq.n	8009070 <__gethex+0x1ac>
 8009068:	454b      	cmp	r3, r9
 800906a:	dc36      	bgt.n	80090da <__gethex+0x216>
 800906c:	f04f 0902 	mov.w	r9, #2
 8009070:	4629      	mov	r1, r5
 8009072:	4620      	mov	r0, r4
 8009074:	f7ff febe 	bl	8008df4 <rshift>
 8009078:	442f      	add	r7, r5
 800907a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800907e:	42bb      	cmp	r3, r7
 8009080:	da42      	bge.n	8009108 <__gethex+0x244>
 8009082:	9801      	ldr	r0, [sp, #4]
 8009084:	4621      	mov	r1, r4
 8009086:	f7fe f937 	bl	80072f8 <_Bfree>
 800908a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800908c:	2300      	movs	r3, #0
 800908e:	6013      	str	r3, [r2, #0]
 8009090:	25a3      	movs	r5, #163	@ 0xa3
 8009092:	e793      	b.n	8008fbc <__gethex+0xf8>
 8009094:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009098:	2a2e      	cmp	r2, #46	@ 0x2e
 800909a:	d012      	beq.n	80090c2 <__gethex+0x1fe>
 800909c:	2b20      	cmp	r3, #32
 800909e:	d104      	bne.n	80090aa <__gethex+0x1e6>
 80090a0:	f845 bb04 	str.w	fp, [r5], #4
 80090a4:	f04f 0b00 	mov.w	fp, #0
 80090a8:	465b      	mov	r3, fp
 80090aa:	7830      	ldrb	r0, [r6, #0]
 80090ac:	9303      	str	r3, [sp, #12]
 80090ae:	f7ff fef3 	bl	8008e98 <__hexdig_fun>
 80090b2:	9b03      	ldr	r3, [sp, #12]
 80090b4:	f000 000f 	and.w	r0, r0, #15
 80090b8:	4098      	lsls	r0, r3
 80090ba:	ea4b 0b00 	orr.w	fp, fp, r0
 80090be:	3304      	adds	r3, #4
 80090c0:	e7ae      	b.n	8009020 <__gethex+0x15c>
 80090c2:	45b1      	cmp	r9, r6
 80090c4:	d8ea      	bhi.n	800909c <__gethex+0x1d8>
 80090c6:	492b      	ldr	r1, [pc, #172]	@ (8009174 <__gethex+0x2b0>)
 80090c8:	9303      	str	r3, [sp, #12]
 80090ca:	2201      	movs	r2, #1
 80090cc:	4630      	mov	r0, r6
 80090ce:	f7ff fe27 	bl	8008d20 <strncmp>
 80090d2:	9b03      	ldr	r3, [sp, #12]
 80090d4:	2800      	cmp	r0, #0
 80090d6:	d1e1      	bne.n	800909c <__gethex+0x1d8>
 80090d8:	e7a2      	b.n	8009020 <__gethex+0x15c>
 80090da:	1ea9      	subs	r1, r5, #2
 80090dc:	4620      	mov	r0, r4
 80090de:	f7fe fd5c 	bl	8007b9a <__any_on>
 80090e2:	2800      	cmp	r0, #0
 80090e4:	d0c2      	beq.n	800906c <__gethex+0x1a8>
 80090e6:	f04f 0903 	mov.w	r9, #3
 80090ea:	e7c1      	b.n	8009070 <__gethex+0x1ac>
 80090ec:	da09      	bge.n	8009102 <__gethex+0x23e>
 80090ee:	1b75      	subs	r5, r6, r5
 80090f0:	4621      	mov	r1, r4
 80090f2:	9801      	ldr	r0, [sp, #4]
 80090f4:	462a      	mov	r2, r5
 80090f6:	f7fe fb17 	bl	8007728 <__lshift>
 80090fa:	1b7f      	subs	r7, r7, r5
 80090fc:	4604      	mov	r4, r0
 80090fe:	f100 0a14 	add.w	sl, r0, #20
 8009102:	f04f 0900 	mov.w	r9, #0
 8009106:	e7b8      	b.n	800907a <__gethex+0x1b6>
 8009108:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800910c:	42bd      	cmp	r5, r7
 800910e:	dd6f      	ble.n	80091f0 <__gethex+0x32c>
 8009110:	1bed      	subs	r5, r5, r7
 8009112:	42ae      	cmp	r6, r5
 8009114:	dc34      	bgt.n	8009180 <__gethex+0x2bc>
 8009116:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800911a:	2b02      	cmp	r3, #2
 800911c:	d022      	beq.n	8009164 <__gethex+0x2a0>
 800911e:	2b03      	cmp	r3, #3
 8009120:	d024      	beq.n	800916c <__gethex+0x2a8>
 8009122:	2b01      	cmp	r3, #1
 8009124:	d115      	bne.n	8009152 <__gethex+0x28e>
 8009126:	42ae      	cmp	r6, r5
 8009128:	d113      	bne.n	8009152 <__gethex+0x28e>
 800912a:	2e01      	cmp	r6, #1
 800912c:	d10b      	bne.n	8009146 <__gethex+0x282>
 800912e:	9a02      	ldr	r2, [sp, #8]
 8009130:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009134:	6013      	str	r3, [r2, #0]
 8009136:	2301      	movs	r3, #1
 8009138:	6123      	str	r3, [r4, #16]
 800913a:	f8ca 3000 	str.w	r3, [sl]
 800913e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009140:	2562      	movs	r5, #98	@ 0x62
 8009142:	601c      	str	r4, [r3, #0]
 8009144:	e73a      	b.n	8008fbc <__gethex+0xf8>
 8009146:	1e71      	subs	r1, r6, #1
 8009148:	4620      	mov	r0, r4
 800914a:	f7fe fd26 	bl	8007b9a <__any_on>
 800914e:	2800      	cmp	r0, #0
 8009150:	d1ed      	bne.n	800912e <__gethex+0x26a>
 8009152:	9801      	ldr	r0, [sp, #4]
 8009154:	4621      	mov	r1, r4
 8009156:	f7fe f8cf 	bl	80072f8 <_Bfree>
 800915a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800915c:	2300      	movs	r3, #0
 800915e:	6013      	str	r3, [r2, #0]
 8009160:	2550      	movs	r5, #80	@ 0x50
 8009162:	e72b      	b.n	8008fbc <__gethex+0xf8>
 8009164:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009166:	2b00      	cmp	r3, #0
 8009168:	d1f3      	bne.n	8009152 <__gethex+0x28e>
 800916a:	e7e0      	b.n	800912e <__gethex+0x26a>
 800916c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800916e:	2b00      	cmp	r3, #0
 8009170:	d1dd      	bne.n	800912e <__gethex+0x26a>
 8009172:	e7ee      	b.n	8009152 <__gethex+0x28e>
 8009174:	0800ba20 	.word	0x0800ba20
 8009178:	0800b8b9 	.word	0x0800b8b9
 800917c:	0800bbce 	.word	0x0800bbce
 8009180:	1e6f      	subs	r7, r5, #1
 8009182:	f1b9 0f00 	cmp.w	r9, #0
 8009186:	d130      	bne.n	80091ea <__gethex+0x326>
 8009188:	b127      	cbz	r7, 8009194 <__gethex+0x2d0>
 800918a:	4639      	mov	r1, r7
 800918c:	4620      	mov	r0, r4
 800918e:	f7fe fd04 	bl	8007b9a <__any_on>
 8009192:	4681      	mov	r9, r0
 8009194:	117a      	asrs	r2, r7, #5
 8009196:	2301      	movs	r3, #1
 8009198:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800919c:	f007 071f 	and.w	r7, r7, #31
 80091a0:	40bb      	lsls	r3, r7
 80091a2:	4213      	tst	r3, r2
 80091a4:	4629      	mov	r1, r5
 80091a6:	4620      	mov	r0, r4
 80091a8:	bf18      	it	ne
 80091aa:	f049 0902 	orrne.w	r9, r9, #2
 80091ae:	f7ff fe21 	bl	8008df4 <rshift>
 80091b2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80091b6:	1b76      	subs	r6, r6, r5
 80091b8:	2502      	movs	r5, #2
 80091ba:	f1b9 0f00 	cmp.w	r9, #0
 80091be:	d047      	beq.n	8009250 <__gethex+0x38c>
 80091c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80091c4:	2b02      	cmp	r3, #2
 80091c6:	d015      	beq.n	80091f4 <__gethex+0x330>
 80091c8:	2b03      	cmp	r3, #3
 80091ca:	d017      	beq.n	80091fc <__gethex+0x338>
 80091cc:	2b01      	cmp	r3, #1
 80091ce:	d109      	bne.n	80091e4 <__gethex+0x320>
 80091d0:	f019 0f02 	tst.w	r9, #2
 80091d4:	d006      	beq.n	80091e4 <__gethex+0x320>
 80091d6:	f8da 3000 	ldr.w	r3, [sl]
 80091da:	ea49 0903 	orr.w	r9, r9, r3
 80091de:	f019 0f01 	tst.w	r9, #1
 80091e2:	d10e      	bne.n	8009202 <__gethex+0x33e>
 80091e4:	f045 0510 	orr.w	r5, r5, #16
 80091e8:	e032      	b.n	8009250 <__gethex+0x38c>
 80091ea:	f04f 0901 	mov.w	r9, #1
 80091ee:	e7d1      	b.n	8009194 <__gethex+0x2d0>
 80091f0:	2501      	movs	r5, #1
 80091f2:	e7e2      	b.n	80091ba <__gethex+0x2f6>
 80091f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091f6:	f1c3 0301 	rsb	r3, r3, #1
 80091fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80091fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d0f0      	beq.n	80091e4 <__gethex+0x320>
 8009202:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009206:	f104 0314 	add.w	r3, r4, #20
 800920a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800920e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009212:	f04f 0c00 	mov.w	ip, #0
 8009216:	4618      	mov	r0, r3
 8009218:	f853 2b04 	ldr.w	r2, [r3], #4
 800921c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009220:	d01b      	beq.n	800925a <__gethex+0x396>
 8009222:	3201      	adds	r2, #1
 8009224:	6002      	str	r2, [r0, #0]
 8009226:	2d02      	cmp	r5, #2
 8009228:	f104 0314 	add.w	r3, r4, #20
 800922c:	d13c      	bne.n	80092a8 <__gethex+0x3e4>
 800922e:	f8d8 2000 	ldr.w	r2, [r8]
 8009232:	3a01      	subs	r2, #1
 8009234:	42b2      	cmp	r2, r6
 8009236:	d109      	bne.n	800924c <__gethex+0x388>
 8009238:	1171      	asrs	r1, r6, #5
 800923a:	2201      	movs	r2, #1
 800923c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009240:	f006 061f 	and.w	r6, r6, #31
 8009244:	fa02 f606 	lsl.w	r6, r2, r6
 8009248:	421e      	tst	r6, r3
 800924a:	d13a      	bne.n	80092c2 <__gethex+0x3fe>
 800924c:	f045 0520 	orr.w	r5, r5, #32
 8009250:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009252:	601c      	str	r4, [r3, #0]
 8009254:	9b02      	ldr	r3, [sp, #8]
 8009256:	601f      	str	r7, [r3, #0]
 8009258:	e6b0      	b.n	8008fbc <__gethex+0xf8>
 800925a:	4299      	cmp	r1, r3
 800925c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009260:	d8d9      	bhi.n	8009216 <__gethex+0x352>
 8009262:	68a3      	ldr	r3, [r4, #8]
 8009264:	459b      	cmp	fp, r3
 8009266:	db17      	blt.n	8009298 <__gethex+0x3d4>
 8009268:	6861      	ldr	r1, [r4, #4]
 800926a:	9801      	ldr	r0, [sp, #4]
 800926c:	3101      	adds	r1, #1
 800926e:	f7fe f803 	bl	8007278 <_Balloc>
 8009272:	4681      	mov	r9, r0
 8009274:	b918      	cbnz	r0, 800927e <__gethex+0x3ba>
 8009276:	4b1a      	ldr	r3, [pc, #104]	@ (80092e0 <__gethex+0x41c>)
 8009278:	4602      	mov	r2, r0
 800927a:	2184      	movs	r1, #132	@ 0x84
 800927c:	e6c5      	b.n	800900a <__gethex+0x146>
 800927e:	6922      	ldr	r2, [r4, #16]
 8009280:	3202      	adds	r2, #2
 8009282:	f104 010c 	add.w	r1, r4, #12
 8009286:	0092      	lsls	r2, r2, #2
 8009288:	300c      	adds	r0, #12
 800928a:	f7ff fd6b 	bl	8008d64 <memcpy>
 800928e:	4621      	mov	r1, r4
 8009290:	9801      	ldr	r0, [sp, #4]
 8009292:	f7fe f831 	bl	80072f8 <_Bfree>
 8009296:	464c      	mov	r4, r9
 8009298:	6923      	ldr	r3, [r4, #16]
 800929a:	1c5a      	adds	r2, r3, #1
 800929c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80092a0:	6122      	str	r2, [r4, #16]
 80092a2:	2201      	movs	r2, #1
 80092a4:	615a      	str	r2, [r3, #20]
 80092a6:	e7be      	b.n	8009226 <__gethex+0x362>
 80092a8:	6922      	ldr	r2, [r4, #16]
 80092aa:	455a      	cmp	r2, fp
 80092ac:	dd0b      	ble.n	80092c6 <__gethex+0x402>
 80092ae:	2101      	movs	r1, #1
 80092b0:	4620      	mov	r0, r4
 80092b2:	f7ff fd9f 	bl	8008df4 <rshift>
 80092b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80092ba:	3701      	adds	r7, #1
 80092bc:	42bb      	cmp	r3, r7
 80092be:	f6ff aee0 	blt.w	8009082 <__gethex+0x1be>
 80092c2:	2501      	movs	r5, #1
 80092c4:	e7c2      	b.n	800924c <__gethex+0x388>
 80092c6:	f016 061f 	ands.w	r6, r6, #31
 80092ca:	d0fa      	beq.n	80092c2 <__gethex+0x3fe>
 80092cc:	4453      	add	r3, sl
 80092ce:	f1c6 0620 	rsb	r6, r6, #32
 80092d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80092d6:	f7fe f8c1 	bl	800745c <__hi0bits>
 80092da:	42b0      	cmp	r0, r6
 80092dc:	dbe7      	blt.n	80092ae <__gethex+0x3ea>
 80092de:	e7f0      	b.n	80092c2 <__gethex+0x3fe>
 80092e0:	0800b8b9 	.word	0x0800b8b9

080092e4 <L_shift>:
 80092e4:	f1c2 0208 	rsb	r2, r2, #8
 80092e8:	0092      	lsls	r2, r2, #2
 80092ea:	b570      	push	{r4, r5, r6, lr}
 80092ec:	f1c2 0620 	rsb	r6, r2, #32
 80092f0:	6843      	ldr	r3, [r0, #4]
 80092f2:	6804      	ldr	r4, [r0, #0]
 80092f4:	fa03 f506 	lsl.w	r5, r3, r6
 80092f8:	432c      	orrs	r4, r5
 80092fa:	40d3      	lsrs	r3, r2
 80092fc:	6004      	str	r4, [r0, #0]
 80092fe:	f840 3f04 	str.w	r3, [r0, #4]!
 8009302:	4288      	cmp	r0, r1
 8009304:	d3f4      	bcc.n	80092f0 <L_shift+0xc>
 8009306:	bd70      	pop	{r4, r5, r6, pc}

08009308 <__match>:
 8009308:	b530      	push	{r4, r5, lr}
 800930a:	6803      	ldr	r3, [r0, #0]
 800930c:	3301      	adds	r3, #1
 800930e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009312:	b914      	cbnz	r4, 800931a <__match+0x12>
 8009314:	6003      	str	r3, [r0, #0]
 8009316:	2001      	movs	r0, #1
 8009318:	bd30      	pop	{r4, r5, pc}
 800931a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800931e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009322:	2d19      	cmp	r5, #25
 8009324:	bf98      	it	ls
 8009326:	3220      	addls	r2, #32
 8009328:	42a2      	cmp	r2, r4
 800932a:	d0f0      	beq.n	800930e <__match+0x6>
 800932c:	2000      	movs	r0, #0
 800932e:	e7f3      	b.n	8009318 <__match+0x10>

08009330 <__hexnan>:
 8009330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009334:	680b      	ldr	r3, [r1, #0]
 8009336:	6801      	ldr	r1, [r0, #0]
 8009338:	115e      	asrs	r6, r3, #5
 800933a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800933e:	f013 031f 	ands.w	r3, r3, #31
 8009342:	b087      	sub	sp, #28
 8009344:	bf18      	it	ne
 8009346:	3604      	addne	r6, #4
 8009348:	2500      	movs	r5, #0
 800934a:	1f37      	subs	r7, r6, #4
 800934c:	4682      	mov	sl, r0
 800934e:	4690      	mov	r8, r2
 8009350:	9301      	str	r3, [sp, #4]
 8009352:	f846 5c04 	str.w	r5, [r6, #-4]
 8009356:	46b9      	mov	r9, r7
 8009358:	463c      	mov	r4, r7
 800935a:	9502      	str	r5, [sp, #8]
 800935c:	46ab      	mov	fp, r5
 800935e:	784a      	ldrb	r2, [r1, #1]
 8009360:	1c4b      	adds	r3, r1, #1
 8009362:	9303      	str	r3, [sp, #12]
 8009364:	b342      	cbz	r2, 80093b8 <__hexnan+0x88>
 8009366:	4610      	mov	r0, r2
 8009368:	9105      	str	r1, [sp, #20]
 800936a:	9204      	str	r2, [sp, #16]
 800936c:	f7ff fd94 	bl	8008e98 <__hexdig_fun>
 8009370:	2800      	cmp	r0, #0
 8009372:	d151      	bne.n	8009418 <__hexnan+0xe8>
 8009374:	9a04      	ldr	r2, [sp, #16]
 8009376:	9905      	ldr	r1, [sp, #20]
 8009378:	2a20      	cmp	r2, #32
 800937a:	d818      	bhi.n	80093ae <__hexnan+0x7e>
 800937c:	9b02      	ldr	r3, [sp, #8]
 800937e:	459b      	cmp	fp, r3
 8009380:	dd13      	ble.n	80093aa <__hexnan+0x7a>
 8009382:	454c      	cmp	r4, r9
 8009384:	d206      	bcs.n	8009394 <__hexnan+0x64>
 8009386:	2d07      	cmp	r5, #7
 8009388:	dc04      	bgt.n	8009394 <__hexnan+0x64>
 800938a:	462a      	mov	r2, r5
 800938c:	4649      	mov	r1, r9
 800938e:	4620      	mov	r0, r4
 8009390:	f7ff ffa8 	bl	80092e4 <L_shift>
 8009394:	4544      	cmp	r4, r8
 8009396:	d952      	bls.n	800943e <__hexnan+0x10e>
 8009398:	2300      	movs	r3, #0
 800939a:	f1a4 0904 	sub.w	r9, r4, #4
 800939e:	f844 3c04 	str.w	r3, [r4, #-4]
 80093a2:	f8cd b008 	str.w	fp, [sp, #8]
 80093a6:	464c      	mov	r4, r9
 80093a8:	461d      	mov	r5, r3
 80093aa:	9903      	ldr	r1, [sp, #12]
 80093ac:	e7d7      	b.n	800935e <__hexnan+0x2e>
 80093ae:	2a29      	cmp	r2, #41	@ 0x29
 80093b0:	d157      	bne.n	8009462 <__hexnan+0x132>
 80093b2:	3102      	adds	r1, #2
 80093b4:	f8ca 1000 	str.w	r1, [sl]
 80093b8:	f1bb 0f00 	cmp.w	fp, #0
 80093bc:	d051      	beq.n	8009462 <__hexnan+0x132>
 80093be:	454c      	cmp	r4, r9
 80093c0:	d206      	bcs.n	80093d0 <__hexnan+0xa0>
 80093c2:	2d07      	cmp	r5, #7
 80093c4:	dc04      	bgt.n	80093d0 <__hexnan+0xa0>
 80093c6:	462a      	mov	r2, r5
 80093c8:	4649      	mov	r1, r9
 80093ca:	4620      	mov	r0, r4
 80093cc:	f7ff ff8a 	bl	80092e4 <L_shift>
 80093d0:	4544      	cmp	r4, r8
 80093d2:	d936      	bls.n	8009442 <__hexnan+0x112>
 80093d4:	f1a8 0204 	sub.w	r2, r8, #4
 80093d8:	4623      	mov	r3, r4
 80093da:	f853 1b04 	ldr.w	r1, [r3], #4
 80093de:	f842 1f04 	str.w	r1, [r2, #4]!
 80093e2:	429f      	cmp	r7, r3
 80093e4:	d2f9      	bcs.n	80093da <__hexnan+0xaa>
 80093e6:	1b3b      	subs	r3, r7, r4
 80093e8:	f023 0303 	bic.w	r3, r3, #3
 80093ec:	3304      	adds	r3, #4
 80093ee:	3401      	adds	r4, #1
 80093f0:	3e03      	subs	r6, #3
 80093f2:	42b4      	cmp	r4, r6
 80093f4:	bf88      	it	hi
 80093f6:	2304      	movhi	r3, #4
 80093f8:	4443      	add	r3, r8
 80093fa:	2200      	movs	r2, #0
 80093fc:	f843 2b04 	str.w	r2, [r3], #4
 8009400:	429f      	cmp	r7, r3
 8009402:	d2fb      	bcs.n	80093fc <__hexnan+0xcc>
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	b91b      	cbnz	r3, 8009410 <__hexnan+0xe0>
 8009408:	4547      	cmp	r7, r8
 800940a:	d128      	bne.n	800945e <__hexnan+0x12e>
 800940c:	2301      	movs	r3, #1
 800940e:	603b      	str	r3, [r7, #0]
 8009410:	2005      	movs	r0, #5
 8009412:	b007      	add	sp, #28
 8009414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009418:	3501      	adds	r5, #1
 800941a:	2d08      	cmp	r5, #8
 800941c:	f10b 0b01 	add.w	fp, fp, #1
 8009420:	dd06      	ble.n	8009430 <__hexnan+0x100>
 8009422:	4544      	cmp	r4, r8
 8009424:	d9c1      	bls.n	80093aa <__hexnan+0x7a>
 8009426:	2300      	movs	r3, #0
 8009428:	f844 3c04 	str.w	r3, [r4, #-4]
 800942c:	2501      	movs	r5, #1
 800942e:	3c04      	subs	r4, #4
 8009430:	6822      	ldr	r2, [r4, #0]
 8009432:	f000 000f 	and.w	r0, r0, #15
 8009436:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800943a:	6020      	str	r0, [r4, #0]
 800943c:	e7b5      	b.n	80093aa <__hexnan+0x7a>
 800943e:	2508      	movs	r5, #8
 8009440:	e7b3      	b.n	80093aa <__hexnan+0x7a>
 8009442:	9b01      	ldr	r3, [sp, #4]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d0dd      	beq.n	8009404 <__hexnan+0xd4>
 8009448:	f1c3 0320 	rsb	r3, r3, #32
 800944c:	f04f 32ff 	mov.w	r2, #4294967295
 8009450:	40da      	lsrs	r2, r3
 8009452:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009456:	4013      	ands	r3, r2
 8009458:	f846 3c04 	str.w	r3, [r6, #-4]
 800945c:	e7d2      	b.n	8009404 <__hexnan+0xd4>
 800945e:	3f04      	subs	r7, #4
 8009460:	e7d0      	b.n	8009404 <__hexnan+0xd4>
 8009462:	2004      	movs	r0, #4
 8009464:	e7d5      	b.n	8009412 <__hexnan+0xe2>

08009466 <__ascii_mbtowc>:
 8009466:	b082      	sub	sp, #8
 8009468:	b901      	cbnz	r1, 800946c <__ascii_mbtowc+0x6>
 800946a:	a901      	add	r1, sp, #4
 800946c:	b142      	cbz	r2, 8009480 <__ascii_mbtowc+0x1a>
 800946e:	b14b      	cbz	r3, 8009484 <__ascii_mbtowc+0x1e>
 8009470:	7813      	ldrb	r3, [r2, #0]
 8009472:	600b      	str	r3, [r1, #0]
 8009474:	7812      	ldrb	r2, [r2, #0]
 8009476:	1e10      	subs	r0, r2, #0
 8009478:	bf18      	it	ne
 800947a:	2001      	movne	r0, #1
 800947c:	b002      	add	sp, #8
 800947e:	4770      	bx	lr
 8009480:	4610      	mov	r0, r2
 8009482:	e7fb      	b.n	800947c <__ascii_mbtowc+0x16>
 8009484:	f06f 0001 	mvn.w	r0, #1
 8009488:	e7f8      	b.n	800947c <__ascii_mbtowc+0x16>

0800948a <_realloc_r>:
 800948a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800948e:	4680      	mov	r8, r0
 8009490:	4615      	mov	r5, r2
 8009492:	460c      	mov	r4, r1
 8009494:	b921      	cbnz	r1, 80094a0 <_realloc_r+0x16>
 8009496:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800949a:	4611      	mov	r1, r2
 800949c:	f7fd be60 	b.w	8007160 <_malloc_r>
 80094a0:	b92a      	cbnz	r2, 80094ae <_realloc_r+0x24>
 80094a2:	f7fd fde9 	bl	8007078 <_free_r>
 80094a6:	2400      	movs	r4, #0
 80094a8:	4620      	mov	r0, r4
 80094aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094ae:	f000 f840 	bl	8009532 <_malloc_usable_size_r>
 80094b2:	4285      	cmp	r5, r0
 80094b4:	4606      	mov	r6, r0
 80094b6:	d802      	bhi.n	80094be <_realloc_r+0x34>
 80094b8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80094bc:	d8f4      	bhi.n	80094a8 <_realloc_r+0x1e>
 80094be:	4629      	mov	r1, r5
 80094c0:	4640      	mov	r0, r8
 80094c2:	f7fd fe4d 	bl	8007160 <_malloc_r>
 80094c6:	4607      	mov	r7, r0
 80094c8:	2800      	cmp	r0, #0
 80094ca:	d0ec      	beq.n	80094a6 <_realloc_r+0x1c>
 80094cc:	42b5      	cmp	r5, r6
 80094ce:	462a      	mov	r2, r5
 80094d0:	4621      	mov	r1, r4
 80094d2:	bf28      	it	cs
 80094d4:	4632      	movcs	r2, r6
 80094d6:	f7ff fc45 	bl	8008d64 <memcpy>
 80094da:	4621      	mov	r1, r4
 80094dc:	4640      	mov	r0, r8
 80094de:	f7fd fdcb 	bl	8007078 <_free_r>
 80094e2:	463c      	mov	r4, r7
 80094e4:	e7e0      	b.n	80094a8 <_realloc_r+0x1e>

080094e6 <__ascii_wctomb>:
 80094e6:	4603      	mov	r3, r0
 80094e8:	4608      	mov	r0, r1
 80094ea:	b141      	cbz	r1, 80094fe <__ascii_wctomb+0x18>
 80094ec:	2aff      	cmp	r2, #255	@ 0xff
 80094ee:	d904      	bls.n	80094fa <__ascii_wctomb+0x14>
 80094f0:	228a      	movs	r2, #138	@ 0x8a
 80094f2:	601a      	str	r2, [r3, #0]
 80094f4:	f04f 30ff 	mov.w	r0, #4294967295
 80094f8:	4770      	bx	lr
 80094fa:	700a      	strb	r2, [r1, #0]
 80094fc:	2001      	movs	r0, #1
 80094fe:	4770      	bx	lr

08009500 <fiprintf>:
 8009500:	b40e      	push	{r1, r2, r3}
 8009502:	b503      	push	{r0, r1, lr}
 8009504:	4601      	mov	r1, r0
 8009506:	ab03      	add	r3, sp, #12
 8009508:	4805      	ldr	r0, [pc, #20]	@ (8009520 <fiprintf+0x20>)
 800950a:	f853 2b04 	ldr.w	r2, [r3], #4
 800950e:	6800      	ldr	r0, [r0, #0]
 8009510:	9301      	str	r3, [sp, #4]
 8009512:	f000 f83f 	bl	8009594 <_vfiprintf_r>
 8009516:	b002      	add	sp, #8
 8009518:	f85d eb04 	ldr.w	lr, [sp], #4
 800951c:	b003      	add	sp, #12
 800951e:	4770      	bx	lr
 8009520:	20000028 	.word	0x20000028

08009524 <abort>:
 8009524:	b508      	push	{r3, lr}
 8009526:	2006      	movs	r0, #6
 8009528:	f000 fa08 	bl	800993c <raise>
 800952c:	2001      	movs	r0, #1
 800952e:	f7f8 fd50 	bl	8001fd2 <_exit>

08009532 <_malloc_usable_size_r>:
 8009532:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009536:	1f18      	subs	r0, r3, #4
 8009538:	2b00      	cmp	r3, #0
 800953a:	bfbc      	itt	lt
 800953c:	580b      	ldrlt	r3, [r1, r0]
 800953e:	18c0      	addlt	r0, r0, r3
 8009540:	4770      	bx	lr

08009542 <__sfputc_r>:
 8009542:	6893      	ldr	r3, [r2, #8]
 8009544:	3b01      	subs	r3, #1
 8009546:	2b00      	cmp	r3, #0
 8009548:	b410      	push	{r4}
 800954a:	6093      	str	r3, [r2, #8]
 800954c:	da08      	bge.n	8009560 <__sfputc_r+0x1e>
 800954e:	6994      	ldr	r4, [r2, #24]
 8009550:	42a3      	cmp	r3, r4
 8009552:	db01      	blt.n	8009558 <__sfputc_r+0x16>
 8009554:	290a      	cmp	r1, #10
 8009556:	d103      	bne.n	8009560 <__sfputc_r+0x1e>
 8009558:	f85d 4b04 	ldr.w	r4, [sp], #4
 800955c:	f000 b932 	b.w	80097c4 <__swbuf_r>
 8009560:	6813      	ldr	r3, [r2, #0]
 8009562:	1c58      	adds	r0, r3, #1
 8009564:	6010      	str	r0, [r2, #0]
 8009566:	7019      	strb	r1, [r3, #0]
 8009568:	4608      	mov	r0, r1
 800956a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800956e:	4770      	bx	lr

08009570 <__sfputs_r>:
 8009570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009572:	4606      	mov	r6, r0
 8009574:	460f      	mov	r7, r1
 8009576:	4614      	mov	r4, r2
 8009578:	18d5      	adds	r5, r2, r3
 800957a:	42ac      	cmp	r4, r5
 800957c:	d101      	bne.n	8009582 <__sfputs_r+0x12>
 800957e:	2000      	movs	r0, #0
 8009580:	e007      	b.n	8009592 <__sfputs_r+0x22>
 8009582:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009586:	463a      	mov	r2, r7
 8009588:	4630      	mov	r0, r6
 800958a:	f7ff ffda 	bl	8009542 <__sfputc_r>
 800958e:	1c43      	adds	r3, r0, #1
 8009590:	d1f3      	bne.n	800957a <__sfputs_r+0xa>
 8009592:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009594 <_vfiprintf_r>:
 8009594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009598:	460d      	mov	r5, r1
 800959a:	b09d      	sub	sp, #116	@ 0x74
 800959c:	4614      	mov	r4, r2
 800959e:	4698      	mov	r8, r3
 80095a0:	4606      	mov	r6, r0
 80095a2:	b118      	cbz	r0, 80095ac <_vfiprintf_r+0x18>
 80095a4:	6a03      	ldr	r3, [r0, #32]
 80095a6:	b90b      	cbnz	r3, 80095ac <_vfiprintf_r+0x18>
 80095a8:	f7fc fdfa 	bl	80061a0 <__sinit>
 80095ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80095ae:	07d9      	lsls	r1, r3, #31
 80095b0:	d405      	bmi.n	80095be <_vfiprintf_r+0x2a>
 80095b2:	89ab      	ldrh	r3, [r5, #12]
 80095b4:	059a      	lsls	r2, r3, #22
 80095b6:	d402      	bmi.n	80095be <_vfiprintf_r+0x2a>
 80095b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80095ba:	f7fc ff08 	bl	80063ce <__retarget_lock_acquire_recursive>
 80095be:	89ab      	ldrh	r3, [r5, #12]
 80095c0:	071b      	lsls	r3, r3, #28
 80095c2:	d501      	bpl.n	80095c8 <_vfiprintf_r+0x34>
 80095c4:	692b      	ldr	r3, [r5, #16]
 80095c6:	b99b      	cbnz	r3, 80095f0 <_vfiprintf_r+0x5c>
 80095c8:	4629      	mov	r1, r5
 80095ca:	4630      	mov	r0, r6
 80095cc:	f000 f938 	bl	8009840 <__swsetup_r>
 80095d0:	b170      	cbz	r0, 80095f0 <_vfiprintf_r+0x5c>
 80095d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80095d4:	07dc      	lsls	r4, r3, #31
 80095d6:	d504      	bpl.n	80095e2 <_vfiprintf_r+0x4e>
 80095d8:	f04f 30ff 	mov.w	r0, #4294967295
 80095dc:	b01d      	add	sp, #116	@ 0x74
 80095de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095e2:	89ab      	ldrh	r3, [r5, #12]
 80095e4:	0598      	lsls	r0, r3, #22
 80095e6:	d4f7      	bmi.n	80095d8 <_vfiprintf_r+0x44>
 80095e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80095ea:	f7fc fef1 	bl	80063d0 <__retarget_lock_release_recursive>
 80095ee:	e7f3      	b.n	80095d8 <_vfiprintf_r+0x44>
 80095f0:	2300      	movs	r3, #0
 80095f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80095f4:	2320      	movs	r3, #32
 80095f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80095fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80095fe:	2330      	movs	r3, #48	@ 0x30
 8009600:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80097b0 <_vfiprintf_r+0x21c>
 8009604:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009608:	f04f 0901 	mov.w	r9, #1
 800960c:	4623      	mov	r3, r4
 800960e:	469a      	mov	sl, r3
 8009610:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009614:	b10a      	cbz	r2, 800961a <_vfiprintf_r+0x86>
 8009616:	2a25      	cmp	r2, #37	@ 0x25
 8009618:	d1f9      	bne.n	800960e <_vfiprintf_r+0x7a>
 800961a:	ebba 0b04 	subs.w	fp, sl, r4
 800961e:	d00b      	beq.n	8009638 <_vfiprintf_r+0xa4>
 8009620:	465b      	mov	r3, fp
 8009622:	4622      	mov	r2, r4
 8009624:	4629      	mov	r1, r5
 8009626:	4630      	mov	r0, r6
 8009628:	f7ff ffa2 	bl	8009570 <__sfputs_r>
 800962c:	3001      	adds	r0, #1
 800962e:	f000 80a7 	beq.w	8009780 <_vfiprintf_r+0x1ec>
 8009632:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009634:	445a      	add	r2, fp
 8009636:	9209      	str	r2, [sp, #36]	@ 0x24
 8009638:	f89a 3000 	ldrb.w	r3, [sl]
 800963c:	2b00      	cmp	r3, #0
 800963e:	f000 809f 	beq.w	8009780 <_vfiprintf_r+0x1ec>
 8009642:	2300      	movs	r3, #0
 8009644:	f04f 32ff 	mov.w	r2, #4294967295
 8009648:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800964c:	f10a 0a01 	add.w	sl, sl, #1
 8009650:	9304      	str	r3, [sp, #16]
 8009652:	9307      	str	r3, [sp, #28]
 8009654:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009658:	931a      	str	r3, [sp, #104]	@ 0x68
 800965a:	4654      	mov	r4, sl
 800965c:	2205      	movs	r2, #5
 800965e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009662:	4853      	ldr	r0, [pc, #332]	@ (80097b0 <_vfiprintf_r+0x21c>)
 8009664:	f7f6 fdbc 	bl	80001e0 <memchr>
 8009668:	9a04      	ldr	r2, [sp, #16]
 800966a:	b9d8      	cbnz	r0, 80096a4 <_vfiprintf_r+0x110>
 800966c:	06d1      	lsls	r1, r2, #27
 800966e:	bf44      	itt	mi
 8009670:	2320      	movmi	r3, #32
 8009672:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009676:	0713      	lsls	r3, r2, #28
 8009678:	bf44      	itt	mi
 800967a:	232b      	movmi	r3, #43	@ 0x2b
 800967c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009680:	f89a 3000 	ldrb.w	r3, [sl]
 8009684:	2b2a      	cmp	r3, #42	@ 0x2a
 8009686:	d015      	beq.n	80096b4 <_vfiprintf_r+0x120>
 8009688:	9a07      	ldr	r2, [sp, #28]
 800968a:	4654      	mov	r4, sl
 800968c:	2000      	movs	r0, #0
 800968e:	f04f 0c0a 	mov.w	ip, #10
 8009692:	4621      	mov	r1, r4
 8009694:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009698:	3b30      	subs	r3, #48	@ 0x30
 800969a:	2b09      	cmp	r3, #9
 800969c:	d94b      	bls.n	8009736 <_vfiprintf_r+0x1a2>
 800969e:	b1b0      	cbz	r0, 80096ce <_vfiprintf_r+0x13a>
 80096a0:	9207      	str	r2, [sp, #28]
 80096a2:	e014      	b.n	80096ce <_vfiprintf_r+0x13a>
 80096a4:	eba0 0308 	sub.w	r3, r0, r8
 80096a8:	fa09 f303 	lsl.w	r3, r9, r3
 80096ac:	4313      	orrs	r3, r2
 80096ae:	9304      	str	r3, [sp, #16]
 80096b0:	46a2      	mov	sl, r4
 80096b2:	e7d2      	b.n	800965a <_vfiprintf_r+0xc6>
 80096b4:	9b03      	ldr	r3, [sp, #12]
 80096b6:	1d19      	adds	r1, r3, #4
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	9103      	str	r1, [sp, #12]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	bfbb      	ittet	lt
 80096c0:	425b      	neglt	r3, r3
 80096c2:	f042 0202 	orrlt.w	r2, r2, #2
 80096c6:	9307      	strge	r3, [sp, #28]
 80096c8:	9307      	strlt	r3, [sp, #28]
 80096ca:	bfb8      	it	lt
 80096cc:	9204      	strlt	r2, [sp, #16]
 80096ce:	7823      	ldrb	r3, [r4, #0]
 80096d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80096d2:	d10a      	bne.n	80096ea <_vfiprintf_r+0x156>
 80096d4:	7863      	ldrb	r3, [r4, #1]
 80096d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80096d8:	d132      	bne.n	8009740 <_vfiprintf_r+0x1ac>
 80096da:	9b03      	ldr	r3, [sp, #12]
 80096dc:	1d1a      	adds	r2, r3, #4
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	9203      	str	r2, [sp, #12]
 80096e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80096e6:	3402      	adds	r4, #2
 80096e8:	9305      	str	r3, [sp, #20]
 80096ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80097c0 <_vfiprintf_r+0x22c>
 80096ee:	7821      	ldrb	r1, [r4, #0]
 80096f0:	2203      	movs	r2, #3
 80096f2:	4650      	mov	r0, sl
 80096f4:	f7f6 fd74 	bl	80001e0 <memchr>
 80096f8:	b138      	cbz	r0, 800970a <_vfiprintf_r+0x176>
 80096fa:	9b04      	ldr	r3, [sp, #16]
 80096fc:	eba0 000a 	sub.w	r0, r0, sl
 8009700:	2240      	movs	r2, #64	@ 0x40
 8009702:	4082      	lsls	r2, r0
 8009704:	4313      	orrs	r3, r2
 8009706:	3401      	adds	r4, #1
 8009708:	9304      	str	r3, [sp, #16]
 800970a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800970e:	4829      	ldr	r0, [pc, #164]	@ (80097b4 <_vfiprintf_r+0x220>)
 8009710:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009714:	2206      	movs	r2, #6
 8009716:	f7f6 fd63 	bl	80001e0 <memchr>
 800971a:	2800      	cmp	r0, #0
 800971c:	d03f      	beq.n	800979e <_vfiprintf_r+0x20a>
 800971e:	4b26      	ldr	r3, [pc, #152]	@ (80097b8 <_vfiprintf_r+0x224>)
 8009720:	bb1b      	cbnz	r3, 800976a <_vfiprintf_r+0x1d6>
 8009722:	9b03      	ldr	r3, [sp, #12]
 8009724:	3307      	adds	r3, #7
 8009726:	f023 0307 	bic.w	r3, r3, #7
 800972a:	3308      	adds	r3, #8
 800972c:	9303      	str	r3, [sp, #12]
 800972e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009730:	443b      	add	r3, r7
 8009732:	9309      	str	r3, [sp, #36]	@ 0x24
 8009734:	e76a      	b.n	800960c <_vfiprintf_r+0x78>
 8009736:	fb0c 3202 	mla	r2, ip, r2, r3
 800973a:	460c      	mov	r4, r1
 800973c:	2001      	movs	r0, #1
 800973e:	e7a8      	b.n	8009692 <_vfiprintf_r+0xfe>
 8009740:	2300      	movs	r3, #0
 8009742:	3401      	adds	r4, #1
 8009744:	9305      	str	r3, [sp, #20]
 8009746:	4619      	mov	r1, r3
 8009748:	f04f 0c0a 	mov.w	ip, #10
 800974c:	4620      	mov	r0, r4
 800974e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009752:	3a30      	subs	r2, #48	@ 0x30
 8009754:	2a09      	cmp	r2, #9
 8009756:	d903      	bls.n	8009760 <_vfiprintf_r+0x1cc>
 8009758:	2b00      	cmp	r3, #0
 800975a:	d0c6      	beq.n	80096ea <_vfiprintf_r+0x156>
 800975c:	9105      	str	r1, [sp, #20]
 800975e:	e7c4      	b.n	80096ea <_vfiprintf_r+0x156>
 8009760:	fb0c 2101 	mla	r1, ip, r1, r2
 8009764:	4604      	mov	r4, r0
 8009766:	2301      	movs	r3, #1
 8009768:	e7f0      	b.n	800974c <_vfiprintf_r+0x1b8>
 800976a:	ab03      	add	r3, sp, #12
 800976c:	9300      	str	r3, [sp, #0]
 800976e:	462a      	mov	r2, r5
 8009770:	4b12      	ldr	r3, [pc, #72]	@ (80097bc <_vfiprintf_r+0x228>)
 8009772:	a904      	add	r1, sp, #16
 8009774:	4630      	mov	r0, r6
 8009776:	f7fb febb 	bl	80054f0 <_printf_float>
 800977a:	4607      	mov	r7, r0
 800977c:	1c78      	adds	r0, r7, #1
 800977e:	d1d6      	bne.n	800972e <_vfiprintf_r+0x19a>
 8009780:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009782:	07d9      	lsls	r1, r3, #31
 8009784:	d405      	bmi.n	8009792 <_vfiprintf_r+0x1fe>
 8009786:	89ab      	ldrh	r3, [r5, #12]
 8009788:	059a      	lsls	r2, r3, #22
 800978a:	d402      	bmi.n	8009792 <_vfiprintf_r+0x1fe>
 800978c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800978e:	f7fc fe1f 	bl	80063d0 <__retarget_lock_release_recursive>
 8009792:	89ab      	ldrh	r3, [r5, #12]
 8009794:	065b      	lsls	r3, r3, #25
 8009796:	f53f af1f 	bmi.w	80095d8 <_vfiprintf_r+0x44>
 800979a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800979c:	e71e      	b.n	80095dc <_vfiprintf_r+0x48>
 800979e:	ab03      	add	r3, sp, #12
 80097a0:	9300      	str	r3, [sp, #0]
 80097a2:	462a      	mov	r2, r5
 80097a4:	4b05      	ldr	r3, [pc, #20]	@ (80097bc <_vfiprintf_r+0x228>)
 80097a6:	a904      	add	r1, sp, #16
 80097a8:	4630      	mov	r0, r6
 80097aa:	f7fc f939 	bl	8005a20 <_printf_i>
 80097ae:	e7e4      	b.n	800977a <_vfiprintf_r+0x1e6>
 80097b0:	0800bb79 	.word	0x0800bb79
 80097b4:	0800bb83 	.word	0x0800bb83
 80097b8:	080054f1 	.word	0x080054f1
 80097bc:	08009571 	.word	0x08009571
 80097c0:	0800bb7f 	.word	0x0800bb7f

080097c4 <__swbuf_r>:
 80097c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097c6:	460e      	mov	r6, r1
 80097c8:	4614      	mov	r4, r2
 80097ca:	4605      	mov	r5, r0
 80097cc:	b118      	cbz	r0, 80097d6 <__swbuf_r+0x12>
 80097ce:	6a03      	ldr	r3, [r0, #32]
 80097d0:	b90b      	cbnz	r3, 80097d6 <__swbuf_r+0x12>
 80097d2:	f7fc fce5 	bl	80061a0 <__sinit>
 80097d6:	69a3      	ldr	r3, [r4, #24]
 80097d8:	60a3      	str	r3, [r4, #8]
 80097da:	89a3      	ldrh	r3, [r4, #12]
 80097dc:	071a      	lsls	r2, r3, #28
 80097de:	d501      	bpl.n	80097e4 <__swbuf_r+0x20>
 80097e0:	6923      	ldr	r3, [r4, #16]
 80097e2:	b943      	cbnz	r3, 80097f6 <__swbuf_r+0x32>
 80097e4:	4621      	mov	r1, r4
 80097e6:	4628      	mov	r0, r5
 80097e8:	f000 f82a 	bl	8009840 <__swsetup_r>
 80097ec:	b118      	cbz	r0, 80097f6 <__swbuf_r+0x32>
 80097ee:	f04f 37ff 	mov.w	r7, #4294967295
 80097f2:	4638      	mov	r0, r7
 80097f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097f6:	6823      	ldr	r3, [r4, #0]
 80097f8:	6922      	ldr	r2, [r4, #16]
 80097fa:	1a98      	subs	r0, r3, r2
 80097fc:	6963      	ldr	r3, [r4, #20]
 80097fe:	b2f6      	uxtb	r6, r6
 8009800:	4283      	cmp	r3, r0
 8009802:	4637      	mov	r7, r6
 8009804:	dc05      	bgt.n	8009812 <__swbuf_r+0x4e>
 8009806:	4621      	mov	r1, r4
 8009808:	4628      	mov	r0, r5
 800980a:	f7ff fa47 	bl	8008c9c <_fflush_r>
 800980e:	2800      	cmp	r0, #0
 8009810:	d1ed      	bne.n	80097ee <__swbuf_r+0x2a>
 8009812:	68a3      	ldr	r3, [r4, #8]
 8009814:	3b01      	subs	r3, #1
 8009816:	60a3      	str	r3, [r4, #8]
 8009818:	6823      	ldr	r3, [r4, #0]
 800981a:	1c5a      	adds	r2, r3, #1
 800981c:	6022      	str	r2, [r4, #0]
 800981e:	701e      	strb	r6, [r3, #0]
 8009820:	6962      	ldr	r2, [r4, #20]
 8009822:	1c43      	adds	r3, r0, #1
 8009824:	429a      	cmp	r2, r3
 8009826:	d004      	beq.n	8009832 <__swbuf_r+0x6e>
 8009828:	89a3      	ldrh	r3, [r4, #12]
 800982a:	07db      	lsls	r3, r3, #31
 800982c:	d5e1      	bpl.n	80097f2 <__swbuf_r+0x2e>
 800982e:	2e0a      	cmp	r6, #10
 8009830:	d1df      	bne.n	80097f2 <__swbuf_r+0x2e>
 8009832:	4621      	mov	r1, r4
 8009834:	4628      	mov	r0, r5
 8009836:	f7ff fa31 	bl	8008c9c <_fflush_r>
 800983a:	2800      	cmp	r0, #0
 800983c:	d0d9      	beq.n	80097f2 <__swbuf_r+0x2e>
 800983e:	e7d6      	b.n	80097ee <__swbuf_r+0x2a>

08009840 <__swsetup_r>:
 8009840:	b538      	push	{r3, r4, r5, lr}
 8009842:	4b29      	ldr	r3, [pc, #164]	@ (80098e8 <__swsetup_r+0xa8>)
 8009844:	4605      	mov	r5, r0
 8009846:	6818      	ldr	r0, [r3, #0]
 8009848:	460c      	mov	r4, r1
 800984a:	b118      	cbz	r0, 8009854 <__swsetup_r+0x14>
 800984c:	6a03      	ldr	r3, [r0, #32]
 800984e:	b90b      	cbnz	r3, 8009854 <__swsetup_r+0x14>
 8009850:	f7fc fca6 	bl	80061a0 <__sinit>
 8009854:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009858:	0719      	lsls	r1, r3, #28
 800985a:	d422      	bmi.n	80098a2 <__swsetup_r+0x62>
 800985c:	06da      	lsls	r2, r3, #27
 800985e:	d407      	bmi.n	8009870 <__swsetup_r+0x30>
 8009860:	2209      	movs	r2, #9
 8009862:	602a      	str	r2, [r5, #0]
 8009864:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009868:	81a3      	strh	r3, [r4, #12]
 800986a:	f04f 30ff 	mov.w	r0, #4294967295
 800986e:	e033      	b.n	80098d8 <__swsetup_r+0x98>
 8009870:	0758      	lsls	r0, r3, #29
 8009872:	d512      	bpl.n	800989a <__swsetup_r+0x5a>
 8009874:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009876:	b141      	cbz	r1, 800988a <__swsetup_r+0x4a>
 8009878:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800987c:	4299      	cmp	r1, r3
 800987e:	d002      	beq.n	8009886 <__swsetup_r+0x46>
 8009880:	4628      	mov	r0, r5
 8009882:	f7fd fbf9 	bl	8007078 <_free_r>
 8009886:	2300      	movs	r3, #0
 8009888:	6363      	str	r3, [r4, #52]	@ 0x34
 800988a:	89a3      	ldrh	r3, [r4, #12]
 800988c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009890:	81a3      	strh	r3, [r4, #12]
 8009892:	2300      	movs	r3, #0
 8009894:	6063      	str	r3, [r4, #4]
 8009896:	6923      	ldr	r3, [r4, #16]
 8009898:	6023      	str	r3, [r4, #0]
 800989a:	89a3      	ldrh	r3, [r4, #12]
 800989c:	f043 0308 	orr.w	r3, r3, #8
 80098a0:	81a3      	strh	r3, [r4, #12]
 80098a2:	6923      	ldr	r3, [r4, #16]
 80098a4:	b94b      	cbnz	r3, 80098ba <__swsetup_r+0x7a>
 80098a6:	89a3      	ldrh	r3, [r4, #12]
 80098a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80098ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098b0:	d003      	beq.n	80098ba <__swsetup_r+0x7a>
 80098b2:	4621      	mov	r1, r4
 80098b4:	4628      	mov	r0, r5
 80098b6:	f000 f883 	bl	80099c0 <__smakebuf_r>
 80098ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098be:	f013 0201 	ands.w	r2, r3, #1
 80098c2:	d00a      	beq.n	80098da <__swsetup_r+0x9a>
 80098c4:	2200      	movs	r2, #0
 80098c6:	60a2      	str	r2, [r4, #8]
 80098c8:	6962      	ldr	r2, [r4, #20]
 80098ca:	4252      	negs	r2, r2
 80098cc:	61a2      	str	r2, [r4, #24]
 80098ce:	6922      	ldr	r2, [r4, #16]
 80098d0:	b942      	cbnz	r2, 80098e4 <__swsetup_r+0xa4>
 80098d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80098d6:	d1c5      	bne.n	8009864 <__swsetup_r+0x24>
 80098d8:	bd38      	pop	{r3, r4, r5, pc}
 80098da:	0799      	lsls	r1, r3, #30
 80098dc:	bf58      	it	pl
 80098de:	6962      	ldrpl	r2, [r4, #20]
 80098e0:	60a2      	str	r2, [r4, #8]
 80098e2:	e7f4      	b.n	80098ce <__swsetup_r+0x8e>
 80098e4:	2000      	movs	r0, #0
 80098e6:	e7f7      	b.n	80098d8 <__swsetup_r+0x98>
 80098e8:	20000028 	.word	0x20000028

080098ec <_raise_r>:
 80098ec:	291f      	cmp	r1, #31
 80098ee:	b538      	push	{r3, r4, r5, lr}
 80098f0:	4605      	mov	r5, r0
 80098f2:	460c      	mov	r4, r1
 80098f4:	d904      	bls.n	8009900 <_raise_r+0x14>
 80098f6:	2316      	movs	r3, #22
 80098f8:	6003      	str	r3, [r0, #0]
 80098fa:	f04f 30ff 	mov.w	r0, #4294967295
 80098fe:	bd38      	pop	{r3, r4, r5, pc}
 8009900:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009902:	b112      	cbz	r2, 800990a <_raise_r+0x1e>
 8009904:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009908:	b94b      	cbnz	r3, 800991e <_raise_r+0x32>
 800990a:	4628      	mov	r0, r5
 800990c:	f000 f830 	bl	8009970 <_getpid_r>
 8009910:	4622      	mov	r2, r4
 8009912:	4601      	mov	r1, r0
 8009914:	4628      	mov	r0, r5
 8009916:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800991a:	f000 b817 	b.w	800994c <_kill_r>
 800991e:	2b01      	cmp	r3, #1
 8009920:	d00a      	beq.n	8009938 <_raise_r+0x4c>
 8009922:	1c59      	adds	r1, r3, #1
 8009924:	d103      	bne.n	800992e <_raise_r+0x42>
 8009926:	2316      	movs	r3, #22
 8009928:	6003      	str	r3, [r0, #0]
 800992a:	2001      	movs	r0, #1
 800992c:	e7e7      	b.n	80098fe <_raise_r+0x12>
 800992e:	2100      	movs	r1, #0
 8009930:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009934:	4620      	mov	r0, r4
 8009936:	4798      	blx	r3
 8009938:	2000      	movs	r0, #0
 800993a:	e7e0      	b.n	80098fe <_raise_r+0x12>

0800993c <raise>:
 800993c:	4b02      	ldr	r3, [pc, #8]	@ (8009948 <raise+0xc>)
 800993e:	4601      	mov	r1, r0
 8009940:	6818      	ldr	r0, [r3, #0]
 8009942:	f7ff bfd3 	b.w	80098ec <_raise_r>
 8009946:	bf00      	nop
 8009948:	20000028 	.word	0x20000028

0800994c <_kill_r>:
 800994c:	b538      	push	{r3, r4, r5, lr}
 800994e:	4d07      	ldr	r5, [pc, #28]	@ (800996c <_kill_r+0x20>)
 8009950:	2300      	movs	r3, #0
 8009952:	4604      	mov	r4, r0
 8009954:	4608      	mov	r0, r1
 8009956:	4611      	mov	r1, r2
 8009958:	602b      	str	r3, [r5, #0]
 800995a:	f7f8 fb2a 	bl	8001fb2 <_kill>
 800995e:	1c43      	adds	r3, r0, #1
 8009960:	d102      	bne.n	8009968 <_kill_r+0x1c>
 8009962:	682b      	ldr	r3, [r5, #0]
 8009964:	b103      	cbz	r3, 8009968 <_kill_r+0x1c>
 8009966:	6023      	str	r3, [r4, #0]
 8009968:	bd38      	pop	{r3, r4, r5, pc}
 800996a:	bf00      	nop
 800996c:	200004f8 	.word	0x200004f8

08009970 <_getpid_r>:
 8009970:	f7f8 bb17 	b.w	8001fa2 <_getpid>

08009974 <__swhatbuf_r>:
 8009974:	b570      	push	{r4, r5, r6, lr}
 8009976:	460c      	mov	r4, r1
 8009978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800997c:	2900      	cmp	r1, #0
 800997e:	b096      	sub	sp, #88	@ 0x58
 8009980:	4615      	mov	r5, r2
 8009982:	461e      	mov	r6, r3
 8009984:	da0d      	bge.n	80099a2 <__swhatbuf_r+0x2e>
 8009986:	89a3      	ldrh	r3, [r4, #12]
 8009988:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800998c:	f04f 0100 	mov.w	r1, #0
 8009990:	bf14      	ite	ne
 8009992:	2340      	movne	r3, #64	@ 0x40
 8009994:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009998:	2000      	movs	r0, #0
 800999a:	6031      	str	r1, [r6, #0]
 800999c:	602b      	str	r3, [r5, #0]
 800999e:	b016      	add	sp, #88	@ 0x58
 80099a0:	bd70      	pop	{r4, r5, r6, pc}
 80099a2:	466a      	mov	r2, sp
 80099a4:	f000 f848 	bl	8009a38 <_fstat_r>
 80099a8:	2800      	cmp	r0, #0
 80099aa:	dbec      	blt.n	8009986 <__swhatbuf_r+0x12>
 80099ac:	9901      	ldr	r1, [sp, #4]
 80099ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80099b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80099b6:	4259      	negs	r1, r3
 80099b8:	4159      	adcs	r1, r3
 80099ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80099be:	e7eb      	b.n	8009998 <__swhatbuf_r+0x24>

080099c0 <__smakebuf_r>:
 80099c0:	898b      	ldrh	r3, [r1, #12]
 80099c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099c4:	079d      	lsls	r5, r3, #30
 80099c6:	4606      	mov	r6, r0
 80099c8:	460c      	mov	r4, r1
 80099ca:	d507      	bpl.n	80099dc <__smakebuf_r+0x1c>
 80099cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80099d0:	6023      	str	r3, [r4, #0]
 80099d2:	6123      	str	r3, [r4, #16]
 80099d4:	2301      	movs	r3, #1
 80099d6:	6163      	str	r3, [r4, #20]
 80099d8:	b003      	add	sp, #12
 80099da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099dc:	ab01      	add	r3, sp, #4
 80099de:	466a      	mov	r2, sp
 80099e0:	f7ff ffc8 	bl	8009974 <__swhatbuf_r>
 80099e4:	9f00      	ldr	r7, [sp, #0]
 80099e6:	4605      	mov	r5, r0
 80099e8:	4639      	mov	r1, r7
 80099ea:	4630      	mov	r0, r6
 80099ec:	f7fd fbb8 	bl	8007160 <_malloc_r>
 80099f0:	b948      	cbnz	r0, 8009a06 <__smakebuf_r+0x46>
 80099f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099f6:	059a      	lsls	r2, r3, #22
 80099f8:	d4ee      	bmi.n	80099d8 <__smakebuf_r+0x18>
 80099fa:	f023 0303 	bic.w	r3, r3, #3
 80099fe:	f043 0302 	orr.w	r3, r3, #2
 8009a02:	81a3      	strh	r3, [r4, #12]
 8009a04:	e7e2      	b.n	80099cc <__smakebuf_r+0xc>
 8009a06:	89a3      	ldrh	r3, [r4, #12]
 8009a08:	6020      	str	r0, [r4, #0]
 8009a0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a0e:	81a3      	strh	r3, [r4, #12]
 8009a10:	9b01      	ldr	r3, [sp, #4]
 8009a12:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009a16:	b15b      	cbz	r3, 8009a30 <__smakebuf_r+0x70>
 8009a18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a1c:	4630      	mov	r0, r6
 8009a1e:	f000 f81d 	bl	8009a5c <_isatty_r>
 8009a22:	b128      	cbz	r0, 8009a30 <__smakebuf_r+0x70>
 8009a24:	89a3      	ldrh	r3, [r4, #12]
 8009a26:	f023 0303 	bic.w	r3, r3, #3
 8009a2a:	f043 0301 	orr.w	r3, r3, #1
 8009a2e:	81a3      	strh	r3, [r4, #12]
 8009a30:	89a3      	ldrh	r3, [r4, #12]
 8009a32:	431d      	orrs	r5, r3
 8009a34:	81a5      	strh	r5, [r4, #12]
 8009a36:	e7cf      	b.n	80099d8 <__smakebuf_r+0x18>

08009a38 <_fstat_r>:
 8009a38:	b538      	push	{r3, r4, r5, lr}
 8009a3a:	4d07      	ldr	r5, [pc, #28]	@ (8009a58 <_fstat_r+0x20>)
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	4604      	mov	r4, r0
 8009a40:	4608      	mov	r0, r1
 8009a42:	4611      	mov	r1, r2
 8009a44:	602b      	str	r3, [r5, #0]
 8009a46:	f7f8 fb14 	bl	8002072 <_fstat>
 8009a4a:	1c43      	adds	r3, r0, #1
 8009a4c:	d102      	bne.n	8009a54 <_fstat_r+0x1c>
 8009a4e:	682b      	ldr	r3, [r5, #0]
 8009a50:	b103      	cbz	r3, 8009a54 <_fstat_r+0x1c>
 8009a52:	6023      	str	r3, [r4, #0]
 8009a54:	bd38      	pop	{r3, r4, r5, pc}
 8009a56:	bf00      	nop
 8009a58:	200004f8 	.word	0x200004f8

08009a5c <_isatty_r>:
 8009a5c:	b538      	push	{r3, r4, r5, lr}
 8009a5e:	4d06      	ldr	r5, [pc, #24]	@ (8009a78 <_isatty_r+0x1c>)
 8009a60:	2300      	movs	r3, #0
 8009a62:	4604      	mov	r4, r0
 8009a64:	4608      	mov	r0, r1
 8009a66:	602b      	str	r3, [r5, #0]
 8009a68:	f7f8 fb13 	bl	8002092 <_isatty>
 8009a6c:	1c43      	adds	r3, r0, #1
 8009a6e:	d102      	bne.n	8009a76 <_isatty_r+0x1a>
 8009a70:	682b      	ldr	r3, [r5, #0]
 8009a72:	b103      	cbz	r3, 8009a76 <_isatty_r+0x1a>
 8009a74:	6023      	str	r3, [r4, #0]
 8009a76:	bd38      	pop	{r3, r4, r5, pc}
 8009a78:	200004f8 	.word	0x200004f8

08009a7c <atan2>:
 8009a7c:	f000 bd6c 	b.w	800a558 <__ieee754_atan2>

08009a80 <sqrt>:
 8009a80:	b538      	push	{r3, r4, r5, lr}
 8009a82:	ed2d 8b02 	vpush	{d8}
 8009a86:	ec55 4b10 	vmov	r4, r5, d0
 8009a8a:	f000 f901 	bl	8009c90 <__ieee754_sqrt>
 8009a8e:	4622      	mov	r2, r4
 8009a90:	462b      	mov	r3, r5
 8009a92:	4620      	mov	r0, r4
 8009a94:	4629      	mov	r1, r5
 8009a96:	eeb0 8a40 	vmov.f32	s16, s0
 8009a9a:	eef0 8a60 	vmov.f32	s17, s1
 8009a9e:	f7f7 f84d 	bl	8000b3c <__aeabi_dcmpun>
 8009aa2:	b990      	cbnz	r0, 8009aca <sqrt+0x4a>
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	4620      	mov	r0, r4
 8009aaa:	4629      	mov	r1, r5
 8009aac:	f7f7 f81e 	bl	8000aec <__aeabi_dcmplt>
 8009ab0:	b158      	cbz	r0, 8009aca <sqrt+0x4a>
 8009ab2:	f7fc fc61 	bl	8006378 <__errno>
 8009ab6:	2321      	movs	r3, #33	@ 0x21
 8009ab8:	6003      	str	r3, [r0, #0]
 8009aba:	2200      	movs	r2, #0
 8009abc:	2300      	movs	r3, #0
 8009abe:	4610      	mov	r0, r2
 8009ac0:	4619      	mov	r1, r3
 8009ac2:	f7f6 fecb 	bl	800085c <__aeabi_ddiv>
 8009ac6:	ec41 0b18 	vmov	d8, r0, r1
 8009aca:	eeb0 0a48 	vmov.f32	s0, s16
 8009ace:	eef0 0a68 	vmov.f32	s1, s17
 8009ad2:	ecbd 8b02 	vpop	{d8}
 8009ad6:	bd38      	pop	{r3, r4, r5, pc}

08009ad8 <cos>:
 8009ad8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009ada:	ec53 2b10 	vmov	r2, r3, d0
 8009ade:	4826      	ldr	r0, [pc, #152]	@ (8009b78 <cos+0xa0>)
 8009ae0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009ae4:	4281      	cmp	r1, r0
 8009ae6:	d806      	bhi.n	8009af6 <cos+0x1e>
 8009ae8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8009b70 <cos+0x98>
 8009aec:	b005      	add	sp, #20
 8009aee:	f85d eb04 	ldr.w	lr, [sp], #4
 8009af2:	f000 b9a9 	b.w	8009e48 <__kernel_cos>
 8009af6:	4821      	ldr	r0, [pc, #132]	@ (8009b7c <cos+0xa4>)
 8009af8:	4281      	cmp	r1, r0
 8009afa:	d908      	bls.n	8009b0e <cos+0x36>
 8009afc:	4610      	mov	r0, r2
 8009afe:	4619      	mov	r1, r3
 8009b00:	f7f6 fbca 	bl	8000298 <__aeabi_dsub>
 8009b04:	ec41 0b10 	vmov	d0, r0, r1
 8009b08:	b005      	add	sp, #20
 8009b0a:	f85d fb04 	ldr.w	pc, [sp], #4
 8009b0e:	4668      	mov	r0, sp
 8009b10:	f000 fdea 	bl	800a6e8 <__ieee754_rem_pio2>
 8009b14:	f000 0003 	and.w	r0, r0, #3
 8009b18:	2801      	cmp	r0, #1
 8009b1a:	d00b      	beq.n	8009b34 <cos+0x5c>
 8009b1c:	2802      	cmp	r0, #2
 8009b1e:	d015      	beq.n	8009b4c <cos+0x74>
 8009b20:	b9d8      	cbnz	r0, 8009b5a <cos+0x82>
 8009b22:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009b26:	ed9d 0b00 	vldr	d0, [sp]
 8009b2a:	f000 f98d 	bl	8009e48 <__kernel_cos>
 8009b2e:	ec51 0b10 	vmov	r0, r1, d0
 8009b32:	e7e7      	b.n	8009b04 <cos+0x2c>
 8009b34:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009b38:	ed9d 0b00 	vldr	d0, [sp]
 8009b3c:	f000 fa4c 	bl	8009fd8 <__kernel_sin>
 8009b40:	ec53 2b10 	vmov	r2, r3, d0
 8009b44:	4610      	mov	r0, r2
 8009b46:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8009b4a:	e7db      	b.n	8009b04 <cos+0x2c>
 8009b4c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009b50:	ed9d 0b00 	vldr	d0, [sp]
 8009b54:	f000 f978 	bl	8009e48 <__kernel_cos>
 8009b58:	e7f2      	b.n	8009b40 <cos+0x68>
 8009b5a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009b5e:	ed9d 0b00 	vldr	d0, [sp]
 8009b62:	2001      	movs	r0, #1
 8009b64:	f000 fa38 	bl	8009fd8 <__kernel_sin>
 8009b68:	e7e1      	b.n	8009b2e <cos+0x56>
 8009b6a:	bf00      	nop
 8009b6c:	f3af 8000 	nop.w
	...
 8009b78:	3fe921fb 	.word	0x3fe921fb
 8009b7c:	7fefffff 	.word	0x7fefffff

08009b80 <sin>:
 8009b80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b82:	ec53 2b10 	vmov	r2, r3, d0
 8009b86:	4826      	ldr	r0, [pc, #152]	@ (8009c20 <sin+0xa0>)
 8009b88:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009b8c:	4281      	cmp	r1, r0
 8009b8e:	d807      	bhi.n	8009ba0 <sin+0x20>
 8009b90:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8009c18 <sin+0x98>
 8009b94:	2000      	movs	r0, #0
 8009b96:	b005      	add	sp, #20
 8009b98:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b9c:	f000 ba1c 	b.w	8009fd8 <__kernel_sin>
 8009ba0:	4820      	ldr	r0, [pc, #128]	@ (8009c24 <sin+0xa4>)
 8009ba2:	4281      	cmp	r1, r0
 8009ba4:	d908      	bls.n	8009bb8 <sin+0x38>
 8009ba6:	4610      	mov	r0, r2
 8009ba8:	4619      	mov	r1, r3
 8009baa:	f7f6 fb75 	bl	8000298 <__aeabi_dsub>
 8009bae:	ec41 0b10 	vmov	d0, r0, r1
 8009bb2:	b005      	add	sp, #20
 8009bb4:	f85d fb04 	ldr.w	pc, [sp], #4
 8009bb8:	4668      	mov	r0, sp
 8009bba:	f000 fd95 	bl	800a6e8 <__ieee754_rem_pio2>
 8009bbe:	f000 0003 	and.w	r0, r0, #3
 8009bc2:	2801      	cmp	r0, #1
 8009bc4:	d00c      	beq.n	8009be0 <sin+0x60>
 8009bc6:	2802      	cmp	r0, #2
 8009bc8:	d011      	beq.n	8009bee <sin+0x6e>
 8009bca:	b9e8      	cbnz	r0, 8009c08 <sin+0x88>
 8009bcc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009bd0:	ed9d 0b00 	vldr	d0, [sp]
 8009bd4:	2001      	movs	r0, #1
 8009bd6:	f000 f9ff 	bl	8009fd8 <__kernel_sin>
 8009bda:	ec51 0b10 	vmov	r0, r1, d0
 8009bde:	e7e6      	b.n	8009bae <sin+0x2e>
 8009be0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009be4:	ed9d 0b00 	vldr	d0, [sp]
 8009be8:	f000 f92e 	bl	8009e48 <__kernel_cos>
 8009bec:	e7f5      	b.n	8009bda <sin+0x5a>
 8009bee:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009bf2:	ed9d 0b00 	vldr	d0, [sp]
 8009bf6:	2001      	movs	r0, #1
 8009bf8:	f000 f9ee 	bl	8009fd8 <__kernel_sin>
 8009bfc:	ec53 2b10 	vmov	r2, r3, d0
 8009c00:	4610      	mov	r0, r2
 8009c02:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8009c06:	e7d2      	b.n	8009bae <sin+0x2e>
 8009c08:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009c0c:	ed9d 0b00 	vldr	d0, [sp]
 8009c10:	f000 f91a 	bl	8009e48 <__kernel_cos>
 8009c14:	e7f2      	b.n	8009bfc <sin+0x7c>
 8009c16:	bf00      	nop
	...
 8009c20:	3fe921fb 	.word	0x3fe921fb
 8009c24:	7fefffff 	.word	0x7fefffff

08009c28 <tan>:
 8009c28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c2a:	ec53 2b10 	vmov	r2, r3, d0
 8009c2e:	4816      	ldr	r0, [pc, #88]	@ (8009c88 <tan+0x60>)
 8009c30:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009c34:	4281      	cmp	r1, r0
 8009c36:	d807      	bhi.n	8009c48 <tan+0x20>
 8009c38:	ed9f 1b11 	vldr	d1, [pc, #68]	@ 8009c80 <tan+0x58>
 8009c3c:	2001      	movs	r0, #1
 8009c3e:	b005      	add	sp, #20
 8009c40:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c44:	f000 ba84 	b.w	800a150 <__kernel_tan>
 8009c48:	4810      	ldr	r0, [pc, #64]	@ (8009c8c <tan+0x64>)
 8009c4a:	4281      	cmp	r1, r0
 8009c4c:	d908      	bls.n	8009c60 <tan+0x38>
 8009c4e:	4610      	mov	r0, r2
 8009c50:	4619      	mov	r1, r3
 8009c52:	f7f6 fb21 	bl	8000298 <__aeabi_dsub>
 8009c56:	ec41 0b10 	vmov	d0, r0, r1
 8009c5a:	b005      	add	sp, #20
 8009c5c:	f85d fb04 	ldr.w	pc, [sp], #4
 8009c60:	4668      	mov	r0, sp
 8009c62:	f000 fd41 	bl	800a6e8 <__ieee754_rem_pio2>
 8009c66:	0040      	lsls	r0, r0, #1
 8009c68:	f000 0002 	and.w	r0, r0, #2
 8009c6c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009c70:	ed9d 0b00 	vldr	d0, [sp]
 8009c74:	f1c0 0001 	rsb	r0, r0, #1
 8009c78:	f000 fa6a 	bl	800a150 <__kernel_tan>
 8009c7c:	e7ed      	b.n	8009c5a <tan+0x32>
 8009c7e:	bf00      	nop
	...
 8009c88:	3fe921fb 	.word	0x3fe921fb
 8009c8c:	7fefffff 	.word	0x7fefffff

08009c90 <__ieee754_sqrt>:
 8009c90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c94:	4a68      	ldr	r2, [pc, #416]	@ (8009e38 <__ieee754_sqrt+0x1a8>)
 8009c96:	ec55 4b10 	vmov	r4, r5, d0
 8009c9a:	43aa      	bics	r2, r5
 8009c9c:	462b      	mov	r3, r5
 8009c9e:	4621      	mov	r1, r4
 8009ca0:	d110      	bne.n	8009cc4 <__ieee754_sqrt+0x34>
 8009ca2:	4622      	mov	r2, r4
 8009ca4:	4620      	mov	r0, r4
 8009ca6:	4629      	mov	r1, r5
 8009ca8:	f7f6 fcae 	bl	8000608 <__aeabi_dmul>
 8009cac:	4602      	mov	r2, r0
 8009cae:	460b      	mov	r3, r1
 8009cb0:	4620      	mov	r0, r4
 8009cb2:	4629      	mov	r1, r5
 8009cb4:	f7f6 faf2 	bl	800029c <__adddf3>
 8009cb8:	4604      	mov	r4, r0
 8009cba:	460d      	mov	r5, r1
 8009cbc:	ec45 4b10 	vmov	d0, r4, r5
 8009cc0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cc4:	2d00      	cmp	r5, #0
 8009cc6:	dc0e      	bgt.n	8009ce6 <__ieee754_sqrt+0x56>
 8009cc8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009ccc:	4322      	orrs	r2, r4
 8009cce:	d0f5      	beq.n	8009cbc <__ieee754_sqrt+0x2c>
 8009cd0:	b19d      	cbz	r5, 8009cfa <__ieee754_sqrt+0x6a>
 8009cd2:	4622      	mov	r2, r4
 8009cd4:	4620      	mov	r0, r4
 8009cd6:	4629      	mov	r1, r5
 8009cd8:	f7f6 fade 	bl	8000298 <__aeabi_dsub>
 8009cdc:	4602      	mov	r2, r0
 8009cde:	460b      	mov	r3, r1
 8009ce0:	f7f6 fdbc 	bl	800085c <__aeabi_ddiv>
 8009ce4:	e7e8      	b.n	8009cb8 <__ieee754_sqrt+0x28>
 8009ce6:	152a      	asrs	r2, r5, #20
 8009ce8:	d115      	bne.n	8009d16 <__ieee754_sqrt+0x86>
 8009cea:	2000      	movs	r0, #0
 8009cec:	e009      	b.n	8009d02 <__ieee754_sqrt+0x72>
 8009cee:	0acb      	lsrs	r3, r1, #11
 8009cf0:	3a15      	subs	r2, #21
 8009cf2:	0549      	lsls	r1, r1, #21
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d0fa      	beq.n	8009cee <__ieee754_sqrt+0x5e>
 8009cf8:	e7f7      	b.n	8009cea <__ieee754_sqrt+0x5a>
 8009cfa:	462a      	mov	r2, r5
 8009cfc:	e7fa      	b.n	8009cf4 <__ieee754_sqrt+0x64>
 8009cfe:	005b      	lsls	r3, r3, #1
 8009d00:	3001      	adds	r0, #1
 8009d02:	02dc      	lsls	r4, r3, #11
 8009d04:	d5fb      	bpl.n	8009cfe <__ieee754_sqrt+0x6e>
 8009d06:	1e44      	subs	r4, r0, #1
 8009d08:	1b12      	subs	r2, r2, r4
 8009d0a:	f1c0 0420 	rsb	r4, r0, #32
 8009d0e:	fa21 f404 	lsr.w	r4, r1, r4
 8009d12:	4323      	orrs	r3, r4
 8009d14:	4081      	lsls	r1, r0
 8009d16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d1a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8009d1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009d22:	07d2      	lsls	r2, r2, #31
 8009d24:	bf5c      	itt	pl
 8009d26:	005b      	lslpl	r3, r3, #1
 8009d28:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8009d2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009d30:	bf58      	it	pl
 8009d32:	0049      	lslpl	r1, r1, #1
 8009d34:	2600      	movs	r6, #0
 8009d36:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8009d3a:	106d      	asrs	r5, r5, #1
 8009d3c:	0049      	lsls	r1, r1, #1
 8009d3e:	2016      	movs	r0, #22
 8009d40:	4632      	mov	r2, r6
 8009d42:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009d46:	1917      	adds	r7, r2, r4
 8009d48:	429f      	cmp	r7, r3
 8009d4a:	bfde      	ittt	le
 8009d4c:	193a      	addle	r2, r7, r4
 8009d4e:	1bdb      	suble	r3, r3, r7
 8009d50:	1936      	addle	r6, r6, r4
 8009d52:	0fcf      	lsrs	r7, r1, #31
 8009d54:	3801      	subs	r0, #1
 8009d56:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8009d5a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009d5e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009d62:	d1f0      	bne.n	8009d46 <__ieee754_sqrt+0xb6>
 8009d64:	4604      	mov	r4, r0
 8009d66:	2720      	movs	r7, #32
 8009d68:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009d6c:	429a      	cmp	r2, r3
 8009d6e:	eb00 0e0c 	add.w	lr, r0, ip
 8009d72:	db02      	blt.n	8009d7a <__ieee754_sqrt+0xea>
 8009d74:	d113      	bne.n	8009d9e <__ieee754_sqrt+0x10e>
 8009d76:	458e      	cmp	lr, r1
 8009d78:	d811      	bhi.n	8009d9e <__ieee754_sqrt+0x10e>
 8009d7a:	f1be 0f00 	cmp.w	lr, #0
 8009d7e:	eb0e 000c 	add.w	r0, lr, ip
 8009d82:	da42      	bge.n	8009e0a <__ieee754_sqrt+0x17a>
 8009d84:	2800      	cmp	r0, #0
 8009d86:	db40      	blt.n	8009e0a <__ieee754_sqrt+0x17a>
 8009d88:	f102 0801 	add.w	r8, r2, #1
 8009d8c:	1a9b      	subs	r3, r3, r2
 8009d8e:	458e      	cmp	lr, r1
 8009d90:	bf88      	it	hi
 8009d92:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009d96:	eba1 010e 	sub.w	r1, r1, lr
 8009d9a:	4464      	add	r4, ip
 8009d9c:	4642      	mov	r2, r8
 8009d9e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8009da2:	3f01      	subs	r7, #1
 8009da4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009da8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009dac:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009db0:	d1dc      	bne.n	8009d6c <__ieee754_sqrt+0xdc>
 8009db2:	4319      	orrs	r1, r3
 8009db4:	d01b      	beq.n	8009dee <__ieee754_sqrt+0x15e>
 8009db6:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8009e3c <__ieee754_sqrt+0x1ac>
 8009dba:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8009e40 <__ieee754_sqrt+0x1b0>
 8009dbe:	e9da 0100 	ldrd	r0, r1, [sl]
 8009dc2:	e9db 2300 	ldrd	r2, r3, [fp]
 8009dc6:	f7f6 fa67 	bl	8000298 <__aeabi_dsub>
 8009dca:	e9da 8900 	ldrd	r8, r9, [sl]
 8009dce:	4602      	mov	r2, r0
 8009dd0:	460b      	mov	r3, r1
 8009dd2:	4640      	mov	r0, r8
 8009dd4:	4649      	mov	r1, r9
 8009dd6:	f7f6 fe93 	bl	8000b00 <__aeabi_dcmple>
 8009dda:	b140      	cbz	r0, 8009dee <__ieee754_sqrt+0x15e>
 8009ddc:	f1b4 3fff 	cmp.w	r4, #4294967295
 8009de0:	e9da 0100 	ldrd	r0, r1, [sl]
 8009de4:	e9db 2300 	ldrd	r2, r3, [fp]
 8009de8:	d111      	bne.n	8009e0e <__ieee754_sqrt+0x17e>
 8009dea:	3601      	adds	r6, #1
 8009dec:	463c      	mov	r4, r7
 8009dee:	1072      	asrs	r2, r6, #1
 8009df0:	0863      	lsrs	r3, r4, #1
 8009df2:	07f1      	lsls	r1, r6, #31
 8009df4:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8009df8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8009dfc:	bf48      	it	mi
 8009dfe:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8009e02:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8009e06:	4618      	mov	r0, r3
 8009e08:	e756      	b.n	8009cb8 <__ieee754_sqrt+0x28>
 8009e0a:	4690      	mov	r8, r2
 8009e0c:	e7be      	b.n	8009d8c <__ieee754_sqrt+0xfc>
 8009e0e:	f7f6 fa45 	bl	800029c <__adddf3>
 8009e12:	e9da 8900 	ldrd	r8, r9, [sl]
 8009e16:	4602      	mov	r2, r0
 8009e18:	460b      	mov	r3, r1
 8009e1a:	4640      	mov	r0, r8
 8009e1c:	4649      	mov	r1, r9
 8009e1e:	f7f6 fe65 	bl	8000aec <__aeabi_dcmplt>
 8009e22:	b120      	cbz	r0, 8009e2e <__ieee754_sqrt+0x19e>
 8009e24:	1ca0      	adds	r0, r4, #2
 8009e26:	bf08      	it	eq
 8009e28:	3601      	addeq	r6, #1
 8009e2a:	3402      	adds	r4, #2
 8009e2c:	e7df      	b.n	8009dee <__ieee754_sqrt+0x15e>
 8009e2e:	1c63      	adds	r3, r4, #1
 8009e30:	f023 0401 	bic.w	r4, r3, #1
 8009e34:	e7db      	b.n	8009dee <__ieee754_sqrt+0x15e>
 8009e36:	bf00      	nop
 8009e38:	7ff00000 	.word	0x7ff00000
 8009e3c:	200001f0 	.word	0x200001f0
 8009e40:	200001e8 	.word	0x200001e8
 8009e44:	00000000 	.word	0x00000000

08009e48 <__kernel_cos>:
 8009e48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e4c:	ec57 6b10 	vmov	r6, r7, d0
 8009e50:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8009e54:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8009e58:	ed8d 1b00 	vstr	d1, [sp]
 8009e5c:	d206      	bcs.n	8009e6c <__kernel_cos+0x24>
 8009e5e:	4630      	mov	r0, r6
 8009e60:	4639      	mov	r1, r7
 8009e62:	f7f6 fe81 	bl	8000b68 <__aeabi_d2iz>
 8009e66:	2800      	cmp	r0, #0
 8009e68:	f000 8088 	beq.w	8009f7c <__kernel_cos+0x134>
 8009e6c:	4632      	mov	r2, r6
 8009e6e:	463b      	mov	r3, r7
 8009e70:	4630      	mov	r0, r6
 8009e72:	4639      	mov	r1, r7
 8009e74:	f7f6 fbc8 	bl	8000608 <__aeabi_dmul>
 8009e78:	4b51      	ldr	r3, [pc, #324]	@ (8009fc0 <__kernel_cos+0x178>)
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	4604      	mov	r4, r0
 8009e7e:	460d      	mov	r5, r1
 8009e80:	f7f6 fbc2 	bl	8000608 <__aeabi_dmul>
 8009e84:	a340      	add	r3, pc, #256	@ (adr r3, 8009f88 <__kernel_cos+0x140>)
 8009e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e8a:	4682      	mov	sl, r0
 8009e8c:	468b      	mov	fp, r1
 8009e8e:	4620      	mov	r0, r4
 8009e90:	4629      	mov	r1, r5
 8009e92:	f7f6 fbb9 	bl	8000608 <__aeabi_dmul>
 8009e96:	a33e      	add	r3, pc, #248	@ (adr r3, 8009f90 <__kernel_cos+0x148>)
 8009e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e9c:	f7f6 f9fe 	bl	800029c <__adddf3>
 8009ea0:	4622      	mov	r2, r4
 8009ea2:	462b      	mov	r3, r5
 8009ea4:	f7f6 fbb0 	bl	8000608 <__aeabi_dmul>
 8009ea8:	a33b      	add	r3, pc, #236	@ (adr r3, 8009f98 <__kernel_cos+0x150>)
 8009eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eae:	f7f6 f9f3 	bl	8000298 <__aeabi_dsub>
 8009eb2:	4622      	mov	r2, r4
 8009eb4:	462b      	mov	r3, r5
 8009eb6:	f7f6 fba7 	bl	8000608 <__aeabi_dmul>
 8009eba:	a339      	add	r3, pc, #228	@ (adr r3, 8009fa0 <__kernel_cos+0x158>)
 8009ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ec0:	f7f6 f9ec 	bl	800029c <__adddf3>
 8009ec4:	4622      	mov	r2, r4
 8009ec6:	462b      	mov	r3, r5
 8009ec8:	f7f6 fb9e 	bl	8000608 <__aeabi_dmul>
 8009ecc:	a336      	add	r3, pc, #216	@ (adr r3, 8009fa8 <__kernel_cos+0x160>)
 8009ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ed2:	f7f6 f9e1 	bl	8000298 <__aeabi_dsub>
 8009ed6:	4622      	mov	r2, r4
 8009ed8:	462b      	mov	r3, r5
 8009eda:	f7f6 fb95 	bl	8000608 <__aeabi_dmul>
 8009ede:	a334      	add	r3, pc, #208	@ (adr r3, 8009fb0 <__kernel_cos+0x168>)
 8009ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee4:	f7f6 f9da 	bl	800029c <__adddf3>
 8009ee8:	4622      	mov	r2, r4
 8009eea:	462b      	mov	r3, r5
 8009eec:	f7f6 fb8c 	bl	8000608 <__aeabi_dmul>
 8009ef0:	4622      	mov	r2, r4
 8009ef2:	462b      	mov	r3, r5
 8009ef4:	f7f6 fb88 	bl	8000608 <__aeabi_dmul>
 8009ef8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009efc:	4604      	mov	r4, r0
 8009efe:	460d      	mov	r5, r1
 8009f00:	4630      	mov	r0, r6
 8009f02:	4639      	mov	r1, r7
 8009f04:	f7f6 fb80 	bl	8000608 <__aeabi_dmul>
 8009f08:	460b      	mov	r3, r1
 8009f0a:	4602      	mov	r2, r0
 8009f0c:	4629      	mov	r1, r5
 8009f0e:	4620      	mov	r0, r4
 8009f10:	f7f6 f9c2 	bl	8000298 <__aeabi_dsub>
 8009f14:	4b2b      	ldr	r3, [pc, #172]	@ (8009fc4 <__kernel_cos+0x17c>)
 8009f16:	4598      	cmp	r8, r3
 8009f18:	4606      	mov	r6, r0
 8009f1a:	460f      	mov	r7, r1
 8009f1c:	d810      	bhi.n	8009f40 <__kernel_cos+0xf8>
 8009f1e:	4602      	mov	r2, r0
 8009f20:	460b      	mov	r3, r1
 8009f22:	4650      	mov	r0, sl
 8009f24:	4659      	mov	r1, fp
 8009f26:	f7f6 f9b7 	bl	8000298 <__aeabi_dsub>
 8009f2a:	460b      	mov	r3, r1
 8009f2c:	4926      	ldr	r1, [pc, #152]	@ (8009fc8 <__kernel_cos+0x180>)
 8009f2e:	4602      	mov	r2, r0
 8009f30:	2000      	movs	r0, #0
 8009f32:	f7f6 f9b1 	bl	8000298 <__aeabi_dsub>
 8009f36:	ec41 0b10 	vmov	d0, r0, r1
 8009f3a:	b003      	add	sp, #12
 8009f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f40:	4b22      	ldr	r3, [pc, #136]	@ (8009fcc <__kernel_cos+0x184>)
 8009f42:	4921      	ldr	r1, [pc, #132]	@ (8009fc8 <__kernel_cos+0x180>)
 8009f44:	4598      	cmp	r8, r3
 8009f46:	bf8c      	ite	hi
 8009f48:	4d21      	ldrhi	r5, [pc, #132]	@ (8009fd0 <__kernel_cos+0x188>)
 8009f4a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8009f4e:	2400      	movs	r4, #0
 8009f50:	4622      	mov	r2, r4
 8009f52:	462b      	mov	r3, r5
 8009f54:	2000      	movs	r0, #0
 8009f56:	f7f6 f99f 	bl	8000298 <__aeabi_dsub>
 8009f5a:	4622      	mov	r2, r4
 8009f5c:	4680      	mov	r8, r0
 8009f5e:	4689      	mov	r9, r1
 8009f60:	462b      	mov	r3, r5
 8009f62:	4650      	mov	r0, sl
 8009f64:	4659      	mov	r1, fp
 8009f66:	f7f6 f997 	bl	8000298 <__aeabi_dsub>
 8009f6a:	4632      	mov	r2, r6
 8009f6c:	463b      	mov	r3, r7
 8009f6e:	f7f6 f993 	bl	8000298 <__aeabi_dsub>
 8009f72:	4602      	mov	r2, r0
 8009f74:	460b      	mov	r3, r1
 8009f76:	4640      	mov	r0, r8
 8009f78:	4649      	mov	r1, r9
 8009f7a:	e7da      	b.n	8009f32 <__kernel_cos+0xea>
 8009f7c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8009fb8 <__kernel_cos+0x170>
 8009f80:	e7db      	b.n	8009f3a <__kernel_cos+0xf2>
 8009f82:	bf00      	nop
 8009f84:	f3af 8000 	nop.w
 8009f88:	be8838d4 	.word	0xbe8838d4
 8009f8c:	bda8fae9 	.word	0xbda8fae9
 8009f90:	bdb4b1c4 	.word	0xbdb4b1c4
 8009f94:	3e21ee9e 	.word	0x3e21ee9e
 8009f98:	809c52ad 	.word	0x809c52ad
 8009f9c:	3e927e4f 	.word	0x3e927e4f
 8009fa0:	19cb1590 	.word	0x19cb1590
 8009fa4:	3efa01a0 	.word	0x3efa01a0
 8009fa8:	16c15177 	.word	0x16c15177
 8009fac:	3f56c16c 	.word	0x3f56c16c
 8009fb0:	5555554c 	.word	0x5555554c
 8009fb4:	3fa55555 	.word	0x3fa55555
 8009fb8:	00000000 	.word	0x00000000
 8009fbc:	3ff00000 	.word	0x3ff00000
 8009fc0:	3fe00000 	.word	0x3fe00000
 8009fc4:	3fd33332 	.word	0x3fd33332
 8009fc8:	3ff00000 	.word	0x3ff00000
 8009fcc:	3fe90000 	.word	0x3fe90000
 8009fd0:	3fd20000 	.word	0x3fd20000
 8009fd4:	00000000 	.word	0x00000000

08009fd8 <__kernel_sin>:
 8009fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fdc:	ec55 4b10 	vmov	r4, r5, d0
 8009fe0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009fe4:	b085      	sub	sp, #20
 8009fe6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8009fea:	ed8d 1b02 	vstr	d1, [sp, #8]
 8009fee:	4680      	mov	r8, r0
 8009ff0:	d205      	bcs.n	8009ffe <__kernel_sin+0x26>
 8009ff2:	4620      	mov	r0, r4
 8009ff4:	4629      	mov	r1, r5
 8009ff6:	f7f6 fdb7 	bl	8000b68 <__aeabi_d2iz>
 8009ffa:	2800      	cmp	r0, #0
 8009ffc:	d052      	beq.n	800a0a4 <__kernel_sin+0xcc>
 8009ffe:	4622      	mov	r2, r4
 800a000:	462b      	mov	r3, r5
 800a002:	4620      	mov	r0, r4
 800a004:	4629      	mov	r1, r5
 800a006:	f7f6 faff 	bl	8000608 <__aeabi_dmul>
 800a00a:	4682      	mov	sl, r0
 800a00c:	468b      	mov	fp, r1
 800a00e:	4602      	mov	r2, r0
 800a010:	460b      	mov	r3, r1
 800a012:	4620      	mov	r0, r4
 800a014:	4629      	mov	r1, r5
 800a016:	f7f6 faf7 	bl	8000608 <__aeabi_dmul>
 800a01a:	a342      	add	r3, pc, #264	@ (adr r3, 800a124 <__kernel_sin+0x14c>)
 800a01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a020:	e9cd 0100 	strd	r0, r1, [sp]
 800a024:	4650      	mov	r0, sl
 800a026:	4659      	mov	r1, fp
 800a028:	f7f6 faee 	bl	8000608 <__aeabi_dmul>
 800a02c:	a33f      	add	r3, pc, #252	@ (adr r3, 800a12c <__kernel_sin+0x154>)
 800a02e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a032:	f7f6 f931 	bl	8000298 <__aeabi_dsub>
 800a036:	4652      	mov	r2, sl
 800a038:	465b      	mov	r3, fp
 800a03a:	f7f6 fae5 	bl	8000608 <__aeabi_dmul>
 800a03e:	a33d      	add	r3, pc, #244	@ (adr r3, 800a134 <__kernel_sin+0x15c>)
 800a040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a044:	f7f6 f92a 	bl	800029c <__adddf3>
 800a048:	4652      	mov	r2, sl
 800a04a:	465b      	mov	r3, fp
 800a04c:	f7f6 fadc 	bl	8000608 <__aeabi_dmul>
 800a050:	a33a      	add	r3, pc, #232	@ (adr r3, 800a13c <__kernel_sin+0x164>)
 800a052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a056:	f7f6 f91f 	bl	8000298 <__aeabi_dsub>
 800a05a:	4652      	mov	r2, sl
 800a05c:	465b      	mov	r3, fp
 800a05e:	f7f6 fad3 	bl	8000608 <__aeabi_dmul>
 800a062:	a338      	add	r3, pc, #224	@ (adr r3, 800a144 <__kernel_sin+0x16c>)
 800a064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a068:	f7f6 f918 	bl	800029c <__adddf3>
 800a06c:	4606      	mov	r6, r0
 800a06e:	460f      	mov	r7, r1
 800a070:	f1b8 0f00 	cmp.w	r8, #0
 800a074:	d11b      	bne.n	800a0ae <__kernel_sin+0xd6>
 800a076:	4602      	mov	r2, r0
 800a078:	460b      	mov	r3, r1
 800a07a:	4650      	mov	r0, sl
 800a07c:	4659      	mov	r1, fp
 800a07e:	f7f6 fac3 	bl	8000608 <__aeabi_dmul>
 800a082:	a325      	add	r3, pc, #148	@ (adr r3, 800a118 <__kernel_sin+0x140>)
 800a084:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a088:	f7f6 f906 	bl	8000298 <__aeabi_dsub>
 800a08c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a090:	f7f6 faba 	bl	8000608 <__aeabi_dmul>
 800a094:	4602      	mov	r2, r0
 800a096:	460b      	mov	r3, r1
 800a098:	4620      	mov	r0, r4
 800a09a:	4629      	mov	r1, r5
 800a09c:	f7f6 f8fe 	bl	800029c <__adddf3>
 800a0a0:	4604      	mov	r4, r0
 800a0a2:	460d      	mov	r5, r1
 800a0a4:	ec45 4b10 	vmov	d0, r4, r5
 800a0a8:	b005      	add	sp, #20
 800a0aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a0b2:	4b1b      	ldr	r3, [pc, #108]	@ (800a120 <__kernel_sin+0x148>)
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	f7f6 faa7 	bl	8000608 <__aeabi_dmul>
 800a0ba:	4632      	mov	r2, r6
 800a0bc:	4680      	mov	r8, r0
 800a0be:	4689      	mov	r9, r1
 800a0c0:	463b      	mov	r3, r7
 800a0c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a0c6:	f7f6 fa9f 	bl	8000608 <__aeabi_dmul>
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	4640      	mov	r0, r8
 800a0d0:	4649      	mov	r1, r9
 800a0d2:	f7f6 f8e1 	bl	8000298 <__aeabi_dsub>
 800a0d6:	4652      	mov	r2, sl
 800a0d8:	465b      	mov	r3, fp
 800a0da:	f7f6 fa95 	bl	8000608 <__aeabi_dmul>
 800a0de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0e2:	f7f6 f8d9 	bl	8000298 <__aeabi_dsub>
 800a0e6:	a30c      	add	r3, pc, #48	@ (adr r3, 800a118 <__kernel_sin+0x140>)
 800a0e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ec:	4606      	mov	r6, r0
 800a0ee:	460f      	mov	r7, r1
 800a0f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a0f4:	f7f6 fa88 	bl	8000608 <__aeabi_dmul>
 800a0f8:	4602      	mov	r2, r0
 800a0fa:	460b      	mov	r3, r1
 800a0fc:	4630      	mov	r0, r6
 800a0fe:	4639      	mov	r1, r7
 800a100:	f7f6 f8cc 	bl	800029c <__adddf3>
 800a104:	4602      	mov	r2, r0
 800a106:	460b      	mov	r3, r1
 800a108:	4620      	mov	r0, r4
 800a10a:	4629      	mov	r1, r5
 800a10c:	f7f6 f8c4 	bl	8000298 <__aeabi_dsub>
 800a110:	e7c6      	b.n	800a0a0 <__kernel_sin+0xc8>
 800a112:	bf00      	nop
 800a114:	f3af 8000 	nop.w
 800a118:	55555549 	.word	0x55555549
 800a11c:	3fc55555 	.word	0x3fc55555
 800a120:	3fe00000 	.word	0x3fe00000
 800a124:	5acfd57c 	.word	0x5acfd57c
 800a128:	3de5d93a 	.word	0x3de5d93a
 800a12c:	8a2b9ceb 	.word	0x8a2b9ceb
 800a130:	3e5ae5e6 	.word	0x3e5ae5e6
 800a134:	57b1fe7d 	.word	0x57b1fe7d
 800a138:	3ec71de3 	.word	0x3ec71de3
 800a13c:	19c161d5 	.word	0x19c161d5
 800a140:	3f2a01a0 	.word	0x3f2a01a0
 800a144:	1110f8a6 	.word	0x1110f8a6
 800a148:	3f811111 	.word	0x3f811111
 800a14c:	00000000 	.word	0x00000000

0800a150 <__kernel_tan>:
 800a150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a154:	ec5b ab10 	vmov	sl, fp, d0
 800a158:	4bdb      	ldr	r3, [pc, #876]	@ (800a4c8 <__kernel_tan+0x378>)
 800a15a:	b089      	sub	sp, #36	@ 0x24
 800a15c:	f02b 4700 	bic.w	r7, fp, #2147483648	@ 0x80000000
 800a160:	429f      	cmp	r7, r3
 800a162:	ec59 8b11 	vmov	r8, r9, d1
 800a166:	4606      	mov	r6, r0
 800a168:	f8cd b008 	str.w	fp, [sp, #8]
 800a16c:	d85d      	bhi.n	800a22a <__kernel_tan+0xda>
 800a16e:	4650      	mov	r0, sl
 800a170:	4659      	mov	r1, fp
 800a172:	f7f6 fcf9 	bl	8000b68 <__aeabi_d2iz>
 800a176:	4605      	mov	r5, r0
 800a178:	2800      	cmp	r0, #0
 800a17a:	d17c      	bne.n	800a276 <__kernel_tan+0x126>
 800a17c:	1c73      	adds	r3, r6, #1
 800a17e:	4652      	mov	r2, sl
 800a180:	4313      	orrs	r3, r2
 800a182:	433b      	orrs	r3, r7
 800a184:	d110      	bne.n	800a1a8 <__kernel_tan+0x58>
 800a186:	ec4b ab10 	vmov	d0, sl, fp
 800a18a:	f000 fe41 	bl	800ae10 <fabs>
 800a18e:	49cf      	ldr	r1, [pc, #828]	@ (800a4cc <__kernel_tan+0x37c>)
 800a190:	ec53 2b10 	vmov	r2, r3, d0
 800a194:	2000      	movs	r0, #0
 800a196:	f7f6 fb61 	bl	800085c <__aeabi_ddiv>
 800a19a:	4682      	mov	sl, r0
 800a19c:	468b      	mov	fp, r1
 800a19e:	ec4b ab10 	vmov	d0, sl, fp
 800a1a2:	b009      	add	sp, #36	@ 0x24
 800a1a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1a8:	2e01      	cmp	r6, #1
 800a1aa:	d0f8      	beq.n	800a19e <__kernel_tan+0x4e>
 800a1ac:	4642      	mov	r2, r8
 800a1ae:	464b      	mov	r3, r9
 800a1b0:	4650      	mov	r0, sl
 800a1b2:	4659      	mov	r1, fp
 800a1b4:	f7f6 f872 	bl	800029c <__adddf3>
 800a1b8:	4602      	mov	r2, r0
 800a1ba:	460b      	mov	r3, r1
 800a1bc:	460f      	mov	r7, r1
 800a1be:	2000      	movs	r0, #0
 800a1c0:	49c3      	ldr	r1, [pc, #780]	@ (800a4d0 <__kernel_tan+0x380>)
 800a1c2:	f7f6 fb4b 	bl	800085c <__aeabi_ddiv>
 800a1c6:	e9cd 0100 	strd	r0, r1, [sp]
 800a1ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1ce:	462e      	mov	r6, r5
 800a1d0:	4652      	mov	r2, sl
 800a1d2:	462c      	mov	r4, r5
 800a1d4:	4630      	mov	r0, r6
 800a1d6:	461d      	mov	r5, r3
 800a1d8:	4639      	mov	r1, r7
 800a1da:	465b      	mov	r3, fp
 800a1dc:	f7f6 f85c 	bl	8000298 <__aeabi_dsub>
 800a1e0:	4602      	mov	r2, r0
 800a1e2:	460b      	mov	r3, r1
 800a1e4:	4640      	mov	r0, r8
 800a1e6:	4649      	mov	r1, r9
 800a1e8:	f7f6 f856 	bl	8000298 <__aeabi_dsub>
 800a1ec:	4632      	mov	r2, r6
 800a1ee:	462b      	mov	r3, r5
 800a1f0:	f7f6 fa0a 	bl	8000608 <__aeabi_dmul>
 800a1f4:	4632      	mov	r2, r6
 800a1f6:	4682      	mov	sl, r0
 800a1f8:	468b      	mov	fp, r1
 800a1fa:	462b      	mov	r3, r5
 800a1fc:	4630      	mov	r0, r6
 800a1fe:	4639      	mov	r1, r7
 800a200:	f7f6 fa02 	bl	8000608 <__aeabi_dmul>
 800a204:	4bb1      	ldr	r3, [pc, #708]	@ (800a4cc <__kernel_tan+0x37c>)
 800a206:	2200      	movs	r2, #0
 800a208:	f7f6 f848 	bl	800029c <__adddf3>
 800a20c:	4602      	mov	r2, r0
 800a20e:	460b      	mov	r3, r1
 800a210:	4650      	mov	r0, sl
 800a212:	4659      	mov	r1, fp
 800a214:	f7f6 f842 	bl	800029c <__adddf3>
 800a218:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a21c:	f7f6 f9f4 	bl	8000608 <__aeabi_dmul>
 800a220:	4622      	mov	r2, r4
 800a222:	462b      	mov	r3, r5
 800a224:	f7f6 f83a 	bl	800029c <__adddf3>
 800a228:	e7b7      	b.n	800a19a <__kernel_tan+0x4a>
 800a22a:	4baa      	ldr	r3, [pc, #680]	@ (800a4d4 <__kernel_tan+0x384>)
 800a22c:	429f      	cmp	r7, r3
 800a22e:	d922      	bls.n	800a276 <__kernel_tan+0x126>
 800a230:	9b02      	ldr	r3, [sp, #8]
 800a232:	2b00      	cmp	r3, #0
 800a234:	da05      	bge.n	800a242 <__kernel_tan+0xf2>
 800a236:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a23a:	469b      	mov	fp, r3
 800a23c:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800a240:	4699      	mov	r9, r3
 800a242:	4652      	mov	r2, sl
 800a244:	465b      	mov	r3, fp
 800a246:	a182      	add	r1, pc, #520	@ (adr r1, 800a450 <__kernel_tan+0x300>)
 800a248:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a24c:	f7f6 f824 	bl	8000298 <__aeabi_dsub>
 800a250:	4642      	mov	r2, r8
 800a252:	464b      	mov	r3, r9
 800a254:	4604      	mov	r4, r0
 800a256:	460d      	mov	r5, r1
 800a258:	a17f      	add	r1, pc, #508	@ (adr r1, 800a458 <__kernel_tan+0x308>)
 800a25a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a25e:	f7f6 f81b 	bl	8000298 <__aeabi_dsub>
 800a262:	4622      	mov	r2, r4
 800a264:	462b      	mov	r3, r5
 800a266:	f7f6 f819 	bl	800029c <__adddf3>
 800a26a:	f04f 0800 	mov.w	r8, #0
 800a26e:	4682      	mov	sl, r0
 800a270:	468b      	mov	fp, r1
 800a272:	f04f 0900 	mov.w	r9, #0
 800a276:	4652      	mov	r2, sl
 800a278:	465b      	mov	r3, fp
 800a27a:	4650      	mov	r0, sl
 800a27c:	4659      	mov	r1, fp
 800a27e:	f7f6 f9c3 	bl	8000608 <__aeabi_dmul>
 800a282:	4602      	mov	r2, r0
 800a284:	460b      	mov	r3, r1
 800a286:	e9cd 2300 	strd	r2, r3, [sp]
 800a28a:	f7f6 f9bd 	bl	8000608 <__aeabi_dmul>
 800a28e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a292:	4604      	mov	r4, r0
 800a294:	460d      	mov	r5, r1
 800a296:	4650      	mov	r0, sl
 800a298:	4659      	mov	r1, fp
 800a29a:	f7f6 f9b5 	bl	8000608 <__aeabi_dmul>
 800a29e:	a370      	add	r3, pc, #448	@ (adr r3, 800a460 <__kernel_tan+0x310>)
 800a2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a2a8:	4620      	mov	r0, r4
 800a2aa:	4629      	mov	r1, r5
 800a2ac:	f7f6 f9ac 	bl	8000608 <__aeabi_dmul>
 800a2b0:	a36d      	add	r3, pc, #436	@ (adr r3, 800a468 <__kernel_tan+0x318>)
 800a2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b6:	f7f5 fff1 	bl	800029c <__adddf3>
 800a2ba:	4622      	mov	r2, r4
 800a2bc:	462b      	mov	r3, r5
 800a2be:	f7f6 f9a3 	bl	8000608 <__aeabi_dmul>
 800a2c2:	a36b      	add	r3, pc, #428	@ (adr r3, 800a470 <__kernel_tan+0x320>)
 800a2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2c8:	f7f5 ffe8 	bl	800029c <__adddf3>
 800a2cc:	4622      	mov	r2, r4
 800a2ce:	462b      	mov	r3, r5
 800a2d0:	f7f6 f99a 	bl	8000608 <__aeabi_dmul>
 800a2d4:	a368      	add	r3, pc, #416	@ (adr r3, 800a478 <__kernel_tan+0x328>)
 800a2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2da:	f7f5 ffdf 	bl	800029c <__adddf3>
 800a2de:	4622      	mov	r2, r4
 800a2e0:	462b      	mov	r3, r5
 800a2e2:	f7f6 f991 	bl	8000608 <__aeabi_dmul>
 800a2e6:	a366      	add	r3, pc, #408	@ (adr r3, 800a480 <__kernel_tan+0x330>)
 800a2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ec:	f7f5 ffd6 	bl	800029c <__adddf3>
 800a2f0:	4622      	mov	r2, r4
 800a2f2:	462b      	mov	r3, r5
 800a2f4:	f7f6 f988 	bl	8000608 <__aeabi_dmul>
 800a2f8:	a363      	add	r3, pc, #396	@ (adr r3, 800a488 <__kernel_tan+0x338>)
 800a2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2fe:	f7f5 ffcd 	bl	800029c <__adddf3>
 800a302:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a306:	f7f6 f97f 	bl	8000608 <__aeabi_dmul>
 800a30a:	a361      	add	r3, pc, #388	@ (adr r3, 800a490 <__kernel_tan+0x340>)
 800a30c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a310:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a314:	4620      	mov	r0, r4
 800a316:	4629      	mov	r1, r5
 800a318:	f7f6 f976 	bl	8000608 <__aeabi_dmul>
 800a31c:	a35e      	add	r3, pc, #376	@ (adr r3, 800a498 <__kernel_tan+0x348>)
 800a31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a322:	f7f5 ffbb 	bl	800029c <__adddf3>
 800a326:	4622      	mov	r2, r4
 800a328:	462b      	mov	r3, r5
 800a32a:	f7f6 f96d 	bl	8000608 <__aeabi_dmul>
 800a32e:	a35c      	add	r3, pc, #368	@ (adr r3, 800a4a0 <__kernel_tan+0x350>)
 800a330:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a334:	f7f5 ffb2 	bl	800029c <__adddf3>
 800a338:	4622      	mov	r2, r4
 800a33a:	462b      	mov	r3, r5
 800a33c:	f7f6 f964 	bl	8000608 <__aeabi_dmul>
 800a340:	a359      	add	r3, pc, #356	@ (adr r3, 800a4a8 <__kernel_tan+0x358>)
 800a342:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a346:	f7f5 ffa9 	bl	800029c <__adddf3>
 800a34a:	4622      	mov	r2, r4
 800a34c:	462b      	mov	r3, r5
 800a34e:	f7f6 f95b 	bl	8000608 <__aeabi_dmul>
 800a352:	a357      	add	r3, pc, #348	@ (adr r3, 800a4b0 <__kernel_tan+0x360>)
 800a354:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a358:	f7f5 ffa0 	bl	800029c <__adddf3>
 800a35c:	4622      	mov	r2, r4
 800a35e:	462b      	mov	r3, r5
 800a360:	f7f6 f952 	bl	8000608 <__aeabi_dmul>
 800a364:	a354      	add	r3, pc, #336	@ (adr r3, 800a4b8 <__kernel_tan+0x368>)
 800a366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a36a:	f7f5 ff97 	bl	800029c <__adddf3>
 800a36e:	4602      	mov	r2, r0
 800a370:	460b      	mov	r3, r1
 800a372:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a376:	f7f5 ff91 	bl	800029c <__adddf3>
 800a37a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a37e:	f7f6 f943 	bl	8000608 <__aeabi_dmul>
 800a382:	4642      	mov	r2, r8
 800a384:	464b      	mov	r3, r9
 800a386:	f7f5 ff89 	bl	800029c <__adddf3>
 800a38a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a38e:	f7f6 f93b 	bl	8000608 <__aeabi_dmul>
 800a392:	4642      	mov	r2, r8
 800a394:	464b      	mov	r3, r9
 800a396:	f7f5 ff81 	bl	800029c <__adddf3>
 800a39a:	a349      	add	r3, pc, #292	@ (adr r3, 800a4c0 <__kernel_tan+0x370>)
 800a39c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3a0:	4604      	mov	r4, r0
 800a3a2:	460d      	mov	r5, r1
 800a3a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a3a8:	f7f6 f92e 	bl	8000608 <__aeabi_dmul>
 800a3ac:	4622      	mov	r2, r4
 800a3ae:	462b      	mov	r3, r5
 800a3b0:	f7f5 ff74 	bl	800029c <__adddf3>
 800a3b4:	e9cd 0100 	strd	r0, r1, [sp]
 800a3b8:	460b      	mov	r3, r1
 800a3ba:	4602      	mov	r2, r0
 800a3bc:	4659      	mov	r1, fp
 800a3be:	4650      	mov	r0, sl
 800a3c0:	f7f5 ff6c 	bl	800029c <__adddf3>
 800a3c4:	4b43      	ldr	r3, [pc, #268]	@ (800a4d4 <__kernel_tan+0x384>)
 800a3c6:	429f      	cmp	r7, r3
 800a3c8:	4604      	mov	r4, r0
 800a3ca:	460d      	mov	r5, r1
 800a3cc:	f240 8084 	bls.w	800a4d8 <__kernel_tan+0x388>
 800a3d0:	4630      	mov	r0, r6
 800a3d2:	f7f6 f8af 	bl	8000534 <__aeabi_i2d>
 800a3d6:	4622      	mov	r2, r4
 800a3d8:	4680      	mov	r8, r0
 800a3da:	4689      	mov	r9, r1
 800a3dc:	462b      	mov	r3, r5
 800a3de:	4620      	mov	r0, r4
 800a3e0:	4629      	mov	r1, r5
 800a3e2:	f7f6 f911 	bl	8000608 <__aeabi_dmul>
 800a3e6:	4642      	mov	r2, r8
 800a3e8:	4606      	mov	r6, r0
 800a3ea:	460f      	mov	r7, r1
 800a3ec:	464b      	mov	r3, r9
 800a3ee:	4620      	mov	r0, r4
 800a3f0:	4629      	mov	r1, r5
 800a3f2:	f7f5 ff53 	bl	800029c <__adddf3>
 800a3f6:	4602      	mov	r2, r0
 800a3f8:	460b      	mov	r3, r1
 800a3fa:	4630      	mov	r0, r6
 800a3fc:	4639      	mov	r1, r7
 800a3fe:	f7f6 fa2d 	bl	800085c <__aeabi_ddiv>
 800a402:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a406:	f7f5 ff47 	bl	8000298 <__aeabi_dsub>
 800a40a:	4602      	mov	r2, r0
 800a40c:	460b      	mov	r3, r1
 800a40e:	4650      	mov	r0, sl
 800a410:	4659      	mov	r1, fp
 800a412:	f7f5 ff41 	bl	8000298 <__aeabi_dsub>
 800a416:	4602      	mov	r2, r0
 800a418:	460b      	mov	r3, r1
 800a41a:	f7f5 ff3f 	bl	800029c <__adddf3>
 800a41e:	4602      	mov	r2, r0
 800a420:	460b      	mov	r3, r1
 800a422:	4640      	mov	r0, r8
 800a424:	4649      	mov	r1, r9
 800a426:	f7f5 ff37 	bl	8000298 <__aeabi_dsub>
 800a42a:	9b02      	ldr	r3, [sp, #8]
 800a42c:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 800a430:	f00a 0a02 	and.w	sl, sl, #2
 800a434:	4604      	mov	r4, r0
 800a436:	f1ca 0001 	rsb	r0, sl, #1
 800a43a:	460d      	mov	r5, r1
 800a43c:	f7f6 f87a 	bl	8000534 <__aeabi_i2d>
 800a440:	4602      	mov	r2, r0
 800a442:	460b      	mov	r3, r1
 800a444:	4620      	mov	r0, r4
 800a446:	4629      	mov	r1, r5
 800a448:	f7f6 f8de 	bl	8000608 <__aeabi_dmul>
 800a44c:	e6a5      	b.n	800a19a <__kernel_tan+0x4a>
 800a44e:	bf00      	nop
 800a450:	54442d18 	.word	0x54442d18
 800a454:	3fe921fb 	.word	0x3fe921fb
 800a458:	33145c07 	.word	0x33145c07
 800a45c:	3c81a626 	.word	0x3c81a626
 800a460:	74bf7ad4 	.word	0x74bf7ad4
 800a464:	3efb2a70 	.word	0x3efb2a70
 800a468:	32f0a7e9 	.word	0x32f0a7e9
 800a46c:	3f12b80f 	.word	0x3f12b80f
 800a470:	1a8d1068 	.word	0x1a8d1068
 800a474:	3f3026f7 	.word	0x3f3026f7
 800a478:	fee08315 	.word	0xfee08315
 800a47c:	3f57dbc8 	.word	0x3f57dbc8
 800a480:	e96e8493 	.word	0xe96e8493
 800a484:	3f8226e3 	.word	0x3f8226e3
 800a488:	1bb341fe 	.word	0x1bb341fe
 800a48c:	3faba1ba 	.word	0x3faba1ba
 800a490:	db605373 	.word	0xdb605373
 800a494:	bef375cb 	.word	0xbef375cb
 800a498:	a03792a6 	.word	0xa03792a6
 800a49c:	3f147e88 	.word	0x3f147e88
 800a4a0:	f2f26501 	.word	0xf2f26501
 800a4a4:	3f4344d8 	.word	0x3f4344d8
 800a4a8:	c9560328 	.word	0xc9560328
 800a4ac:	3f6d6d22 	.word	0x3f6d6d22
 800a4b0:	8406d637 	.word	0x8406d637
 800a4b4:	3f9664f4 	.word	0x3f9664f4
 800a4b8:	1110fe7a 	.word	0x1110fe7a
 800a4bc:	3fc11111 	.word	0x3fc11111
 800a4c0:	55555563 	.word	0x55555563
 800a4c4:	3fd55555 	.word	0x3fd55555
 800a4c8:	3e2fffff 	.word	0x3e2fffff
 800a4cc:	3ff00000 	.word	0x3ff00000
 800a4d0:	bff00000 	.word	0xbff00000
 800a4d4:	3fe59427 	.word	0x3fe59427
 800a4d8:	2e01      	cmp	r6, #1
 800a4da:	d033      	beq.n	800a544 <__kernel_tan+0x3f4>
 800a4dc:	f04f 0800 	mov.w	r8, #0
 800a4e0:	4689      	mov	r9, r1
 800a4e2:	4602      	mov	r2, r0
 800a4e4:	460b      	mov	r3, r1
 800a4e6:	2000      	movs	r0, #0
 800a4e8:	4918      	ldr	r1, [pc, #96]	@ (800a54c <__kernel_tan+0x3fc>)
 800a4ea:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a4ee:	f7f6 f9b5 	bl	800085c <__aeabi_ddiv>
 800a4f2:	4652      	mov	r2, sl
 800a4f4:	460f      	mov	r7, r1
 800a4f6:	465b      	mov	r3, fp
 800a4f8:	4606      	mov	r6, r0
 800a4fa:	460d      	mov	r5, r1
 800a4fc:	4640      	mov	r0, r8
 800a4fe:	4649      	mov	r1, r9
 800a500:	f7f5 feca 	bl	8000298 <__aeabi_dsub>
 800a504:	4602      	mov	r2, r0
 800a506:	460b      	mov	r3, r1
 800a508:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a50c:	f7f5 fec4 	bl	8000298 <__aeabi_dsub>
 800a510:	4642      	mov	r2, r8
 800a512:	463b      	mov	r3, r7
 800a514:	f7f6 f878 	bl	8000608 <__aeabi_dmul>
 800a518:	4642      	mov	r2, r8
 800a51a:	4682      	mov	sl, r0
 800a51c:	468b      	mov	fp, r1
 800a51e:	463b      	mov	r3, r7
 800a520:	4640      	mov	r0, r8
 800a522:	4649      	mov	r1, r9
 800a524:	f7f6 f870 	bl	8000608 <__aeabi_dmul>
 800a528:	4b09      	ldr	r3, [pc, #36]	@ (800a550 <__kernel_tan+0x400>)
 800a52a:	2200      	movs	r2, #0
 800a52c:	f7f5 feb6 	bl	800029c <__adddf3>
 800a530:	4602      	mov	r2, r0
 800a532:	460b      	mov	r3, r1
 800a534:	4650      	mov	r0, sl
 800a536:	4659      	mov	r1, fp
 800a538:	f7f5 feb0 	bl	800029c <__adddf3>
 800a53c:	4644      	mov	r4, r8
 800a53e:	4632      	mov	r2, r6
 800a540:	463b      	mov	r3, r7
 800a542:	e66b      	b.n	800a21c <__kernel_tan+0xcc>
 800a544:	4682      	mov	sl, r0
 800a546:	468b      	mov	fp, r1
 800a548:	e629      	b.n	800a19e <__kernel_tan+0x4e>
 800a54a:	bf00      	nop
 800a54c:	bff00000 	.word	0xbff00000
 800a550:	3ff00000 	.word	0x3ff00000
 800a554:	00000000 	.word	0x00000000

0800a558 <__ieee754_atan2>:
 800a558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a55c:	ec57 6b11 	vmov	r6, r7, d1
 800a560:	4273      	negs	r3, r6
 800a562:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800a6e0 <__ieee754_atan2+0x188>
 800a566:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800a56a:	4333      	orrs	r3, r6
 800a56c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800a570:	4543      	cmp	r3, r8
 800a572:	ec51 0b10 	vmov	r0, r1, d0
 800a576:	4635      	mov	r5, r6
 800a578:	d809      	bhi.n	800a58e <__ieee754_atan2+0x36>
 800a57a:	4244      	negs	r4, r0
 800a57c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a580:	4304      	orrs	r4, r0
 800a582:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800a586:	4544      	cmp	r4, r8
 800a588:	468e      	mov	lr, r1
 800a58a:	4681      	mov	r9, r0
 800a58c:	d907      	bls.n	800a59e <__ieee754_atan2+0x46>
 800a58e:	4632      	mov	r2, r6
 800a590:	463b      	mov	r3, r7
 800a592:	f7f5 fe83 	bl	800029c <__adddf3>
 800a596:	ec41 0b10 	vmov	d0, r0, r1
 800a59a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a59e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800a5a2:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800a5a6:	4334      	orrs	r4, r6
 800a5a8:	d103      	bne.n	800a5b2 <__ieee754_atan2+0x5a>
 800a5aa:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5ae:	f000 ba97 	b.w	800aae0 <atan>
 800a5b2:	17bc      	asrs	r4, r7, #30
 800a5b4:	f004 0402 	and.w	r4, r4, #2
 800a5b8:	ea53 0909 	orrs.w	r9, r3, r9
 800a5bc:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800a5c0:	d107      	bne.n	800a5d2 <__ieee754_atan2+0x7a>
 800a5c2:	2c02      	cmp	r4, #2
 800a5c4:	d05f      	beq.n	800a686 <__ieee754_atan2+0x12e>
 800a5c6:	2c03      	cmp	r4, #3
 800a5c8:	d1e5      	bne.n	800a596 <__ieee754_atan2+0x3e>
 800a5ca:	a141      	add	r1, pc, #260	@ (adr r1, 800a6d0 <__ieee754_atan2+0x178>)
 800a5cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a5d0:	e7e1      	b.n	800a596 <__ieee754_atan2+0x3e>
 800a5d2:	4315      	orrs	r5, r2
 800a5d4:	d106      	bne.n	800a5e4 <__ieee754_atan2+0x8c>
 800a5d6:	f1be 0f00 	cmp.w	lr, #0
 800a5da:	da5f      	bge.n	800a69c <__ieee754_atan2+0x144>
 800a5dc:	a13e      	add	r1, pc, #248	@ (adr r1, 800a6d8 <__ieee754_atan2+0x180>)
 800a5de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a5e2:	e7d8      	b.n	800a596 <__ieee754_atan2+0x3e>
 800a5e4:	4542      	cmp	r2, r8
 800a5e6:	d10f      	bne.n	800a608 <__ieee754_atan2+0xb0>
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	f104 34ff 	add.w	r4, r4, #4294967295
 800a5ee:	d107      	bne.n	800a600 <__ieee754_atan2+0xa8>
 800a5f0:	2c02      	cmp	r4, #2
 800a5f2:	d84c      	bhi.n	800a68e <__ieee754_atan2+0x136>
 800a5f4:	4b34      	ldr	r3, [pc, #208]	@ (800a6c8 <__ieee754_atan2+0x170>)
 800a5f6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a5fa:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a5fe:	e7ca      	b.n	800a596 <__ieee754_atan2+0x3e>
 800a600:	2c02      	cmp	r4, #2
 800a602:	d848      	bhi.n	800a696 <__ieee754_atan2+0x13e>
 800a604:	4b31      	ldr	r3, [pc, #196]	@ (800a6cc <__ieee754_atan2+0x174>)
 800a606:	e7f6      	b.n	800a5f6 <__ieee754_atan2+0x9e>
 800a608:	4543      	cmp	r3, r8
 800a60a:	d0e4      	beq.n	800a5d6 <__ieee754_atan2+0x7e>
 800a60c:	1a9b      	subs	r3, r3, r2
 800a60e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800a612:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a616:	da1e      	bge.n	800a656 <__ieee754_atan2+0xfe>
 800a618:	2f00      	cmp	r7, #0
 800a61a:	da01      	bge.n	800a620 <__ieee754_atan2+0xc8>
 800a61c:	323c      	adds	r2, #60	@ 0x3c
 800a61e:	db1e      	blt.n	800a65e <__ieee754_atan2+0x106>
 800a620:	4632      	mov	r2, r6
 800a622:	463b      	mov	r3, r7
 800a624:	f7f6 f91a 	bl	800085c <__aeabi_ddiv>
 800a628:	ec41 0b10 	vmov	d0, r0, r1
 800a62c:	f000 fbf0 	bl	800ae10 <fabs>
 800a630:	f000 fa56 	bl	800aae0 <atan>
 800a634:	ec51 0b10 	vmov	r0, r1, d0
 800a638:	2c01      	cmp	r4, #1
 800a63a:	d013      	beq.n	800a664 <__ieee754_atan2+0x10c>
 800a63c:	2c02      	cmp	r4, #2
 800a63e:	d015      	beq.n	800a66c <__ieee754_atan2+0x114>
 800a640:	2c00      	cmp	r4, #0
 800a642:	d0a8      	beq.n	800a596 <__ieee754_atan2+0x3e>
 800a644:	a318      	add	r3, pc, #96	@ (adr r3, 800a6a8 <__ieee754_atan2+0x150>)
 800a646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a64a:	f7f5 fe25 	bl	8000298 <__aeabi_dsub>
 800a64e:	a318      	add	r3, pc, #96	@ (adr r3, 800a6b0 <__ieee754_atan2+0x158>)
 800a650:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a654:	e014      	b.n	800a680 <__ieee754_atan2+0x128>
 800a656:	a118      	add	r1, pc, #96	@ (adr r1, 800a6b8 <__ieee754_atan2+0x160>)
 800a658:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a65c:	e7ec      	b.n	800a638 <__ieee754_atan2+0xe0>
 800a65e:	2000      	movs	r0, #0
 800a660:	2100      	movs	r1, #0
 800a662:	e7e9      	b.n	800a638 <__ieee754_atan2+0xe0>
 800a664:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a668:	4619      	mov	r1, r3
 800a66a:	e794      	b.n	800a596 <__ieee754_atan2+0x3e>
 800a66c:	a30e      	add	r3, pc, #56	@ (adr r3, 800a6a8 <__ieee754_atan2+0x150>)
 800a66e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a672:	f7f5 fe11 	bl	8000298 <__aeabi_dsub>
 800a676:	4602      	mov	r2, r0
 800a678:	460b      	mov	r3, r1
 800a67a:	a10d      	add	r1, pc, #52	@ (adr r1, 800a6b0 <__ieee754_atan2+0x158>)
 800a67c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a680:	f7f5 fe0a 	bl	8000298 <__aeabi_dsub>
 800a684:	e787      	b.n	800a596 <__ieee754_atan2+0x3e>
 800a686:	a10a      	add	r1, pc, #40	@ (adr r1, 800a6b0 <__ieee754_atan2+0x158>)
 800a688:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a68c:	e783      	b.n	800a596 <__ieee754_atan2+0x3e>
 800a68e:	a10c      	add	r1, pc, #48	@ (adr r1, 800a6c0 <__ieee754_atan2+0x168>)
 800a690:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a694:	e77f      	b.n	800a596 <__ieee754_atan2+0x3e>
 800a696:	2000      	movs	r0, #0
 800a698:	2100      	movs	r1, #0
 800a69a:	e77c      	b.n	800a596 <__ieee754_atan2+0x3e>
 800a69c:	a106      	add	r1, pc, #24	@ (adr r1, 800a6b8 <__ieee754_atan2+0x160>)
 800a69e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6a2:	e778      	b.n	800a596 <__ieee754_atan2+0x3e>
 800a6a4:	f3af 8000 	nop.w
 800a6a8:	33145c07 	.word	0x33145c07
 800a6ac:	3ca1a626 	.word	0x3ca1a626
 800a6b0:	54442d18 	.word	0x54442d18
 800a6b4:	400921fb 	.word	0x400921fb
 800a6b8:	54442d18 	.word	0x54442d18
 800a6bc:	3ff921fb 	.word	0x3ff921fb
 800a6c0:	54442d18 	.word	0x54442d18
 800a6c4:	3fe921fb 	.word	0x3fe921fb
 800a6c8:	0800bc48 	.word	0x0800bc48
 800a6cc:	0800bc30 	.word	0x0800bc30
 800a6d0:	54442d18 	.word	0x54442d18
 800a6d4:	c00921fb 	.word	0xc00921fb
 800a6d8:	54442d18 	.word	0x54442d18
 800a6dc:	bff921fb 	.word	0xbff921fb
 800a6e0:	7ff00000 	.word	0x7ff00000
 800a6e4:	00000000 	.word	0x00000000

0800a6e8 <__ieee754_rem_pio2>:
 800a6e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6ec:	ec57 6b10 	vmov	r6, r7, d0
 800a6f0:	4bc5      	ldr	r3, [pc, #788]	@ (800aa08 <__ieee754_rem_pio2+0x320>)
 800a6f2:	b08d      	sub	sp, #52	@ 0x34
 800a6f4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800a6f8:	4598      	cmp	r8, r3
 800a6fa:	4604      	mov	r4, r0
 800a6fc:	9704      	str	r7, [sp, #16]
 800a6fe:	d807      	bhi.n	800a710 <__ieee754_rem_pio2+0x28>
 800a700:	2200      	movs	r2, #0
 800a702:	2300      	movs	r3, #0
 800a704:	ed80 0b00 	vstr	d0, [r0]
 800a708:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800a70c:	2500      	movs	r5, #0
 800a70e:	e028      	b.n	800a762 <__ieee754_rem_pio2+0x7a>
 800a710:	4bbe      	ldr	r3, [pc, #760]	@ (800aa0c <__ieee754_rem_pio2+0x324>)
 800a712:	4598      	cmp	r8, r3
 800a714:	d878      	bhi.n	800a808 <__ieee754_rem_pio2+0x120>
 800a716:	9b04      	ldr	r3, [sp, #16]
 800a718:	4dbd      	ldr	r5, [pc, #756]	@ (800aa10 <__ieee754_rem_pio2+0x328>)
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	4630      	mov	r0, r6
 800a71e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800a9d0 <__ieee754_rem_pio2+0x2e8>)
 800a720:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a724:	4639      	mov	r1, r7
 800a726:	dd38      	ble.n	800a79a <__ieee754_rem_pio2+0xb2>
 800a728:	f7f5 fdb6 	bl	8000298 <__aeabi_dsub>
 800a72c:	45a8      	cmp	r8, r5
 800a72e:	4606      	mov	r6, r0
 800a730:	460f      	mov	r7, r1
 800a732:	d01a      	beq.n	800a76a <__ieee754_rem_pio2+0x82>
 800a734:	a3a8      	add	r3, pc, #672	@ (adr r3, 800a9d8 <__ieee754_rem_pio2+0x2f0>)
 800a736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a73a:	f7f5 fdad 	bl	8000298 <__aeabi_dsub>
 800a73e:	4602      	mov	r2, r0
 800a740:	460b      	mov	r3, r1
 800a742:	4680      	mov	r8, r0
 800a744:	4689      	mov	r9, r1
 800a746:	4630      	mov	r0, r6
 800a748:	4639      	mov	r1, r7
 800a74a:	f7f5 fda5 	bl	8000298 <__aeabi_dsub>
 800a74e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800a9d8 <__ieee754_rem_pio2+0x2f0>)
 800a750:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a754:	f7f5 fda0 	bl	8000298 <__aeabi_dsub>
 800a758:	e9c4 8900 	strd	r8, r9, [r4]
 800a75c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a760:	2501      	movs	r5, #1
 800a762:	4628      	mov	r0, r5
 800a764:	b00d      	add	sp, #52	@ 0x34
 800a766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a76a:	a39d      	add	r3, pc, #628	@ (adr r3, 800a9e0 <__ieee754_rem_pio2+0x2f8>)
 800a76c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a770:	f7f5 fd92 	bl	8000298 <__aeabi_dsub>
 800a774:	a39c      	add	r3, pc, #624	@ (adr r3, 800a9e8 <__ieee754_rem_pio2+0x300>)
 800a776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a77a:	4606      	mov	r6, r0
 800a77c:	460f      	mov	r7, r1
 800a77e:	f7f5 fd8b 	bl	8000298 <__aeabi_dsub>
 800a782:	4602      	mov	r2, r0
 800a784:	460b      	mov	r3, r1
 800a786:	4680      	mov	r8, r0
 800a788:	4689      	mov	r9, r1
 800a78a:	4630      	mov	r0, r6
 800a78c:	4639      	mov	r1, r7
 800a78e:	f7f5 fd83 	bl	8000298 <__aeabi_dsub>
 800a792:	a395      	add	r3, pc, #596	@ (adr r3, 800a9e8 <__ieee754_rem_pio2+0x300>)
 800a794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a798:	e7dc      	b.n	800a754 <__ieee754_rem_pio2+0x6c>
 800a79a:	f7f5 fd7f 	bl	800029c <__adddf3>
 800a79e:	45a8      	cmp	r8, r5
 800a7a0:	4606      	mov	r6, r0
 800a7a2:	460f      	mov	r7, r1
 800a7a4:	d018      	beq.n	800a7d8 <__ieee754_rem_pio2+0xf0>
 800a7a6:	a38c      	add	r3, pc, #560	@ (adr r3, 800a9d8 <__ieee754_rem_pio2+0x2f0>)
 800a7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ac:	f7f5 fd76 	bl	800029c <__adddf3>
 800a7b0:	4602      	mov	r2, r0
 800a7b2:	460b      	mov	r3, r1
 800a7b4:	4680      	mov	r8, r0
 800a7b6:	4689      	mov	r9, r1
 800a7b8:	4630      	mov	r0, r6
 800a7ba:	4639      	mov	r1, r7
 800a7bc:	f7f5 fd6c 	bl	8000298 <__aeabi_dsub>
 800a7c0:	a385      	add	r3, pc, #532	@ (adr r3, 800a9d8 <__ieee754_rem_pio2+0x2f0>)
 800a7c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7c6:	f7f5 fd69 	bl	800029c <__adddf3>
 800a7ca:	f04f 35ff 	mov.w	r5, #4294967295
 800a7ce:	e9c4 8900 	strd	r8, r9, [r4]
 800a7d2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a7d6:	e7c4      	b.n	800a762 <__ieee754_rem_pio2+0x7a>
 800a7d8:	a381      	add	r3, pc, #516	@ (adr r3, 800a9e0 <__ieee754_rem_pio2+0x2f8>)
 800a7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7de:	f7f5 fd5d 	bl	800029c <__adddf3>
 800a7e2:	a381      	add	r3, pc, #516	@ (adr r3, 800a9e8 <__ieee754_rem_pio2+0x300>)
 800a7e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e8:	4606      	mov	r6, r0
 800a7ea:	460f      	mov	r7, r1
 800a7ec:	f7f5 fd56 	bl	800029c <__adddf3>
 800a7f0:	4602      	mov	r2, r0
 800a7f2:	460b      	mov	r3, r1
 800a7f4:	4680      	mov	r8, r0
 800a7f6:	4689      	mov	r9, r1
 800a7f8:	4630      	mov	r0, r6
 800a7fa:	4639      	mov	r1, r7
 800a7fc:	f7f5 fd4c 	bl	8000298 <__aeabi_dsub>
 800a800:	a379      	add	r3, pc, #484	@ (adr r3, 800a9e8 <__ieee754_rem_pio2+0x300>)
 800a802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a806:	e7de      	b.n	800a7c6 <__ieee754_rem_pio2+0xde>
 800a808:	4b82      	ldr	r3, [pc, #520]	@ (800aa14 <__ieee754_rem_pio2+0x32c>)
 800a80a:	4598      	cmp	r8, r3
 800a80c:	f200 80d1 	bhi.w	800a9b2 <__ieee754_rem_pio2+0x2ca>
 800a810:	f000 fafe 	bl	800ae10 <fabs>
 800a814:	ec57 6b10 	vmov	r6, r7, d0
 800a818:	a375      	add	r3, pc, #468	@ (adr r3, 800a9f0 <__ieee754_rem_pio2+0x308>)
 800a81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a81e:	4630      	mov	r0, r6
 800a820:	4639      	mov	r1, r7
 800a822:	f7f5 fef1 	bl	8000608 <__aeabi_dmul>
 800a826:	4b7c      	ldr	r3, [pc, #496]	@ (800aa18 <__ieee754_rem_pio2+0x330>)
 800a828:	2200      	movs	r2, #0
 800a82a:	f7f5 fd37 	bl	800029c <__adddf3>
 800a82e:	f7f6 f99b 	bl	8000b68 <__aeabi_d2iz>
 800a832:	4605      	mov	r5, r0
 800a834:	f7f5 fe7e 	bl	8000534 <__aeabi_i2d>
 800a838:	4602      	mov	r2, r0
 800a83a:	460b      	mov	r3, r1
 800a83c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a840:	a363      	add	r3, pc, #396	@ (adr r3, 800a9d0 <__ieee754_rem_pio2+0x2e8>)
 800a842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a846:	f7f5 fedf 	bl	8000608 <__aeabi_dmul>
 800a84a:	4602      	mov	r2, r0
 800a84c:	460b      	mov	r3, r1
 800a84e:	4630      	mov	r0, r6
 800a850:	4639      	mov	r1, r7
 800a852:	f7f5 fd21 	bl	8000298 <__aeabi_dsub>
 800a856:	a360      	add	r3, pc, #384	@ (adr r3, 800a9d8 <__ieee754_rem_pio2+0x2f0>)
 800a858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a85c:	4682      	mov	sl, r0
 800a85e:	468b      	mov	fp, r1
 800a860:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a864:	f7f5 fed0 	bl	8000608 <__aeabi_dmul>
 800a868:	2d1f      	cmp	r5, #31
 800a86a:	4606      	mov	r6, r0
 800a86c:	460f      	mov	r7, r1
 800a86e:	dc0c      	bgt.n	800a88a <__ieee754_rem_pio2+0x1a2>
 800a870:	4b6a      	ldr	r3, [pc, #424]	@ (800aa1c <__ieee754_rem_pio2+0x334>)
 800a872:	1e6a      	subs	r2, r5, #1
 800a874:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a878:	4543      	cmp	r3, r8
 800a87a:	d006      	beq.n	800a88a <__ieee754_rem_pio2+0x1a2>
 800a87c:	4632      	mov	r2, r6
 800a87e:	463b      	mov	r3, r7
 800a880:	4650      	mov	r0, sl
 800a882:	4659      	mov	r1, fp
 800a884:	f7f5 fd08 	bl	8000298 <__aeabi_dsub>
 800a888:	e00e      	b.n	800a8a8 <__ieee754_rem_pio2+0x1c0>
 800a88a:	463b      	mov	r3, r7
 800a88c:	4632      	mov	r2, r6
 800a88e:	4650      	mov	r0, sl
 800a890:	4659      	mov	r1, fp
 800a892:	f7f5 fd01 	bl	8000298 <__aeabi_dsub>
 800a896:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a89a:	9305      	str	r3, [sp, #20]
 800a89c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a8a0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800a8a4:	2b10      	cmp	r3, #16
 800a8a6:	dc02      	bgt.n	800a8ae <__ieee754_rem_pio2+0x1c6>
 800a8a8:	e9c4 0100 	strd	r0, r1, [r4]
 800a8ac:	e039      	b.n	800a922 <__ieee754_rem_pio2+0x23a>
 800a8ae:	a34c      	add	r3, pc, #304	@ (adr r3, 800a9e0 <__ieee754_rem_pio2+0x2f8>)
 800a8b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8b8:	f7f5 fea6 	bl	8000608 <__aeabi_dmul>
 800a8bc:	4606      	mov	r6, r0
 800a8be:	460f      	mov	r7, r1
 800a8c0:	4602      	mov	r2, r0
 800a8c2:	460b      	mov	r3, r1
 800a8c4:	4650      	mov	r0, sl
 800a8c6:	4659      	mov	r1, fp
 800a8c8:	f7f5 fce6 	bl	8000298 <__aeabi_dsub>
 800a8cc:	4602      	mov	r2, r0
 800a8ce:	460b      	mov	r3, r1
 800a8d0:	4680      	mov	r8, r0
 800a8d2:	4689      	mov	r9, r1
 800a8d4:	4650      	mov	r0, sl
 800a8d6:	4659      	mov	r1, fp
 800a8d8:	f7f5 fcde 	bl	8000298 <__aeabi_dsub>
 800a8dc:	4632      	mov	r2, r6
 800a8de:	463b      	mov	r3, r7
 800a8e0:	f7f5 fcda 	bl	8000298 <__aeabi_dsub>
 800a8e4:	a340      	add	r3, pc, #256	@ (adr r3, 800a9e8 <__ieee754_rem_pio2+0x300>)
 800a8e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ea:	4606      	mov	r6, r0
 800a8ec:	460f      	mov	r7, r1
 800a8ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8f2:	f7f5 fe89 	bl	8000608 <__aeabi_dmul>
 800a8f6:	4632      	mov	r2, r6
 800a8f8:	463b      	mov	r3, r7
 800a8fa:	f7f5 fccd 	bl	8000298 <__aeabi_dsub>
 800a8fe:	4602      	mov	r2, r0
 800a900:	460b      	mov	r3, r1
 800a902:	4606      	mov	r6, r0
 800a904:	460f      	mov	r7, r1
 800a906:	4640      	mov	r0, r8
 800a908:	4649      	mov	r1, r9
 800a90a:	f7f5 fcc5 	bl	8000298 <__aeabi_dsub>
 800a90e:	9a05      	ldr	r2, [sp, #20]
 800a910:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a914:	1ad3      	subs	r3, r2, r3
 800a916:	2b31      	cmp	r3, #49	@ 0x31
 800a918:	dc20      	bgt.n	800a95c <__ieee754_rem_pio2+0x274>
 800a91a:	e9c4 0100 	strd	r0, r1, [r4]
 800a91e:	46c2      	mov	sl, r8
 800a920:	46cb      	mov	fp, r9
 800a922:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a926:	4650      	mov	r0, sl
 800a928:	4642      	mov	r2, r8
 800a92a:	464b      	mov	r3, r9
 800a92c:	4659      	mov	r1, fp
 800a92e:	f7f5 fcb3 	bl	8000298 <__aeabi_dsub>
 800a932:	463b      	mov	r3, r7
 800a934:	4632      	mov	r2, r6
 800a936:	f7f5 fcaf 	bl	8000298 <__aeabi_dsub>
 800a93a:	9b04      	ldr	r3, [sp, #16]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a942:	f6bf af0e 	bge.w	800a762 <__ieee754_rem_pio2+0x7a>
 800a946:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800a94a:	6063      	str	r3, [r4, #4]
 800a94c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a950:	f8c4 8000 	str.w	r8, [r4]
 800a954:	60a0      	str	r0, [r4, #8]
 800a956:	60e3      	str	r3, [r4, #12]
 800a958:	426d      	negs	r5, r5
 800a95a:	e702      	b.n	800a762 <__ieee754_rem_pio2+0x7a>
 800a95c:	a326      	add	r3, pc, #152	@ (adr r3, 800a9f8 <__ieee754_rem_pio2+0x310>)
 800a95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a962:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a966:	f7f5 fe4f 	bl	8000608 <__aeabi_dmul>
 800a96a:	4606      	mov	r6, r0
 800a96c:	460f      	mov	r7, r1
 800a96e:	4602      	mov	r2, r0
 800a970:	460b      	mov	r3, r1
 800a972:	4640      	mov	r0, r8
 800a974:	4649      	mov	r1, r9
 800a976:	f7f5 fc8f 	bl	8000298 <__aeabi_dsub>
 800a97a:	4602      	mov	r2, r0
 800a97c:	460b      	mov	r3, r1
 800a97e:	4682      	mov	sl, r0
 800a980:	468b      	mov	fp, r1
 800a982:	4640      	mov	r0, r8
 800a984:	4649      	mov	r1, r9
 800a986:	f7f5 fc87 	bl	8000298 <__aeabi_dsub>
 800a98a:	4632      	mov	r2, r6
 800a98c:	463b      	mov	r3, r7
 800a98e:	f7f5 fc83 	bl	8000298 <__aeabi_dsub>
 800a992:	a31b      	add	r3, pc, #108	@ (adr r3, 800aa00 <__ieee754_rem_pio2+0x318>)
 800a994:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a998:	4606      	mov	r6, r0
 800a99a:	460f      	mov	r7, r1
 800a99c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9a0:	f7f5 fe32 	bl	8000608 <__aeabi_dmul>
 800a9a4:	4632      	mov	r2, r6
 800a9a6:	463b      	mov	r3, r7
 800a9a8:	f7f5 fc76 	bl	8000298 <__aeabi_dsub>
 800a9ac:	4606      	mov	r6, r0
 800a9ae:	460f      	mov	r7, r1
 800a9b0:	e764      	b.n	800a87c <__ieee754_rem_pio2+0x194>
 800a9b2:	4b1b      	ldr	r3, [pc, #108]	@ (800aa20 <__ieee754_rem_pio2+0x338>)
 800a9b4:	4598      	cmp	r8, r3
 800a9b6:	d935      	bls.n	800aa24 <__ieee754_rem_pio2+0x33c>
 800a9b8:	4632      	mov	r2, r6
 800a9ba:	463b      	mov	r3, r7
 800a9bc:	4630      	mov	r0, r6
 800a9be:	4639      	mov	r1, r7
 800a9c0:	f7f5 fc6a 	bl	8000298 <__aeabi_dsub>
 800a9c4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a9c8:	e9c4 0100 	strd	r0, r1, [r4]
 800a9cc:	e69e      	b.n	800a70c <__ieee754_rem_pio2+0x24>
 800a9ce:	bf00      	nop
 800a9d0:	54400000 	.word	0x54400000
 800a9d4:	3ff921fb 	.word	0x3ff921fb
 800a9d8:	1a626331 	.word	0x1a626331
 800a9dc:	3dd0b461 	.word	0x3dd0b461
 800a9e0:	1a600000 	.word	0x1a600000
 800a9e4:	3dd0b461 	.word	0x3dd0b461
 800a9e8:	2e037073 	.word	0x2e037073
 800a9ec:	3ba3198a 	.word	0x3ba3198a
 800a9f0:	6dc9c883 	.word	0x6dc9c883
 800a9f4:	3fe45f30 	.word	0x3fe45f30
 800a9f8:	2e000000 	.word	0x2e000000
 800a9fc:	3ba3198a 	.word	0x3ba3198a
 800aa00:	252049c1 	.word	0x252049c1
 800aa04:	397b839a 	.word	0x397b839a
 800aa08:	3fe921fb 	.word	0x3fe921fb
 800aa0c:	4002d97b 	.word	0x4002d97b
 800aa10:	3ff921fb 	.word	0x3ff921fb
 800aa14:	413921fb 	.word	0x413921fb
 800aa18:	3fe00000 	.word	0x3fe00000
 800aa1c:	0800bc60 	.word	0x0800bc60
 800aa20:	7fefffff 	.word	0x7fefffff
 800aa24:	ea4f 5528 	mov.w	r5, r8, asr #20
 800aa28:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800aa2c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800aa30:	4630      	mov	r0, r6
 800aa32:	460f      	mov	r7, r1
 800aa34:	f7f6 f898 	bl	8000b68 <__aeabi_d2iz>
 800aa38:	f7f5 fd7c 	bl	8000534 <__aeabi_i2d>
 800aa3c:	4602      	mov	r2, r0
 800aa3e:	460b      	mov	r3, r1
 800aa40:	4630      	mov	r0, r6
 800aa42:	4639      	mov	r1, r7
 800aa44:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800aa48:	f7f5 fc26 	bl	8000298 <__aeabi_dsub>
 800aa4c:	4b22      	ldr	r3, [pc, #136]	@ (800aad8 <__ieee754_rem_pio2+0x3f0>)
 800aa4e:	2200      	movs	r2, #0
 800aa50:	f7f5 fdda 	bl	8000608 <__aeabi_dmul>
 800aa54:	460f      	mov	r7, r1
 800aa56:	4606      	mov	r6, r0
 800aa58:	f7f6 f886 	bl	8000b68 <__aeabi_d2iz>
 800aa5c:	f7f5 fd6a 	bl	8000534 <__aeabi_i2d>
 800aa60:	4602      	mov	r2, r0
 800aa62:	460b      	mov	r3, r1
 800aa64:	4630      	mov	r0, r6
 800aa66:	4639      	mov	r1, r7
 800aa68:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800aa6c:	f7f5 fc14 	bl	8000298 <__aeabi_dsub>
 800aa70:	4b19      	ldr	r3, [pc, #100]	@ (800aad8 <__ieee754_rem_pio2+0x3f0>)
 800aa72:	2200      	movs	r2, #0
 800aa74:	f7f5 fdc8 	bl	8000608 <__aeabi_dmul>
 800aa78:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800aa7c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800aa80:	f04f 0803 	mov.w	r8, #3
 800aa84:	2600      	movs	r6, #0
 800aa86:	2700      	movs	r7, #0
 800aa88:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800aa8c:	4632      	mov	r2, r6
 800aa8e:	463b      	mov	r3, r7
 800aa90:	46c2      	mov	sl, r8
 800aa92:	f108 38ff 	add.w	r8, r8, #4294967295
 800aa96:	f7f6 f81f 	bl	8000ad8 <__aeabi_dcmpeq>
 800aa9a:	2800      	cmp	r0, #0
 800aa9c:	d1f4      	bne.n	800aa88 <__ieee754_rem_pio2+0x3a0>
 800aa9e:	4b0f      	ldr	r3, [pc, #60]	@ (800aadc <__ieee754_rem_pio2+0x3f4>)
 800aaa0:	9301      	str	r3, [sp, #4]
 800aaa2:	2302      	movs	r3, #2
 800aaa4:	9300      	str	r3, [sp, #0]
 800aaa6:	462a      	mov	r2, r5
 800aaa8:	4653      	mov	r3, sl
 800aaaa:	4621      	mov	r1, r4
 800aaac:	a806      	add	r0, sp, #24
 800aaae:	f000 f9b7 	bl	800ae20 <__kernel_rem_pio2>
 800aab2:	9b04      	ldr	r3, [sp, #16]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	4605      	mov	r5, r0
 800aab8:	f6bf ae53 	bge.w	800a762 <__ieee754_rem_pio2+0x7a>
 800aabc:	e9d4 2100 	ldrd	r2, r1, [r4]
 800aac0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800aac4:	e9c4 2300 	strd	r2, r3, [r4]
 800aac8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800aacc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800aad0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800aad4:	e740      	b.n	800a958 <__ieee754_rem_pio2+0x270>
 800aad6:	bf00      	nop
 800aad8:	41700000 	.word	0x41700000
 800aadc:	0800bce0 	.word	0x0800bce0

0800aae0 <atan>:
 800aae0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aae4:	ec55 4b10 	vmov	r4, r5, d0
 800aae8:	4bbf      	ldr	r3, [pc, #764]	@ (800ade8 <atan+0x308>)
 800aaea:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800aaee:	429e      	cmp	r6, r3
 800aaf0:	46ab      	mov	fp, r5
 800aaf2:	d918      	bls.n	800ab26 <atan+0x46>
 800aaf4:	4bbd      	ldr	r3, [pc, #756]	@ (800adec <atan+0x30c>)
 800aaf6:	429e      	cmp	r6, r3
 800aaf8:	d801      	bhi.n	800aafe <atan+0x1e>
 800aafa:	d109      	bne.n	800ab10 <atan+0x30>
 800aafc:	b144      	cbz	r4, 800ab10 <atan+0x30>
 800aafe:	4622      	mov	r2, r4
 800ab00:	462b      	mov	r3, r5
 800ab02:	4620      	mov	r0, r4
 800ab04:	4629      	mov	r1, r5
 800ab06:	f7f5 fbc9 	bl	800029c <__adddf3>
 800ab0a:	4604      	mov	r4, r0
 800ab0c:	460d      	mov	r5, r1
 800ab0e:	e006      	b.n	800ab1e <atan+0x3e>
 800ab10:	f1bb 0f00 	cmp.w	fp, #0
 800ab14:	f340 812b 	ble.w	800ad6e <atan+0x28e>
 800ab18:	a597      	add	r5, pc, #604	@ (adr r5, 800ad78 <atan+0x298>)
 800ab1a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ab1e:	ec45 4b10 	vmov	d0, r4, r5
 800ab22:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab26:	4bb2      	ldr	r3, [pc, #712]	@ (800adf0 <atan+0x310>)
 800ab28:	429e      	cmp	r6, r3
 800ab2a:	d813      	bhi.n	800ab54 <atan+0x74>
 800ab2c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800ab30:	429e      	cmp	r6, r3
 800ab32:	d80c      	bhi.n	800ab4e <atan+0x6e>
 800ab34:	a392      	add	r3, pc, #584	@ (adr r3, 800ad80 <atan+0x2a0>)
 800ab36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab3a:	4620      	mov	r0, r4
 800ab3c:	4629      	mov	r1, r5
 800ab3e:	f7f5 fbad 	bl	800029c <__adddf3>
 800ab42:	4bac      	ldr	r3, [pc, #688]	@ (800adf4 <atan+0x314>)
 800ab44:	2200      	movs	r2, #0
 800ab46:	f7f5 ffef 	bl	8000b28 <__aeabi_dcmpgt>
 800ab4a:	2800      	cmp	r0, #0
 800ab4c:	d1e7      	bne.n	800ab1e <atan+0x3e>
 800ab4e:	f04f 3aff 	mov.w	sl, #4294967295
 800ab52:	e029      	b.n	800aba8 <atan+0xc8>
 800ab54:	f000 f95c 	bl	800ae10 <fabs>
 800ab58:	4ba7      	ldr	r3, [pc, #668]	@ (800adf8 <atan+0x318>)
 800ab5a:	429e      	cmp	r6, r3
 800ab5c:	ec55 4b10 	vmov	r4, r5, d0
 800ab60:	f200 80bc 	bhi.w	800acdc <atan+0x1fc>
 800ab64:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800ab68:	429e      	cmp	r6, r3
 800ab6a:	f200 809e 	bhi.w	800acaa <atan+0x1ca>
 800ab6e:	4622      	mov	r2, r4
 800ab70:	462b      	mov	r3, r5
 800ab72:	4620      	mov	r0, r4
 800ab74:	4629      	mov	r1, r5
 800ab76:	f7f5 fb91 	bl	800029c <__adddf3>
 800ab7a:	4b9e      	ldr	r3, [pc, #632]	@ (800adf4 <atan+0x314>)
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	f7f5 fb8b 	bl	8000298 <__aeabi_dsub>
 800ab82:	2200      	movs	r2, #0
 800ab84:	4606      	mov	r6, r0
 800ab86:	460f      	mov	r7, r1
 800ab88:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ab8c:	4620      	mov	r0, r4
 800ab8e:	4629      	mov	r1, r5
 800ab90:	f7f5 fb84 	bl	800029c <__adddf3>
 800ab94:	4602      	mov	r2, r0
 800ab96:	460b      	mov	r3, r1
 800ab98:	4630      	mov	r0, r6
 800ab9a:	4639      	mov	r1, r7
 800ab9c:	f7f5 fe5e 	bl	800085c <__aeabi_ddiv>
 800aba0:	f04f 0a00 	mov.w	sl, #0
 800aba4:	4604      	mov	r4, r0
 800aba6:	460d      	mov	r5, r1
 800aba8:	4622      	mov	r2, r4
 800abaa:	462b      	mov	r3, r5
 800abac:	4620      	mov	r0, r4
 800abae:	4629      	mov	r1, r5
 800abb0:	f7f5 fd2a 	bl	8000608 <__aeabi_dmul>
 800abb4:	4602      	mov	r2, r0
 800abb6:	460b      	mov	r3, r1
 800abb8:	4680      	mov	r8, r0
 800abba:	4689      	mov	r9, r1
 800abbc:	f7f5 fd24 	bl	8000608 <__aeabi_dmul>
 800abc0:	a371      	add	r3, pc, #452	@ (adr r3, 800ad88 <atan+0x2a8>)
 800abc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abc6:	4606      	mov	r6, r0
 800abc8:	460f      	mov	r7, r1
 800abca:	f7f5 fd1d 	bl	8000608 <__aeabi_dmul>
 800abce:	a370      	add	r3, pc, #448	@ (adr r3, 800ad90 <atan+0x2b0>)
 800abd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abd4:	f7f5 fb62 	bl	800029c <__adddf3>
 800abd8:	4632      	mov	r2, r6
 800abda:	463b      	mov	r3, r7
 800abdc:	f7f5 fd14 	bl	8000608 <__aeabi_dmul>
 800abe0:	a36d      	add	r3, pc, #436	@ (adr r3, 800ad98 <atan+0x2b8>)
 800abe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abe6:	f7f5 fb59 	bl	800029c <__adddf3>
 800abea:	4632      	mov	r2, r6
 800abec:	463b      	mov	r3, r7
 800abee:	f7f5 fd0b 	bl	8000608 <__aeabi_dmul>
 800abf2:	a36b      	add	r3, pc, #428	@ (adr r3, 800ada0 <atan+0x2c0>)
 800abf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abf8:	f7f5 fb50 	bl	800029c <__adddf3>
 800abfc:	4632      	mov	r2, r6
 800abfe:	463b      	mov	r3, r7
 800ac00:	f7f5 fd02 	bl	8000608 <__aeabi_dmul>
 800ac04:	a368      	add	r3, pc, #416	@ (adr r3, 800ada8 <atan+0x2c8>)
 800ac06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac0a:	f7f5 fb47 	bl	800029c <__adddf3>
 800ac0e:	4632      	mov	r2, r6
 800ac10:	463b      	mov	r3, r7
 800ac12:	f7f5 fcf9 	bl	8000608 <__aeabi_dmul>
 800ac16:	a366      	add	r3, pc, #408	@ (adr r3, 800adb0 <atan+0x2d0>)
 800ac18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac1c:	f7f5 fb3e 	bl	800029c <__adddf3>
 800ac20:	4642      	mov	r2, r8
 800ac22:	464b      	mov	r3, r9
 800ac24:	f7f5 fcf0 	bl	8000608 <__aeabi_dmul>
 800ac28:	a363      	add	r3, pc, #396	@ (adr r3, 800adb8 <atan+0x2d8>)
 800ac2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac2e:	4680      	mov	r8, r0
 800ac30:	4689      	mov	r9, r1
 800ac32:	4630      	mov	r0, r6
 800ac34:	4639      	mov	r1, r7
 800ac36:	f7f5 fce7 	bl	8000608 <__aeabi_dmul>
 800ac3a:	a361      	add	r3, pc, #388	@ (adr r3, 800adc0 <atan+0x2e0>)
 800ac3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac40:	f7f5 fb2a 	bl	8000298 <__aeabi_dsub>
 800ac44:	4632      	mov	r2, r6
 800ac46:	463b      	mov	r3, r7
 800ac48:	f7f5 fcde 	bl	8000608 <__aeabi_dmul>
 800ac4c:	a35e      	add	r3, pc, #376	@ (adr r3, 800adc8 <atan+0x2e8>)
 800ac4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac52:	f7f5 fb21 	bl	8000298 <__aeabi_dsub>
 800ac56:	4632      	mov	r2, r6
 800ac58:	463b      	mov	r3, r7
 800ac5a:	f7f5 fcd5 	bl	8000608 <__aeabi_dmul>
 800ac5e:	a35c      	add	r3, pc, #368	@ (adr r3, 800add0 <atan+0x2f0>)
 800ac60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac64:	f7f5 fb18 	bl	8000298 <__aeabi_dsub>
 800ac68:	4632      	mov	r2, r6
 800ac6a:	463b      	mov	r3, r7
 800ac6c:	f7f5 fccc 	bl	8000608 <__aeabi_dmul>
 800ac70:	a359      	add	r3, pc, #356	@ (adr r3, 800add8 <atan+0x2f8>)
 800ac72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac76:	f7f5 fb0f 	bl	8000298 <__aeabi_dsub>
 800ac7a:	4632      	mov	r2, r6
 800ac7c:	463b      	mov	r3, r7
 800ac7e:	f7f5 fcc3 	bl	8000608 <__aeabi_dmul>
 800ac82:	4602      	mov	r2, r0
 800ac84:	460b      	mov	r3, r1
 800ac86:	4640      	mov	r0, r8
 800ac88:	4649      	mov	r1, r9
 800ac8a:	f7f5 fb07 	bl	800029c <__adddf3>
 800ac8e:	4622      	mov	r2, r4
 800ac90:	462b      	mov	r3, r5
 800ac92:	f7f5 fcb9 	bl	8000608 <__aeabi_dmul>
 800ac96:	f1ba 3fff 	cmp.w	sl, #4294967295
 800ac9a:	4602      	mov	r2, r0
 800ac9c:	460b      	mov	r3, r1
 800ac9e:	d148      	bne.n	800ad32 <atan+0x252>
 800aca0:	4620      	mov	r0, r4
 800aca2:	4629      	mov	r1, r5
 800aca4:	f7f5 faf8 	bl	8000298 <__aeabi_dsub>
 800aca8:	e72f      	b.n	800ab0a <atan+0x2a>
 800acaa:	4b52      	ldr	r3, [pc, #328]	@ (800adf4 <atan+0x314>)
 800acac:	2200      	movs	r2, #0
 800acae:	4620      	mov	r0, r4
 800acb0:	4629      	mov	r1, r5
 800acb2:	f7f5 faf1 	bl	8000298 <__aeabi_dsub>
 800acb6:	4b4f      	ldr	r3, [pc, #316]	@ (800adf4 <atan+0x314>)
 800acb8:	4606      	mov	r6, r0
 800acba:	460f      	mov	r7, r1
 800acbc:	2200      	movs	r2, #0
 800acbe:	4620      	mov	r0, r4
 800acc0:	4629      	mov	r1, r5
 800acc2:	f7f5 faeb 	bl	800029c <__adddf3>
 800acc6:	4602      	mov	r2, r0
 800acc8:	460b      	mov	r3, r1
 800acca:	4630      	mov	r0, r6
 800accc:	4639      	mov	r1, r7
 800acce:	f7f5 fdc5 	bl	800085c <__aeabi_ddiv>
 800acd2:	f04f 0a01 	mov.w	sl, #1
 800acd6:	4604      	mov	r4, r0
 800acd8:	460d      	mov	r5, r1
 800acda:	e765      	b.n	800aba8 <atan+0xc8>
 800acdc:	4b47      	ldr	r3, [pc, #284]	@ (800adfc <atan+0x31c>)
 800acde:	429e      	cmp	r6, r3
 800ace0:	d21c      	bcs.n	800ad1c <atan+0x23c>
 800ace2:	4b47      	ldr	r3, [pc, #284]	@ (800ae00 <atan+0x320>)
 800ace4:	2200      	movs	r2, #0
 800ace6:	4620      	mov	r0, r4
 800ace8:	4629      	mov	r1, r5
 800acea:	f7f5 fad5 	bl	8000298 <__aeabi_dsub>
 800acee:	4b44      	ldr	r3, [pc, #272]	@ (800ae00 <atan+0x320>)
 800acf0:	4606      	mov	r6, r0
 800acf2:	460f      	mov	r7, r1
 800acf4:	2200      	movs	r2, #0
 800acf6:	4620      	mov	r0, r4
 800acf8:	4629      	mov	r1, r5
 800acfa:	f7f5 fc85 	bl	8000608 <__aeabi_dmul>
 800acfe:	4b3d      	ldr	r3, [pc, #244]	@ (800adf4 <atan+0x314>)
 800ad00:	2200      	movs	r2, #0
 800ad02:	f7f5 facb 	bl	800029c <__adddf3>
 800ad06:	4602      	mov	r2, r0
 800ad08:	460b      	mov	r3, r1
 800ad0a:	4630      	mov	r0, r6
 800ad0c:	4639      	mov	r1, r7
 800ad0e:	f7f5 fda5 	bl	800085c <__aeabi_ddiv>
 800ad12:	f04f 0a02 	mov.w	sl, #2
 800ad16:	4604      	mov	r4, r0
 800ad18:	460d      	mov	r5, r1
 800ad1a:	e745      	b.n	800aba8 <atan+0xc8>
 800ad1c:	4622      	mov	r2, r4
 800ad1e:	462b      	mov	r3, r5
 800ad20:	4938      	ldr	r1, [pc, #224]	@ (800ae04 <atan+0x324>)
 800ad22:	2000      	movs	r0, #0
 800ad24:	f7f5 fd9a 	bl	800085c <__aeabi_ddiv>
 800ad28:	f04f 0a03 	mov.w	sl, #3
 800ad2c:	4604      	mov	r4, r0
 800ad2e:	460d      	mov	r5, r1
 800ad30:	e73a      	b.n	800aba8 <atan+0xc8>
 800ad32:	4b35      	ldr	r3, [pc, #212]	@ (800ae08 <atan+0x328>)
 800ad34:	4e35      	ldr	r6, [pc, #212]	@ (800ae0c <atan+0x32c>)
 800ad36:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ad3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad3e:	f7f5 faab 	bl	8000298 <__aeabi_dsub>
 800ad42:	4622      	mov	r2, r4
 800ad44:	462b      	mov	r3, r5
 800ad46:	f7f5 faa7 	bl	8000298 <__aeabi_dsub>
 800ad4a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800ad4e:	4602      	mov	r2, r0
 800ad50:	460b      	mov	r3, r1
 800ad52:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ad56:	f7f5 fa9f 	bl	8000298 <__aeabi_dsub>
 800ad5a:	f1bb 0f00 	cmp.w	fp, #0
 800ad5e:	4604      	mov	r4, r0
 800ad60:	460d      	mov	r5, r1
 800ad62:	f6bf aedc 	bge.w	800ab1e <atan+0x3e>
 800ad66:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ad6a:	461d      	mov	r5, r3
 800ad6c:	e6d7      	b.n	800ab1e <atan+0x3e>
 800ad6e:	a51c      	add	r5, pc, #112	@ (adr r5, 800ade0 <atan+0x300>)
 800ad70:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ad74:	e6d3      	b.n	800ab1e <atan+0x3e>
 800ad76:	bf00      	nop
 800ad78:	54442d18 	.word	0x54442d18
 800ad7c:	3ff921fb 	.word	0x3ff921fb
 800ad80:	8800759c 	.word	0x8800759c
 800ad84:	7e37e43c 	.word	0x7e37e43c
 800ad88:	e322da11 	.word	0xe322da11
 800ad8c:	3f90ad3a 	.word	0x3f90ad3a
 800ad90:	24760deb 	.word	0x24760deb
 800ad94:	3fa97b4b 	.word	0x3fa97b4b
 800ad98:	a0d03d51 	.word	0xa0d03d51
 800ad9c:	3fb10d66 	.word	0x3fb10d66
 800ada0:	c54c206e 	.word	0xc54c206e
 800ada4:	3fb745cd 	.word	0x3fb745cd
 800ada8:	920083ff 	.word	0x920083ff
 800adac:	3fc24924 	.word	0x3fc24924
 800adb0:	5555550d 	.word	0x5555550d
 800adb4:	3fd55555 	.word	0x3fd55555
 800adb8:	2c6a6c2f 	.word	0x2c6a6c2f
 800adbc:	bfa2b444 	.word	0xbfa2b444
 800adc0:	52defd9a 	.word	0x52defd9a
 800adc4:	3fadde2d 	.word	0x3fadde2d
 800adc8:	af749a6d 	.word	0xaf749a6d
 800adcc:	3fb3b0f2 	.word	0x3fb3b0f2
 800add0:	fe231671 	.word	0xfe231671
 800add4:	3fbc71c6 	.word	0x3fbc71c6
 800add8:	9998ebc4 	.word	0x9998ebc4
 800addc:	3fc99999 	.word	0x3fc99999
 800ade0:	54442d18 	.word	0x54442d18
 800ade4:	bff921fb 	.word	0xbff921fb
 800ade8:	440fffff 	.word	0x440fffff
 800adec:	7ff00000 	.word	0x7ff00000
 800adf0:	3fdbffff 	.word	0x3fdbffff
 800adf4:	3ff00000 	.word	0x3ff00000
 800adf8:	3ff2ffff 	.word	0x3ff2ffff
 800adfc:	40038000 	.word	0x40038000
 800ae00:	3ff80000 	.word	0x3ff80000
 800ae04:	bff00000 	.word	0xbff00000
 800ae08:	0800bde8 	.word	0x0800bde8
 800ae0c:	0800be08 	.word	0x0800be08

0800ae10 <fabs>:
 800ae10:	ec51 0b10 	vmov	r0, r1, d0
 800ae14:	4602      	mov	r2, r0
 800ae16:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ae1a:	ec43 2b10 	vmov	d0, r2, r3
 800ae1e:	4770      	bx	lr

0800ae20 <__kernel_rem_pio2>:
 800ae20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae24:	ed2d 8b02 	vpush	{d8}
 800ae28:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800ae2c:	f112 0f14 	cmn.w	r2, #20
 800ae30:	9306      	str	r3, [sp, #24]
 800ae32:	9104      	str	r1, [sp, #16]
 800ae34:	4bbe      	ldr	r3, [pc, #760]	@ (800b130 <__kernel_rem_pio2+0x310>)
 800ae36:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800ae38:	9008      	str	r0, [sp, #32]
 800ae3a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ae3e:	9300      	str	r3, [sp, #0]
 800ae40:	9b06      	ldr	r3, [sp, #24]
 800ae42:	f103 33ff 	add.w	r3, r3, #4294967295
 800ae46:	bfa8      	it	ge
 800ae48:	1ed4      	subge	r4, r2, #3
 800ae4a:	9305      	str	r3, [sp, #20]
 800ae4c:	bfb2      	itee	lt
 800ae4e:	2400      	movlt	r4, #0
 800ae50:	2318      	movge	r3, #24
 800ae52:	fb94 f4f3 	sdivge	r4, r4, r3
 800ae56:	f06f 0317 	mvn.w	r3, #23
 800ae5a:	fb04 3303 	mla	r3, r4, r3, r3
 800ae5e:	eb03 0b02 	add.w	fp, r3, r2
 800ae62:	9b00      	ldr	r3, [sp, #0]
 800ae64:	9a05      	ldr	r2, [sp, #20]
 800ae66:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800b120 <__kernel_rem_pio2+0x300>
 800ae6a:	eb03 0802 	add.w	r8, r3, r2
 800ae6e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800ae70:	1aa7      	subs	r7, r4, r2
 800ae72:	ae20      	add	r6, sp, #128	@ 0x80
 800ae74:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800ae78:	2500      	movs	r5, #0
 800ae7a:	4545      	cmp	r5, r8
 800ae7c:	dd13      	ble.n	800aea6 <__kernel_rem_pio2+0x86>
 800ae7e:	9b06      	ldr	r3, [sp, #24]
 800ae80:	aa20      	add	r2, sp, #128	@ 0x80
 800ae82:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800ae86:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800ae8a:	f04f 0800 	mov.w	r8, #0
 800ae8e:	9b00      	ldr	r3, [sp, #0]
 800ae90:	4598      	cmp	r8, r3
 800ae92:	dc31      	bgt.n	800aef8 <__kernel_rem_pio2+0xd8>
 800ae94:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800b120 <__kernel_rem_pio2+0x300>
 800ae98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ae9c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800aea0:	462f      	mov	r7, r5
 800aea2:	2600      	movs	r6, #0
 800aea4:	e01b      	b.n	800aede <__kernel_rem_pio2+0xbe>
 800aea6:	42ef      	cmn	r7, r5
 800aea8:	d407      	bmi.n	800aeba <__kernel_rem_pio2+0x9a>
 800aeaa:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800aeae:	f7f5 fb41 	bl	8000534 <__aeabi_i2d>
 800aeb2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800aeb6:	3501      	adds	r5, #1
 800aeb8:	e7df      	b.n	800ae7a <__kernel_rem_pio2+0x5a>
 800aeba:	ec51 0b18 	vmov	r0, r1, d8
 800aebe:	e7f8      	b.n	800aeb2 <__kernel_rem_pio2+0x92>
 800aec0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aec4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800aec8:	f7f5 fb9e 	bl	8000608 <__aeabi_dmul>
 800aecc:	4602      	mov	r2, r0
 800aece:	460b      	mov	r3, r1
 800aed0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aed4:	f7f5 f9e2 	bl	800029c <__adddf3>
 800aed8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aedc:	3601      	adds	r6, #1
 800aede:	9b05      	ldr	r3, [sp, #20]
 800aee0:	429e      	cmp	r6, r3
 800aee2:	f1a7 0708 	sub.w	r7, r7, #8
 800aee6:	ddeb      	ble.n	800aec0 <__kernel_rem_pio2+0xa0>
 800aee8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aeec:	f108 0801 	add.w	r8, r8, #1
 800aef0:	ecaa 7b02 	vstmia	sl!, {d7}
 800aef4:	3508      	adds	r5, #8
 800aef6:	e7ca      	b.n	800ae8e <__kernel_rem_pio2+0x6e>
 800aef8:	9b00      	ldr	r3, [sp, #0]
 800aefa:	f8dd 8000 	ldr.w	r8, [sp]
 800aefe:	aa0c      	add	r2, sp, #48	@ 0x30
 800af00:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800af04:	930a      	str	r3, [sp, #40]	@ 0x28
 800af06:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800af08:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800af0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800af0e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800af12:	930b      	str	r3, [sp, #44]	@ 0x2c
 800af14:	ab98      	add	r3, sp, #608	@ 0x260
 800af16:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800af1a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800af1e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800af22:	ac0c      	add	r4, sp, #48	@ 0x30
 800af24:	ab70      	add	r3, sp, #448	@ 0x1c0
 800af26:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800af2a:	46a1      	mov	r9, r4
 800af2c:	46c2      	mov	sl, r8
 800af2e:	f1ba 0f00 	cmp.w	sl, #0
 800af32:	f1a5 0508 	sub.w	r5, r5, #8
 800af36:	dc77      	bgt.n	800b028 <__kernel_rem_pio2+0x208>
 800af38:	4658      	mov	r0, fp
 800af3a:	ed9d 0b02 	vldr	d0, [sp, #8]
 800af3e:	f000 fac7 	bl	800b4d0 <scalbn>
 800af42:	ec57 6b10 	vmov	r6, r7, d0
 800af46:	2200      	movs	r2, #0
 800af48:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800af4c:	4630      	mov	r0, r6
 800af4e:	4639      	mov	r1, r7
 800af50:	f7f5 fb5a 	bl	8000608 <__aeabi_dmul>
 800af54:	ec41 0b10 	vmov	d0, r0, r1
 800af58:	f000 fb3a 	bl	800b5d0 <floor>
 800af5c:	4b75      	ldr	r3, [pc, #468]	@ (800b134 <__kernel_rem_pio2+0x314>)
 800af5e:	ec51 0b10 	vmov	r0, r1, d0
 800af62:	2200      	movs	r2, #0
 800af64:	f7f5 fb50 	bl	8000608 <__aeabi_dmul>
 800af68:	4602      	mov	r2, r0
 800af6a:	460b      	mov	r3, r1
 800af6c:	4630      	mov	r0, r6
 800af6e:	4639      	mov	r1, r7
 800af70:	f7f5 f992 	bl	8000298 <__aeabi_dsub>
 800af74:	460f      	mov	r7, r1
 800af76:	4606      	mov	r6, r0
 800af78:	f7f5 fdf6 	bl	8000b68 <__aeabi_d2iz>
 800af7c:	9002      	str	r0, [sp, #8]
 800af7e:	f7f5 fad9 	bl	8000534 <__aeabi_i2d>
 800af82:	4602      	mov	r2, r0
 800af84:	460b      	mov	r3, r1
 800af86:	4630      	mov	r0, r6
 800af88:	4639      	mov	r1, r7
 800af8a:	f7f5 f985 	bl	8000298 <__aeabi_dsub>
 800af8e:	f1bb 0f00 	cmp.w	fp, #0
 800af92:	4606      	mov	r6, r0
 800af94:	460f      	mov	r7, r1
 800af96:	dd6c      	ble.n	800b072 <__kernel_rem_pio2+0x252>
 800af98:	f108 31ff 	add.w	r1, r8, #4294967295
 800af9c:	ab0c      	add	r3, sp, #48	@ 0x30
 800af9e:	9d02      	ldr	r5, [sp, #8]
 800afa0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800afa4:	f1cb 0018 	rsb	r0, fp, #24
 800afa8:	fa43 f200 	asr.w	r2, r3, r0
 800afac:	4415      	add	r5, r2
 800afae:	4082      	lsls	r2, r0
 800afb0:	1a9b      	subs	r3, r3, r2
 800afb2:	aa0c      	add	r2, sp, #48	@ 0x30
 800afb4:	9502      	str	r5, [sp, #8]
 800afb6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800afba:	f1cb 0217 	rsb	r2, fp, #23
 800afbe:	fa43 f902 	asr.w	r9, r3, r2
 800afc2:	f1b9 0f00 	cmp.w	r9, #0
 800afc6:	dd64      	ble.n	800b092 <__kernel_rem_pio2+0x272>
 800afc8:	9b02      	ldr	r3, [sp, #8]
 800afca:	2200      	movs	r2, #0
 800afcc:	3301      	adds	r3, #1
 800afce:	9302      	str	r3, [sp, #8]
 800afd0:	4615      	mov	r5, r2
 800afd2:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800afd6:	4590      	cmp	r8, r2
 800afd8:	f300 80b8 	bgt.w	800b14c <__kernel_rem_pio2+0x32c>
 800afdc:	f1bb 0f00 	cmp.w	fp, #0
 800afe0:	dd07      	ble.n	800aff2 <__kernel_rem_pio2+0x1d2>
 800afe2:	f1bb 0f01 	cmp.w	fp, #1
 800afe6:	f000 80bf 	beq.w	800b168 <__kernel_rem_pio2+0x348>
 800afea:	f1bb 0f02 	cmp.w	fp, #2
 800afee:	f000 80c6 	beq.w	800b17e <__kernel_rem_pio2+0x35e>
 800aff2:	f1b9 0f02 	cmp.w	r9, #2
 800aff6:	d14c      	bne.n	800b092 <__kernel_rem_pio2+0x272>
 800aff8:	4632      	mov	r2, r6
 800affa:	463b      	mov	r3, r7
 800affc:	494e      	ldr	r1, [pc, #312]	@ (800b138 <__kernel_rem_pio2+0x318>)
 800affe:	2000      	movs	r0, #0
 800b000:	f7f5 f94a 	bl	8000298 <__aeabi_dsub>
 800b004:	4606      	mov	r6, r0
 800b006:	460f      	mov	r7, r1
 800b008:	2d00      	cmp	r5, #0
 800b00a:	d042      	beq.n	800b092 <__kernel_rem_pio2+0x272>
 800b00c:	4658      	mov	r0, fp
 800b00e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800b128 <__kernel_rem_pio2+0x308>
 800b012:	f000 fa5d 	bl	800b4d0 <scalbn>
 800b016:	4630      	mov	r0, r6
 800b018:	4639      	mov	r1, r7
 800b01a:	ec53 2b10 	vmov	r2, r3, d0
 800b01e:	f7f5 f93b 	bl	8000298 <__aeabi_dsub>
 800b022:	4606      	mov	r6, r0
 800b024:	460f      	mov	r7, r1
 800b026:	e034      	b.n	800b092 <__kernel_rem_pio2+0x272>
 800b028:	4b44      	ldr	r3, [pc, #272]	@ (800b13c <__kernel_rem_pio2+0x31c>)
 800b02a:	2200      	movs	r2, #0
 800b02c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b030:	f7f5 faea 	bl	8000608 <__aeabi_dmul>
 800b034:	f7f5 fd98 	bl	8000b68 <__aeabi_d2iz>
 800b038:	f7f5 fa7c 	bl	8000534 <__aeabi_i2d>
 800b03c:	4b40      	ldr	r3, [pc, #256]	@ (800b140 <__kernel_rem_pio2+0x320>)
 800b03e:	2200      	movs	r2, #0
 800b040:	4606      	mov	r6, r0
 800b042:	460f      	mov	r7, r1
 800b044:	f7f5 fae0 	bl	8000608 <__aeabi_dmul>
 800b048:	4602      	mov	r2, r0
 800b04a:	460b      	mov	r3, r1
 800b04c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b050:	f7f5 f922 	bl	8000298 <__aeabi_dsub>
 800b054:	f7f5 fd88 	bl	8000b68 <__aeabi_d2iz>
 800b058:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b05c:	f849 0b04 	str.w	r0, [r9], #4
 800b060:	4639      	mov	r1, r7
 800b062:	4630      	mov	r0, r6
 800b064:	f7f5 f91a 	bl	800029c <__adddf3>
 800b068:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b06c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b070:	e75d      	b.n	800af2e <__kernel_rem_pio2+0x10e>
 800b072:	d107      	bne.n	800b084 <__kernel_rem_pio2+0x264>
 800b074:	f108 33ff 	add.w	r3, r8, #4294967295
 800b078:	aa0c      	add	r2, sp, #48	@ 0x30
 800b07a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b07e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800b082:	e79e      	b.n	800afc2 <__kernel_rem_pio2+0x1a2>
 800b084:	4b2f      	ldr	r3, [pc, #188]	@ (800b144 <__kernel_rem_pio2+0x324>)
 800b086:	2200      	movs	r2, #0
 800b088:	f7f5 fd44 	bl	8000b14 <__aeabi_dcmpge>
 800b08c:	2800      	cmp	r0, #0
 800b08e:	d143      	bne.n	800b118 <__kernel_rem_pio2+0x2f8>
 800b090:	4681      	mov	r9, r0
 800b092:	2200      	movs	r2, #0
 800b094:	2300      	movs	r3, #0
 800b096:	4630      	mov	r0, r6
 800b098:	4639      	mov	r1, r7
 800b09a:	f7f5 fd1d 	bl	8000ad8 <__aeabi_dcmpeq>
 800b09e:	2800      	cmp	r0, #0
 800b0a0:	f000 80bf 	beq.w	800b222 <__kernel_rem_pio2+0x402>
 800b0a4:	f108 33ff 	add.w	r3, r8, #4294967295
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	9900      	ldr	r1, [sp, #0]
 800b0ac:	428b      	cmp	r3, r1
 800b0ae:	da6e      	bge.n	800b18e <__kernel_rem_pio2+0x36e>
 800b0b0:	2a00      	cmp	r2, #0
 800b0b2:	f000 8089 	beq.w	800b1c8 <__kernel_rem_pio2+0x3a8>
 800b0b6:	f108 38ff 	add.w	r8, r8, #4294967295
 800b0ba:	ab0c      	add	r3, sp, #48	@ 0x30
 800b0bc:	f1ab 0b18 	sub.w	fp, fp, #24
 800b0c0:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d0f6      	beq.n	800b0b6 <__kernel_rem_pio2+0x296>
 800b0c8:	4658      	mov	r0, fp
 800b0ca:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800b128 <__kernel_rem_pio2+0x308>
 800b0ce:	f000 f9ff 	bl	800b4d0 <scalbn>
 800b0d2:	f108 0301 	add.w	r3, r8, #1
 800b0d6:	00da      	lsls	r2, r3, #3
 800b0d8:	9205      	str	r2, [sp, #20]
 800b0da:	ec55 4b10 	vmov	r4, r5, d0
 800b0de:	aa70      	add	r2, sp, #448	@ 0x1c0
 800b0e0:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800b13c <__kernel_rem_pio2+0x31c>
 800b0e4:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800b0e8:	4646      	mov	r6, r8
 800b0ea:	f04f 0a00 	mov.w	sl, #0
 800b0ee:	2e00      	cmp	r6, #0
 800b0f0:	f280 80cf 	bge.w	800b292 <__kernel_rem_pio2+0x472>
 800b0f4:	4644      	mov	r4, r8
 800b0f6:	2c00      	cmp	r4, #0
 800b0f8:	f2c0 80fd 	blt.w	800b2f6 <__kernel_rem_pio2+0x4d6>
 800b0fc:	4b12      	ldr	r3, [pc, #72]	@ (800b148 <__kernel_rem_pio2+0x328>)
 800b0fe:	461f      	mov	r7, r3
 800b100:	ab70      	add	r3, sp, #448	@ 0x1c0
 800b102:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b106:	9306      	str	r3, [sp, #24]
 800b108:	f04f 0a00 	mov.w	sl, #0
 800b10c:	f04f 0b00 	mov.w	fp, #0
 800b110:	2600      	movs	r6, #0
 800b112:	eba8 0504 	sub.w	r5, r8, r4
 800b116:	e0e2      	b.n	800b2de <__kernel_rem_pio2+0x4be>
 800b118:	f04f 0902 	mov.w	r9, #2
 800b11c:	e754      	b.n	800afc8 <__kernel_rem_pio2+0x1a8>
 800b11e:	bf00      	nop
	...
 800b12c:	3ff00000 	.word	0x3ff00000
 800b130:	0800be68 	.word	0x0800be68
 800b134:	40200000 	.word	0x40200000
 800b138:	3ff00000 	.word	0x3ff00000
 800b13c:	3e700000 	.word	0x3e700000
 800b140:	41700000 	.word	0x41700000
 800b144:	3fe00000 	.word	0x3fe00000
 800b148:	0800be28 	.word	0x0800be28
 800b14c:	f854 3b04 	ldr.w	r3, [r4], #4
 800b150:	b945      	cbnz	r5, 800b164 <__kernel_rem_pio2+0x344>
 800b152:	b123      	cbz	r3, 800b15e <__kernel_rem_pio2+0x33e>
 800b154:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800b158:	f844 3c04 	str.w	r3, [r4, #-4]
 800b15c:	2301      	movs	r3, #1
 800b15e:	3201      	adds	r2, #1
 800b160:	461d      	mov	r5, r3
 800b162:	e738      	b.n	800afd6 <__kernel_rem_pio2+0x1b6>
 800b164:	1acb      	subs	r3, r1, r3
 800b166:	e7f7      	b.n	800b158 <__kernel_rem_pio2+0x338>
 800b168:	f108 32ff 	add.w	r2, r8, #4294967295
 800b16c:	ab0c      	add	r3, sp, #48	@ 0x30
 800b16e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b172:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800b176:	a90c      	add	r1, sp, #48	@ 0x30
 800b178:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800b17c:	e739      	b.n	800aff2 <__kernel_rem_pio2+0x1d2>
 800b17e:	f108 32ff 	add.w	r2, r8, #4294967295
 800b182:	ab0c      	add	r3, sp, #48	@ 0x30
 800b184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b188:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800b18c:	e7f3      	b.n	800b176 <__kernel_rem_pio2+0x356>
 800b18e:	a90c      	add	r1, sp, #48	@ 0x30
 800b190:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800b194:	3b01      	subs	r3, #1
 800b196:	430a      	orrs	r2, r1
 800b198:	e787      	b.n	800b0aa <__kernel_rem_pio2+0x28a>
 800b19a:	3401      	adds	r4, #1
 800b19c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b1a0:	2a00      	cmp	r2, #0
 800b1a2:	d0fa      	beq.n	800b19a <__kernel_rem_pio2+0x37a>
 800b1a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1a6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b1aa:	eb0d 0503 	add.w	r5, sp, r3
 800b1ae:	9b06      	ldr	r3, [sp, #24]
 800b1b0:	aa20      	add	r2, sp, #128	@ 0x80
 800b1b2:	4443      	add	r3, r8
 800b1b4:	f108 0701 	add.w	r7, r8, #1
 800b1b8:	3d98      	subs	r5, #152	@ 0x98
 800b1ba:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800b1be:	4444      	add	r4, r8
 800b1c0:	42bc      	cmp	r4, r7
 800b1c2:	da04      	bge.n	800b1ce <__kernel_rem_pio2+0x3ae>
 800b1c4:	46a0      	mov	r8, r4
 800b1c6:	e6a2      	b.n	800af0e <__kernel_rem_pio2+0xee>
 800b1c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b1ca:	2401      	movs	r4, #1
 800b1cc:	e7e6      	b.n	800b19c <__kernel_rem_pio2+0x37c>
 800b1ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1d0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800b1d4:	f7f5 f9ae 	bl	8000534 <__aeabi_i2d>
 800b1d8:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800b4a0 <__kernel_rem_pio2+0x680>
 800b1dc:	e8e6 0102 	strd	r0, r1, [r6], #8
 800b1e0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b1e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b1e8:	46b2      	mov	sl, r6
 800b1ea:	f04f 0800 	mov.w	r8, #0
 800b1ee:	9b05      	ldr	r3, [sp, #20]
 800b1f0:	4598      	cmp	r8, r3
 800b1f2:	dd05      	ble.n	800b200 <__kernel_rem_pio2+0x3e0>
 800b1f4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b1f8:	3701      	adds	r7, #1
 800b1fa:	eca5 7b02 	vstmia	r5!, {d7}
 800b1fe:	e7df      	b.n	800b1c0 <__kernel_rem_pio2+0x3a0>
 800b200:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800b204:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800b208:	f7f5 f9fe 	bl	8000608 <__aeabi_dmul>
 800b20c:	4602      	mov	r2, r0
 800b20e:	460b      	mov	r3, r1
 800b210:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b214:	f7f5 f842 	bl	800029c <__adddf3>
 800b218:	f108 0801 	add.w	r8, r8, #1
 800b21c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b220:	e7e5      	b.n	800b1ee <__kernel_rem_pio2+0x3ce>
 800b222:	f1cb 0000 	rsb	r0, fp, #0
 800b226:	ec47 6b10 	vmov	d0, r6, r7
 800b22a:	f000 f951 	bl	800b4d0 <scalbn>
 800b22e:	ec55 4b10 	vmov	r4, r5, d0
 800b232:	4b9d      	ldr	r3, [pc, #628]	@ (800b4a8 <__kernel_rem_pio2+0x688>)
 800b234:	2200      	movs	r2, #0
 800b236:	4620      	mov	r0, r4
 800b238:	4629      	mov	r1, r5
 800b23a:	f7f5 fc6b 	bl	8000b14 <__aeabi_dcmpge>
 800b23e:	b300      	cbz	r0, 800b282 <__kernel_rem_pio2+0x462>
 800b240:	4b9a      	ldr	r3, [pc, #616]	@ (800b4ac <__kernel_rem_pio2+0x68c>)
 800b242:	2200      	movs	r2, #0
 800b244:	4620      	mov	r0, r4
 800b246:	4629      	mov	r1, r5
 800b248:	f7f5 f9de 	bl	8000608 <__aeabi_dmul>
 800b24c:	f7f5 fc8c 	bl	8000b68 <__aeabi_d2iz>
 800b250:	4606      	mov	r6, r0
 800b252:	f7f5 f96f 	bl	8000534 <__aeabi_i2d>
 800b256:	4b94      	ldr	r3, [pc, #592]	@ (800b4a8 <__kernel_rem_pio2+0x688>)
 800b258:	2200      	movs	r2, #0
 800b25a:	f7f5 f9d5 	bl	8000608 <__aeabi_dmul>
 800b25e:	460b      	mov	r3, r1
 800b260:	4602      	mov	r2, r0
 800b262:	4629      	mov	r1, r5
 800b264:	4620      	mov	r0, r4
 800b266:	f7f5 f817 	bl	8000298 <__aeabi_dsub>
 800b26a:	f7f5 fc7d 	bl	8000b68 <__aeabi_d2iz>
 800b26e:	ab0c      	add	r3, sp, #48	@ 0x30
 800b270:	f10b 0b18 	add.w	fp, fp, #24
 800b274:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800b278:	f108 0801 	add.w	r8, r8, #1
 800b27c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800b280:	e722      	b.n	800b0c8 <__kernel_rem_pio2+0x2a8>
 800b282:	4620      	mov	r0, r4
 800b284:	4629      	mov	r1, r5
 800b286:	f7f5 fc6f 	bl	8000b68 <__aeabi_d2iz>
 800b28a:	ab0c      	add	r3, sp, #48	@ 0x30
 800b28c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800b290:	e71a      	b.n	800b0c8 <__kernel_rem_pio2+0x2a8>
 800b292:	ab0c      	add	r3, sp, #48	@ 0x30
 800b294:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b298:	f7f5 f94c 	bl	8000534 <__aeabi_i2d>
 800b29c:	4622      	mov	r2, r4
 800b29e:	462b      	mov	r3, r5
 800b2a0:	f7f5 f9b2 	bl	8000608 <__aeabi_dmul>
 800b2a4:	4652      	mov	r2, sl
 800b2a6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800b2aa:	465b      	mov	r3, fp
 800b2ac:	4620      	mov	r0, r4
 800b2ae:	4629      	mov	r1, r5
 800b2b0:	f7f5 f9aa 	bl	8000608 <__aeabi_dmul>
 800b2b4:	3e01      	subs	r6, #1
 800b2b6:	4604      	mov	r4, r0
 800b2b8:	460d      	mov	r5, r1
 800b2ba:	e718      	b.n	800b0ee <__kernel_rem_pio2+0x2ce>
 800b2bc:	9906      	ldr	r1, [sp, #24]
 800b2be:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800b2c2:	9106      	str	r1, [sp, #24]
 800b2c4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800b2c8:	f7f5 f99e 	bl	8000608 <__aeabi_dmul>
 800b2cc:	4602      	mov	r2, r0
 800b2ce:	460b      	mov	r3, r1
 800b2d0:	4650      	mov	r0, sl
 800b2d2:	4659      	mov	r1, fp
 800b2d4:	f7f4 ffe2 	bl	800029c <__adddf3>
 800b2d8:	3601      	adds	r6, #1
 800b2da:	4682      	mov	sl, r0
 800b2dc:	468b      	mov	fp, r1
 800b2de:	9b00      	ldr	r3, [sp, #0]
 800b2e0:	429e      	cmp	r6, r3
 800b2e2:	dc01      	bgt.n	800b2e8 <__kernel_rem_pio2+0x4c8>
 800b2e4:	42b5      	cmp	r5, r6
 800b2e6:	dae9      	bge.n	800b2bc <__kernel_rem_pio2+0x49c>
 800b2e8:	ab48      	add	r3, sp, #288	@ 0x120
 800b2ea:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800b2ee:	e9c5 ab00 	strd	sl, fp, [r5]
 800b2f2:	3c01      	subs	r4, #1
 800b2f4:	e6ff      	b.n	800b0f6 <__kernel_rem_pio2+0x2d6>
 800b2f6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800b2f8:	2b02      	cmp	r3, #2
 800b2fa:	dc0b      	bgt.n	800b314 <__kernel_rem_pio2+0x4f4>
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	dc39      	bgt.n	800b374 <__kernel_rem_pio2+0x554>
 800b300:	d05d      	beq.n	800b3be <__kernel_rem_pio2+0x59e>
 800b302:	9b02      	ldr	r3, [sp, #8]
 800b304:	f003 0007 	and.w	r0, r3, #7
 800b308:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800b30c:	ecbd 8b02 	vpop	{d8}
 800b310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b314:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800b316:	2b03      	cmp	r3, #3
 800b318:	d1f3      	bne.n	800b302 <__kernel_rem_pio2+0x4e2>
 800b31a:	9b05      	ldr	r3, [sp, #20]
 800b31c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b320:	eb0d 0403 	add.w	r4, sp, r3
 800b324:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800b328:	4625      	mov	r5, r4
 800b32a:	46c2      	mov	sl, r8
 800b32c:	f1ba 0f00 	cmp.w	sl, #0
 800b330:	f1a5 0508 	sub.w	r5, r5, #8
 800b334:	dc6b      	bgt.n	800b40e <__kernel_rem_pio2+0x5ee>
 800b336:	4645      	mov	r5, r8
 800b338:	2d01      	cmp	r5, #1
 800b33a:	f1a4 0408 	sub.w	r4, r4, #8
 800b33e:	f300 8087 	bgt.w	800b450 <__kernel_rem_pio2+0x630>
 800b342:	9c05      	ldr	r4, [sp, #20]
 800b344:	ab48      	add	r3, sp, #288	@ 0x120
 800b346:	441c      	add	r4, r3
 800b348:	2000      	movs	r0, #0
 800b34a:	2100      	movs	r1, #0
 800b34c:	f1b8 0f01 	cmp.w	r8, #1
 800b350:	f300 809c 	bgt.w	800b48c <__kernel_rem_pio2+0x66c>
 800b354:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800b358:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800b35c:	f1b9 0f00 	cmp.w	r9, #0
 800b360:	f040 80a6 	bne.w	800b4b0 <__kernel_rem_pio2+0x690>
 800b364:	9b04      	ldr	r3, [sp, #16]
 800b366:	e9c3 7800 	strd	r7, r8, [r3]
 800b36a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800b36e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800b372:	e7c6      	b.n	800b302 <__kernel_rem_pio2+0x4e2>
 800b374:	9d05      	ldr	r5, [sp, #20]
 800b376:	ab48      	add	r3, sp, #288	@ 0x120
 800b378:	441d      	add	r5, r3
 800b37a:	4644      	mov	r4, r8
 800b37c:	2000      	movs	r0, #0
 800b37e:	2100      	movs	r1, #0
 800b380:	2c00      	cmp	r4, #0
 800b382:	da35      	bge.n	800b3f0 <__kernel_rem_pio2+0x5d0>
 800b384:	f1b9 0f00 	cmp.w	r9, #0
 800b388:	d038      	beq.n	800b3fc <__kernel_rem_pio2+0x5dc>
 800b38a:	4602      	mov	r2, r0
 800b38c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b390:	9c04      	ldr	r4, [sp, #16]
 800b392:	e9c4 2300 	strd	r2, r3, [r4]
 800b396:	4602      	mov	r2, r0
 800b398:	460b      	mov	r3, r1
 800b39a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800b39e:	f7f4 ff7b 	bl	8000298 <__aeabi_dsub>
 800b3a2:	ad4a      	add	r5, sp, #296	@ 0x128
 800b3a4:	2401      	movs	r4, #1
 800b3a6:	45a0      	cmp	r8, r4
 800b3a8:	da2b      	bge.n	800b402 <__kernel_rem_pio2+0x5e2>
 800b3aa:	f1b9 0f00 	cmp.w	r9, #0
 800b3ae:	d002      	beq.n	800b3b6 <__kernel_rem_pio2+0x596>
 800b3b0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b3b4:	4619      	mov	r1, r3
 800b3b6:	9b04      	ldr	r3, [sp, #16]
 800b3b8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800b3bc:	e7a1      	b.n	800b302 <__kernel_rem_pio2+0x4e2>
 800b3be:	9c05      	ldr	r4, [sp, #20]
 800b3c0:	ab48      	add	r3, sp, #288	@ 0x120
 800b3c2:	441c      	add	r4, r3
 800b3c4:	2000      	movs	r0, #0
 800b3c6:	2100      	movs	r1, #0
 800b3c8:	f1b8 0f00 	cmp.w	r8, #0
 800b3cc:	da09      	bge.n	800b3e2 <__kernel_rem_pio2+0x5c2>
 800b3ce:	f1b9 0f00 	cmp.w	r9, #0
 800b3d2:	d002      	beq.n	800b3da <__kernel_rem_pio2+0x5ba>
 800b3d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b3d8:	4619      	mov	r1, r3
 800b3da:	9b04      	ldr	r3, [sp, #16]
 800b3dc:	e9c3 0100 	strd	r0, r1, [r3]
 800b3e0:	e78f      	b.n	800b302 <__kernel_rem_pio2+0x4e2>
 800b3e2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b3e6:	f7f4 ff59 	bl	800029c <__adddf3>
 800b3ea:	f108 38ff 	add.w	r8, r8, #4294967295
 800b3ee:	e7eb      	b.n	800b3c8 <__kernel_rem_pio2+0x5a8>
 800b3f0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800b3f4:	f7f4 ff52 	bl	800029c <__adddf3>
 800b3f8:	3c01      	subs	r4, #1
 800b3fa:	e7c1      	b.n	800b380 <__kernel_rem_pio2+0x560>
 800b3fc:	4602      	mov	r2, r0
 800b3fe:	460b      	mov	r3, r1
 800b400:	e7c6      	b.n	800b390 <__kernel_rem_pio2+0x570>
 800b402:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800b406:	f7f4 ff49 	bl	800029c <__adddf3>
 800b40a:	3401      	adds	r4, #1
 800b40c:	e7cb      	b.n	800b3a6 <__kernel_rem_pio2+0x586>
 800b40e:	ed95 7b00 	vldr	d7, [r5]
 800b412:	ed8d 7b00 	vstr	d7, [sp]
 800b416:	ed95 7b02 	vldr	d7, [r5, #8]
 800b41a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b41e:	ec53 2b17 	vmov	r2, r3, d7
 800b422:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b426:	f7f4 ff39 	bl	800029c <__adddf3>
 800b42a:	4602      	mov	r2, r0
 800b42c:	460b      	mov	r3, r1
 800b42e:	4606      	mov	r6, r0
 800b430:	460f      	mov	r7, r1
 800b432:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b436:	f7f4 ff2f 	bl	8000298 <__aeabi_dsub>
 800b43a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b43e:	f7f4 ff2d 	bl	800029c <__adddf3>
 800b442:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b446:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800b44a:	e9c5 6700 	strd	r6, r7, [r5]
 800b44e:	e76d      	b.n	800b32c <__kernel_rem_pio2+0x50c>
 800b450:	ed94 7b00 	vldr	d7, [r4]
 800b454:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800b458:	ec51 0b17 	vmov	r0, r1, d7
 800b45c:	4652      	mov	r2, sl
 800b45e:	465b      	mov	r3, fp
 800b460:	ed8d 7b00 	vstr	d7, [sp]
 800b464:	f7f4 ff1a 	bl	800029c <__adddf3>
 800b468:	4602      	mov	r2, r0
 800b46a:	460b      	mov	r3, r1
 800b46c:	4606      	mov	r6, r0
 800b46e:	460f      	mov	r7, r1
 800b470:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b474:	f7f4 ff10 	bl	8000298 <__aeabi_dsub>
 800b478:	4652      	mov	r2, sl
 800b47a:	465b      	mov	r3, fp
 800b47c:	f7f4 ff0e 	bl	800029c <__adddf3>
 800b480:	3d01      	subs	r5, #1
 800b482:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b486:	e9c4 6700 	strd	r6, r7, [r4]
 800b48a:	e755      	b.n	800b338 <__kernel_rem_pio2+0x518>
 800b48c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b490:	f7f4 ff04 	bl	800029c <__adddf3>
 800b494:	f108 38ff 	add.w	r8, r8, #4294967295
 800b498:	e758      	b.n	800b34c <__kernel_rem_pio2+0x52c>
 800b49a:	bf00      	nop
 800b49c:	f3af 8000 	nop.w
	...
 800b4a8:	41700000 	.word	0x41700000
 800b4ac:	3e700000 	.word	0x3e700000
 800b4b0:	9b04      	ldr	r3, [sp, #16]
 800b4b2:	9a04      	ldr	r2, [sp, #16]
 800b4b4:	601f      	str	r7, [r3, #0]
 800b4b6:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800b4ba:	605c      	str	r4, [r3, #4]
 800b4bc:	609d      	str	r5, [r3, #8]
 800b4be:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b4c2:	60d3      	str	r3, [r2, #12]
 800b4c4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b4c8:	6110      	str	r0, [r2, #16]
 800b4ca:	6153      	str	r3, [r2, #20]
 800b4cc:	e719      	b.n	800b302 <__kernel_rem_pio2+0x4e2>
 800b4ce:	bf00      	nop

0800b4d0 <scalbn>:
 800b4d0:	b570      	push	{r4, r5, r6, lr}
 800b4d2:	ec55 4b10 	vmov	r4, r5, d0
 800b4d6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800b4da:	4606      	mov	r6, r0
 800b4dc:	462b      	mov	r3, r5
 800b4de:	b991      	cbnz	r1, 800b506 <scalbn+0x36>
 800b4e0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b4e4:	4323      	orrs	r3, r4
 800b4e6:	d03d      	beq.n	800b564 <scalbn+0x94>
 800b4e8:	4b35      	ldr	r3, [pc, #212]	@ (800b5c0 <scalbn+0xf0>)
 800b4ea:	4620      	mov	r0, r4
 800b4ec:	4629      	mov	r1, r5
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	f7f5 f88a 	bl	8000608 <__aeabi_dmul>
 800b4f4:	4b33      	ldr	r3, [pc, #204]	@ (800b5c4 <scalbn+0xf4>)
 800b4f6:	429e      	cmp	r6, r3
 800b4f8:	4604      	mov	r4, r0
 800b4fa:	460d      	mov	r5, r1
 800b4fc:	da0f      	bge.n	800b51e <scalbn+0x4e>
 800b4fe:	a328      	add	r3, pc, #160	@ (adr r3, 800b5a0 <scalbn+0xd0>)
 800b500:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b504:	e01e      	b.n	800b544 <scalbn+0x74>
 800b506:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800b50a:	4291      	cmp	r1, r2
 800b50c:	d10b      	bne.n	800b526 <scalbn+0x56>
 800b50e:	4622      	mov	r2, r4
 800b510:	4620      	mov	r0, r4
 800b512:	4629      	mov	r1, r5
 800b514:	f7f4 fec2 	bl	800029c <__adddf3>
 800b518:	4604      	mov	r4, r0
 800b51a:	460d      	mov	r5, r1
 800b51c:	e022      	b.n	800b564 <scalbn+0x94>
 800b51e:	460b      	mov	r3, r1
 800b520:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800b524:	3936      	subs	r1, #54	@ 0x36
 800b526:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800b52a:	4296      	cmp	r6, r2
 800b52c:	dd0d      	ble.n	800b54a <scalbn+0x7a>
 800b52e:	2d00      	cmp	r5, #0
 800b530:	a11d      	add	r1, pc, #116	@ (adr r1, 800b5a8 <scalbn+0xd8>)
 800b532:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b536:	da02      	bge.n	800b53e <scalbn+0x6e>
 800b538:	a11d      	add	r1, pc, #116	@ (adr r1, 800b5b0 <scalbn+0xe0>)
 800b53a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b53e:	a31a      	add	r3, pc, #104	@ (adr r3, 800b5a8 <scalbn+0xd8>)
 800b540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b544:	f7f5 f860 	bl	8000608 <__aeabi_dmul>
 800b548:	e7e6      	b.n	800b518 <scalbn+0x48>
 800b54a:	1872      	adds	r2, r6, r1
 800b54c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800b550:	428a      	cmp	r2, r1
 800b552:	dcec      	bgt.n	800b52e <scalbn+0x5e>
 800b554:	2a00      	cmp	r2, #0
 800b556:	dd08      	ble.n	800b56a <scalbn+0x9a>
 800b558:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b55c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b560:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b564:	ec45 4b10 	vmov	d0, r4, r5
 800b568:	bd70      	pop	{r4, r5, r6, pc}
 800b56a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800b56e:	da08      	bge.n	800b582 <scalbn+0xb2>
 800b570:	2d00      	cmp	r5, #0
 800b572:	a10b      	add	r1, pc, #44	@ (adr r1, 800b5a0 <scalbn+0xd0>)
 800b574:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b578:	dac1      	bge.n	800b4fe <scalbn+0x2e>
 800b57a:	a10f      	add	r1, pc, #60	@ (adr r1, 800b5b8 <scalbn+0xe8>)
 800b57c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b580:	e7bd      	b.n	800b4fe <scalbn+0x2e>
 800b582:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b586:	3236      	adds	r2, #54	@ 0x36
 800b588:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b58c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b590:	4620      	mov	r0, r4
 800b592:	4b0d      	ldr	r3, [pc, #52]	@ (800b5c8 <scalbn+0xf8>)
 800b594:	4629      	mov	r1, r5
 800b596:	2200      	movs	r2, #0
 800b598:	e7d4      	b.n	800b544 <scalbn+0x74>
 800b59a:	bf00      	nop
 800b59c:	f3af 8000 	nop.w
 800b5a0:	c2f8f359 	.word	0xc2f8f359
 800b5a4:	01a56e1f 	.word	0x01a56e1f
 800b5a8:	8800759c 	.word	0x8800759c
 800b5ac:	7e37e43c 	.word	0x7e37e43c
 800b5b0:	8800759c 	.word	0x8800759c
 800b5b4:	fe37e43c 	.word	0xfe37e43c
 800b5b8:	c2f8f359 	.word	0xc2f8f359
 800b5bc:	81a56e1f 	.word	0x81a56e1f
 800b5c0:	43500000 	.word	0x43500000
 800b5c4:	ffff3cb0 	.word	0xffff3cb0
 800b5c8:	3c900000 	.word	0x3c900000
 800b5cc:	00000000 	.word	0x00000000

0800b5d0 <floor>:
 800b5d0:	ec51 0b10 	vmov	r0, r1, d0
 800b5d4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b5d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5dc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800b5e0:	2e13      	cmp	r6, #19
 800b5e2:	460c      	mov	r4, r1
 800b5e4:	4605      	mov	r5, r0
 800b5e6:	4680      	mov	r8, r0
 800b5e8:	dc34      	bgt.n	800b654 <floor+0x84>
 800b5ea:	2e00      	cmp	r6, #0
 800b5ec:	da17      	bge.n	800b61e <floor+0x4e>
 800b5ee:	a332      	add	r3, pc, #200	@ (adr r3, 800b6b8 <floor+0xe8>)
 800b5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f4:	f7f4 fe52 	bl	800029c <__adddf3>
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	f7f5 fa94 	bl	8000b28 <__aeabi_dcmpgt>
 800b600:	b150      	cbz	r0, 800b618 <floor+0x48>
 800b602:	2c00      	cmp	r4, #0
 800b604:	da55      	bge.n	800b6b2 <floor+0xe2>
 800b606:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800b60a:	432c      	orrs	r4, r5
 800b60c:	2500      	movs	r5, #0
 800b60e:	42ac      	cmp	r4, r5
 800b610:	4c2b      	ldr	r4, [pc, #172]	@ (800b6c0 <floor+0xf0>)
 800b612:	bf08      	it	eq
 800b614:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800b618:	4621      	mov	r1, r4
 800b61a:	4628      	mov	r0, r5
 800b61c:	e023      	b.n	800b666 <floor+0x96>
 800b61e:	4f29      	ldr	r7, [pc, #164]	@ (800b6c4 <floor+0xf4>)
 800b620:	4137      	asrs	r7, r6
 800b622:	ea01 0307 	and.w	r3, r1, r7
 800b626:	4303      	orrs	r3, r0
 800b628:	d01d      	beq.n	800b666 <floor+0x96>
 800b62a:	a323      	add	r3, pc, #140	@ (adr r3, 800b6b8 <floor+0xe8>)
 800b62c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b630:	f7f4 fe34 	bl	800029c <__adddf3>
 800b634:	2200      	movs	r2, #0
 800b636:	2300      	movs	r3, #0
 800b638:	f7f5 fa76 	bl	8000b28 <__aeabi_dcmpgt>
 800b63c:	2800      	cmp	r0, #0
 800b63e:	d0eb      	beq.n	800b618 <floor+0x48>
 800b640:	2c00      	cmp	r4, #0
 800b642:	bfbe      	ittt	lt
 800b644:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800b648:	4133      	asrlt	r3, r6
 800b64a:	18e4      	addlt	r4, r4, r3
 800b64c:	ea24 0407 	bic.w	r4, r4, r7
 800b650:	2500      	movs	r5, #0
 800b652:	e7e1      	b.n	800b618 <floor+0x48>
 800b654:	2e33      	cmp	r6, #51	@ 0x33
 800b656:	dd0a      	ble.n	800b66e <floor+0x9e>
 800b658:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800b65c:	d103      	bne.n	800b666 <floor+0x96>
 800b65e:	4602      	mov	r2, r0
 800b660:	460b      	mov	r3, r1
 800b662:	f7f4 fe1b 	bl	800029c <__adddf3>
 800b666:	ec41 0b10 	vmov	d0, r0, r1
 800b66a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b66e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800b672:	f04f 37ff 	mov.w	r7, #4294967295
 800b676:	40df      	lsrs	r7, r3
 800b678:	4207      	tst	r7, r0
 800b67a:	d0f4      	beq.n	800b666 <floor+0x96>
 800b67c:	a30e      	add	r3, pc, #56	@ (adr r3, 800b6b8 <floor+0xe8>)
 800b67e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b682:	f7f4 fe0b 	bl	800029c <__adddf3>
 800b686:	2200      	movs	r2, #0
 800b688:	2300      	movs	r3, #0
 800b68a:	f7f5 fa4d 	bl	8000b28 <__aeabi_dcmpgt>
 800b68e:	2800      	cmp	r0, #0
 800b690:	d0c2      	beq.n	800b618 <floor+0x48>
 800b692:	2c00      	cmp	r4, #0
 800b694:	da0a      	bge.n	800b6ac <floor+0xdc>
 800b696:	2e14      	cmp	r6, #20
 800b698:	d101      	bne.n	800b69e <floor+0xce>
 800b69a:	3401      	adds	r4, #1
 800b69c:	e006      	b.n	800b6ac <floor+0xdc>
 800b69e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800b6a2:	2301      	movs	r3, #1
 800b6a4:	40b3      	lsls	r3, r6
 800b6a6:	441d      	add	r5, r3
 800b6a8:	4545      	cmp	r5, r8
 800b6aa:	d3f6      	bcc.n	800b69a <floor+0xca>
 800b6ac:	ea25 0507 	bic.w	r5, r5, r7
 800b6b0:	e7b2      	b.n	800b618 <floor+0x48>
 800b6b2:	2500      	movs	r5, #0
 800b6b4:	462c      	mov	r4, r5
 800b6b6:	e7af      	b.n	800b618 <floor+0x48>
 800b6b8:	8800759c 	.word	0x8800759c
 800b6bc:	7e37e43c 	.word	0x7e37e43c
 800b6c0:	bff00000 	.word	0xbff00000
 800b6c4:	000fffff 	.word	0x000fffff

0800b6c8 <_init>:
 800b6c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6ca:	bf00      	nop
 800b6cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6ce:	bc08      	pop	{r3}
 800b6d0:	469e      	mov	lr, r3
 800b6d2:	4770      	bx	lr

0800b6d4 <_fini>:
 800b6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6d6:	bf00      	nop
 800b6d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6da:	bc08      	pop	{r3}
 800b6dc:	469e      	mov	lr, r3
 800b6de:	4770      	bx	lr
