<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>systolic_array</TopModelName>
        <TargetClockPeriod>3.00</TargetClockPeriod>
        <ClockUncertainty>0.81</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <DSP>69</DSP>
            <FF>205979</FF>
            <LUT>50212</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>systolic_array</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>systolic_array</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>systolic_array</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>systolic_array</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Loop_1_proc1_U0</InstName>
                    <ModuleName>Loop_1_proc1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>148</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Loop_1_proc1_Pipeline_1_fu_16582</InstName>
                            <ModuleName>Loop_1_proc1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>16582</ID>
                            <BindInstances>add_ln35_fu_559_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_fu_16608</InstName>
                            <ModuleName>Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>16608</ID>
                            <BindInstances>add_ln41_1_fu_252_p2 add_ln41_fu_278_p2 add_ln42_fu_311_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_1_proc1_Pipeline_VITIS_LOOP_112_2_fu_16634</InstName>
                            <ModuleName>Loop_1_proc1_Pipeline_VITIS_LOOP_112_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>16634</ID>
                            <BindInstances>add_ln112_fu_28761_p2 add_ln114_fu_28771_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_1_proc1_Pipeline_VITIS_LOOP_117_4_fu_18691</InstName>
                            <ModuleName>Loop_1_proc1_Pipeline_VITIS_LOOP_117_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>18691</ID>
                            <BindInstances>add_ln117_fu_28761_p2 add_ln119_fu_28771_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_1_proc1_Pipeline_sysarray_outer_loop1_fu_20748</InstName>
                            <ModuleName>Loop_1_proc1_Pipeline_sysarray_outer_loop1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>20748</ID>
                            <BindInstances>add_ln159_fu_17105_p2 add_ln171_fu_17118_p2 add_ln172_4_fu_17123_p2 add_ln172_fu_17128_p2 a_vec_0_fu_17154_p1025 add_ln171_1_fu_18188_p2 add_ln171_2_fu_18194_p2 add_ln172_1_fu_22412_p2 add_ln171_3_fu_22448_p2 add_ln171_4_fu_18203_p2 add_ln171_5_fu_18209_p2 add_ln172_2_fu_22454_p2 add_ln171_6_fu_22492_p2 add_ln171_7_fu_18218_p2 add_ln171_8_fu_18224_p2 add_ln172_3_fu_22498_p2 pe_array_pe_val_0_d1 mul_32s_32s_32_3_1_U4148 add_ln22_1_fu_25767_p2 mul_32s_32s_32_3_1_U4149 add_ln22_2_fu_25772_p2 mul_32s_32s_32_3_1_U4150 add_ln22_3_fu_25777_p2 mul_32s_32s_32_3_1_U4144 pe_array_pe_val_1_d1 mul_32s_32s_32_3_1_U4153 add_ln22_5_fu_25794_p2 mul_32s_32s_32_3_1_U4145 add_ln22_6_fu_25751_p2 mul_32s_32s_32_3_1_U4146 add_ln22_7_fu_25756_p2 mul_32s_32s_32_3_1_U4151 add_ln22_8_fu_25782_p2 mul_32s_32s_32_3_1_U4147 add_ln22_9_fu_25761_p2 mul_32s_32s_32_3_1_U4137 add_ln22_10_fu_25713_p2 mul_32s_32s_32_3_1_U4138 add_ln22_11_fu_25727_p2 mul_32s_32s_32_3_1_U4152 add_ln22_12_fu_25788_p2 mul_32s_32s_32_3_1_U4139 add_ln22_13_fu_25733_p2 mul_32s_32s_32_3_1_U4140 add_ln22_14_fu_25739_p2 mul_32s_32s_32_3_1_U4136 add_ln22_15_fu_25691_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_1_proc1_Pipeline_VITIS_LOOP_210_6_fu_22835</InstName>
                            <ModuleName>Loop_1_proc1_Pipeline_VITIS_LOOP_210_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22835</ID>
                            <BindInstances>add_ln210_fu_393_p2 add_ln143_fu_402_p2 tmp_fu_407_p2 empty_43_fu_412_p2 empty_44_fu_429_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21_fu_22853</InstName>
                            <ModuleName>Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22853</ID>
                            <BindInstances>add_ln41_fu_252_p2 add_ln41_1_fu_278_p2 add_ln42_fu_311_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln111_2_fu_45429_p2 add_ln111_1_fu_45439_p2 add_ln111_fu_45457_p2 add_ln116_2_fu_53707_p2 add_ln116_1_fu_53717_p2 add_ln116_fu_53735_p2 piece_a_fu_53780_p2 piece_b_fu_53812_p2 sub_fu_53818_p2 mul_32s_32s_32_3_1_U6251 total_pulse_fu_62064_p2 mul_31ns_31ns_61_3_1_U6252 add_ln139_1_fu_62083_p2 indvars_iv_next76431_fu_62100_p2 mul_30s_30s_30_3_1_U6256 add_ln139_fu_62146_p2 mul_30s_30s_30_3_1_U6257 mul_30s_30s_30_3_1_U6258 mul_32s_32s_32_3_1_U6253 mul_32s_32s_32_3_1_U6254 mul_32s_32s_32_3_1_U6255 add_ln145_fu_62257_p2 piece_b_max_off_fu_62263_p2 add_ln140_fu_62195_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>pe_array_pe_a_pass_0_U pe_array_pe_a_pass_1_U pe_array_pe_a_pass_2_U pe_array_pe_a_pass_3_U pe_array_pe_b_pass_0_U pe_array_pe_b_pass_1_U pe_array_pe_b_pass_2_U pe_array_pe_val_0_U pe_array_pe_val_1_U pe_array_pe_val_2_U pe_array_pe_val_3_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Loop_1_proc1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>0.730</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>33.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>33.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>4</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>27.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>366</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_559_p2" SOURCE="sysArray_complex/sysArray.cpp:35" URAM="0" VARIABLE="add_ln35"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2</Name>
            <Loops>
                <VITIS_LOOP_41_1_VITIS_LOOP_42_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.736</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_1_VITIS_LOOP_42_2>
                        <Name>VITIS_LOOP_41_1_VITIS_LOOP_42_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>48.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_41_1_VITIS_LOOP_42_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>120</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_252_p2" SOURCE="sysArray_complex/sysArray.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_278_p2" SOURCE="sysArray_complex/sysArray.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_311_p2" SOURCE="sysArray_complex/sysArray.cpp:42" URAM="0" VARIABLE="add_ln42"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_1_proc1_Pipeline_VITIS_LOOP_112_2</Name>
            <Loops>
                <VITIS_LOOP_112_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_112_2>
                        <Name>VITIS_LOOP_112_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_112_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>32858</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>9345</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_28761_p2" SOURCE="sysArray_complex/sysArray.cpp:112" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_28771_p2" SOURCE="sysArray_complex/sysArray.cpp:114" URAM="0" VARIABLE="add_ln114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_1_proc1_Pipeline_VITIS_LOOP_117_4</Name>
            <Loops>
                <VITIS_LOOP_117_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_117_4>
                        <Name>VITIS_LOOP_117_4</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_117_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>32858</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>9345</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_28761_p2" SOURCE="sysArray_complex/sysArray.cpp:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_28771_p2" SOURCE="sysArray_complex/sysArray.cpp:119" URAM="0" VARIABLE="add_ln119"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_1_proc1_Pipeline_sysarray_outer_loop1</Name>
            <Loops>
                <sysarray_outer_loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.100</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sysarray_outer_loop1>
                        <Name>sysarray_outer_loop1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </sysarray_outer_loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>45</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5107</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>24901</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_17105_p2" SOURCE="sysArray_complex/sysArray.cpp:159" URAM="0" VARIABLE="add_ln159"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_17118_p2" SOURCE="sysArray_complex/sysArray.cpp:171" URAM="0" VARIABLE="add_ln171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_4_fu_17123_p2" SOURCE="sysArray_complex/sysArray.cpp:172" URAM="0" VARIABLE="add_ln172_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_17128_p2" SOURCE="sysArray_complex/sysArray.cpp:172" URAM="0" VARIABLE="add_ln172"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="a_vec_0_fu_17154_p1025" SOURCE="sysArray_complex/sysArray.cpp:176" URAM="0" VARIABLE="add_ln176"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_1_fu_18188_p2" SOURCE="sysArray_complex/sysArray.cpp:171" URAM="0" VARIABLE="add_ln171_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_2_fu_18194_p2" SOURCE="sysArray_complex/sysArray.cpp:171" URAM="0" VARIABLE="add_ln171_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_1_fu_22412_p2" SOURCE="sysArray_complex/sysArray.cpp:172" URAM="0" VARIABLE="add_ln172_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_3_fu_22448_p2" SOURCE="sysArray_complex/sysArray.cpp:171" URAM="0" VARIABLE="add_ln171_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_4_fu_18203_p2" SOURCE="sysArray_complex/sysArray.cpp:171" URAM="0" VARIABLE="add_ln171_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_5_fu_18209_p2" SOURCE="sysArray_complex/sysArray.cpp:171" URAM="0" VARIABLE="add_ln171_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_2_fu_22454_p2" SOURCE="sysArray_complex/sysArray.cpp:172" URAM="0" VARIABLE="add_ln172_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_6_fu_22492_p2" SOURCE="sysArray_complex/sysArray.cpp:171" URAM="0" VARIABLE="add_ln171_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_7_fu_18218_p2" SOURCE="sysArray_complex/sysArray.cpp:171" URAM="0" VARIABLE="add_ln171_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_8_fu_18224_p2" SOURCE="sysArray_complex/sysArray.cpp:171" URAM="0" VARIABLE="add_ln171_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_3_fu_22498_p2" SOURCE="sysArray_complex/sysArray.cpp:172" URAM="0" VARIABLE="add_ln172_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_0_d1" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="sysarray_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U4148" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_25767_p2" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="add_ln22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="sysarray_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U4149" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_2_fu_25772_p2" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="add_ln22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="sysarray_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U4150" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_3_fu_25777_p2" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="add_ln22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="sysarray_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U4144" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_1_d1" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="add_ln22_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="sysarray_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U4153" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_5_fu_25794_p2" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="add_ln22_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="sysarray_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U4145" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_6_fu_25751_p2" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="add_ln22_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="sysarray_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U4146" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_7_fu_25756_p2" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="add_ln22_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="sysarray_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U4151" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_8_fu_25782_p2" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="add_ln22_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="sysarray_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U4147" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_9_fu_25761_p2" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="add_ln22_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="sysarray_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U4137" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_10_fu_25713_p2" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="add_ln22_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="sysarray_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U4138" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_11_fu_25727_p2" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="add_ln22_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="sysarray_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U4152" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_12_fu_25788_p2" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="add_ln22_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="sysarray_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U4139" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_13_fu_25733_p2" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="add_ln22_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="sysarray_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U4140" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_14_fu_25739_p2" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="add_ln22_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="sysarray_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U4136" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sysarray_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_15_fu_25691_p2" SOURCE="sysArray_complex/sysArray.cpp:22" URAM="0" VARIABLE="add_ln22_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_1_proc1_Pipeline_VITIS_LOOP_210_6</Name>
            <Loops>
                <VITIS_LOOP_210_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24</Best-caseLatency>
                    <Average-caseLatency>24</Average-caseLatency>
                    <Worst-caseLatency>24</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_210_6>
                        <Name>VITIS_LOOP_210_6</Name>
                        <TripCount>4</TripCount>
                        <Latency>22</Latency>
                        <AbsoluteTimeLatency>66.000 ns</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_210_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>207</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>479</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_210_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_393_p2" SOURCE="sysArray_complex/sysArray.cpp:210" URAM="0" VARIABLE="add_ln210"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_210_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_402_p2" SOURCE="sysArray_complex/sysArray.cpp:143" URAM="0" VARIABLE="add_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_210_6" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_407_p2" SOURCE="sysArray_complex/sysArray.cpp:143" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_210_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_412_p2" SOURCE="sysArray_complex/sysArray.cpp:143" URAM="0" VARIABLE="empty_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_210_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_429_p2" SOURCE="sysArray_complex/sysArray.cpp:143" URAM="0" VARIABLE="empty_44"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21</Name>
            <Loops>
                <VITIS_LOOP_41_1_VITIS_LOOP_42_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.736</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_1_VITIS_LOOP_42_2>
                        <Name>VITIS_LOOP_41_1_VITIS_LOOP_42_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>48.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_41_1_VITIS_LOOP_42_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>120</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_252_p2" SOURCE="sysArray_complex/sysArray.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_278_p2" SOURCE="sysArray_complex/sysArray.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_311_p2" SOURCE="sysArray_complex/sysArray.cpp:42" URAM="0" VARIABLE="add_ln42"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_1_proc1</Name>
            <Loops>
                <VITIS_LOOP_111_1/>
                <VITIS_LOOP_116_3/>
                <top_outer_loop1_VITIS_LOOP_140_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_111_1>
                        <Name>VITIS_LOOP_111_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_111_1>
                    <VITIS_LOOP_116_3>
                        <Name>VITIS_LOOP_116_3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_116_3>
                    <top_outer_loop1_VITIS_LOOP_140_5>
                        <Name>top_outer_loop1_VITIS_LOOP_140_5</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </top_outer_loop1_VITIS_LOOP_140_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>69</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>204755</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>48653</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_2_fu_45429_p2" SOURCE="sysArray_complex/sysArray.cpp:111" URAM="0" VARIABLE="add_ln111_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_1_fu_45439_p2" SOURCE="sysArray_complex/sysArray.cpp:111" URAM="0" VARIABLE="add_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_45457_p2" SOURCE="sysArray_complex/sysArray.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_116_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_2_fu_53707_p2" SOURCE="sysArray_complex/sysArray.cpp:116" URAM="0" VARIABLE="add_ln116_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_116_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_1_fu_53717_p2" SOURCE="sysArray_complex/sysArray.cpp:116" URAM="0" VARIABLE="add_ln116_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_116_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_53735_p2" SOURCE="sysArray_complex/sysArray.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="piece_a_fu_53780_p2" SOURCE="sysArray_complex/sysArray.cpp:123" URAM="0" VARIABLE="piece_a"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="piece_b_fu_53812_p2" SOURCE="sysArray_complex/sysArray.cpp:124" URAM="0" VARIABLE="piece_b"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_53818_p2" SOURCE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U6251" SOURCE="" URAM="0" VARIABLE="mul34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="total_pulse_fu_62064_p2" SOURCE="" URAM="0" VARIABLE="total_pulse"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_61_3_1_U6252" SOURCE="sysArray_complex/sysArray.cpp:123" URAM="0" VARIABLE="mul_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1_VITIS_LOOP_140_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_1_fu_62083_p2" SOURCE="sysArray_complex/sysArray.cpp:139" URAM="0" VARIABLE="add_ln139_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1_VITIS_LOOP_140_5" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next76431_fu_62100_p2" SOURCE="sysArray_complex/sysArray.cpp:139" URAM="0" VARIABLE="indvars_iv_next76431"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1_VITIS_LOOP_140_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_30s_30s_30_3_1_U6256" SOURCE="sysArray_complex/sysArray.cpp:139" URAM="0" VARIABLE="mul_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1_VITIS_LOOP_140_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_62146_p2" SOURCE="sysArray_complex/sysArray.cpp:139" URAM="0" VARIABLE="add_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1_VITIS_LOOP_140_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_30s_30s_30_3_1_U6257" SOURCE="sysArray_complex/sysArray.cpp:139" URAM="0" VARIABLE="mul_ln139_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1_VITIS_LOOP_140_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_30s_30s_30_3_1_U6258" SOURCE="sysArray_complex/sysArray.cpp:139" URAM="0" VARIABLE="mul_ln139_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1_VITIS_LOOP_140_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U6253" SOURCE="sysArray_complex/sysArray.cpp:139" URAM="0" VARIABLE="mul_ln139_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1_VITIS_LOOP_140_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U6254" SOURCE="sysArray_complex/sysArray.cpp:139" URAM="0" VARIABLE="mul_ln139_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1_VITIS_LOOP_140_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U6255" SOURCE="sysArray_complex/sysArray.cpp:139" URAM="0" VARIABLE="mul_ln139_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="top_outer_loop1_VITIS_LOOP_140_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_62257_p2" SOURCE="sysArray_complex/sysArray.cpp:145" URAM="0" VARIABLE="add_ln145"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="top_outer_loop1_VITIS_LOOP_140_5" OPTYPE="add" PRAGMA="" RTLNAME="piece_b_max_off_fu_62263_p2" SOURCE="sysArray_complex/sysArray.cpp:145" URAM="0" VARIABLE="piece_b_max_off"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1_VITIS_LOOP_140_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_62195_p2" SOURCE="sysArray_complex/sysArray.cpp:140" URAM="0" VARIABLE="add_ln140"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>systolic_array</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>69</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>205979</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>50212</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="pe_array_pe_a_pass_0_U" SOURCE="sysArray_complex/sysArray.cpp:101" URAM="0" VARIABLE="pe_array_pe_a_pass_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="pe_array_pe_a_pass_1_U" SOURCE="sysArray_complex/sysArray.cpp:101" URAM="0" VARIABLE="pe_array_pe_a_pass_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="pe_array_pe_a_pass_2_U" SOURCE="sysArray_complex/sysArray.cpp:101" URAM="0" VARIABLE="pe_array_pe_a_pass_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="pe_array_pe_a_pass_3_U" SOURCE="sysArray_complex/sysArray.cpp:101" URAM="0" VARIABLE="pe_array_pe_a_pass_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="pe_array_pe_b_pass_0_U" SOURCE="sysArray_complex/sysArray.cpp:101" URAM="0" VARIABLE="pe_array_pe_b_pass_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="pe_array_pe_b_pass_1_U" SOURCE="sysArray_complex/sysArray.cpp:101" URAM="0" VARIABLE="pe_array_pe_b_pass_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="pe_array_pe_b_pass_2_U" SOURCE="sysArray_complex/sysArray.cpp:101" URAM="0" VARIABLE="pe_array_pe_b_pass_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="pe_array_pe_val_0_U" SOURCE="sysArray_complex/sysArray.cpp:101" URAM="0" VARIABLE="pe_array_pe_val_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="pe_array_pe_val_1_U" SOURCE="sysArray_complex/sysArray.cpp:101" URAM="0" VARIABLE="pe_array_pe_val_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="pe_array_pe_val_2_U" SOURCE="sysArray_complex/sysArray.cpp:101" URAM="0" VARIABLE="pe_array_pe_val_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="pe_array_pe_val_3_U" SOURCE="sysArray_complex/sysArray.cpp:101" URAM="0" VARIABLE="pe_array_pe_val_3"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="din_a" index="0" direction="inout" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="din_a_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="din_a_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="din_b" index="1" direction="inout" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="din_b_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="din_b_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ra" index="2" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="ra" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ca" index="3" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="ca" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cb" index="4" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="cb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="5" direction="inout" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="out_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="din_a_1" access="W" description="Data signal of din_a" range="32">
                    <fields>
                        <field offset="0" width="32" name="din_a" access="W" description="Bit 31 to 0 of din_a"/>
                    </fields>
                </register>
                <register offset="0x14" name="din_a_2" access="W" description="Data signal of din_a" range="32">
                    <fields>
                        <field offset="0" width="32" name="din_a" access="W" description="Bit 63 to 32 of din_a"/>
                    </fields>
                </register>
                <register offset="0x1c" name="din_b_1" access="W" description="Data signal of din_b" range="32">
                    <fields>
                        <field offset="0" width="32" name="din_b" access="W" description="Bit 31 to 0 of din_b"/>
                    </fields>
                </register>
                <register offset="0x20" name="din_b_2" access="W" description="Data signal of din_b" range="32">
                    <fields>
                        <field offset="0" width="32" name="din_b" access="W" description="Bit 63 to 32 of din_b"/>
                    </fields>
                </register>
                <register offset="0x28" name="ra" access="W" description="Data signal of ra" range="32">
                    <fields>
                        <field offset="0" width="32" name="ra" access="W" description="Bit 31 to 0 of ra"/>
                    </fields>
                </register>
                <register offset="0x30" name="ca" access="W" description="Data signal of ca" range="32">
                    <fields>
                        <field offset="0" width="32" name="ca" access="W" description="Bit 31 to 0 of ca"/>
                    </fields>
                </register>
                <register offset="0x38" name="cb" access="W" description="Data signal of cb" range="32">
                    <fields>
                        <field offset="0" width="32" name="cb" access="W" description="Bit 31 to 0 of cb"/>
                    </fields>
                </register>
                <register offset="0x40" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x44" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="din_a"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="din_b"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="ra"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="ca"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="cb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="din_a"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="din_a"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="din_b"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="din_b"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="din_a">inout, unsigned int*</column>
                    <column name="din_b">inout, unsigned int*</column>
                    <column name="ra">in, unsigned int</column>
                    <column name="ca">in, unsigned int</column>
                    <column name="cb">in, unsigned int</column>
                    <column name="out">inout, unsigned int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="din_a">m_axi_gmem, interface, , </column>
                    <column name="din_a">s_axi_control din_a_1, register, offset, offset=0x10 range=32</column>
                    <column name="din_a">s_axi_control din_a_2, register, offset, offset=0x14 range=32</column>
                    <column name="din_b">m_axi_gmem, interface, , </column>
                    <column name="din_b">s_axi_control din_b_1, register, offset, offset=0x1c range=32</column>
                    <column name="din_b">s_axi_control din_b_2, register, offset, offset=0x20 range=32</column>
                    <column name="ra">s_axi_control ra, register, , offset=0x28 range=32</column>
                    <column name="ca">s_axi_control ca, register, , offset=0x30 range=32</column>
                    <column name="cb">s_axi_control cb, register, , offset=0x38 range=32</column>
                    <column name="out">m_axi_gmem, interface, , </column>
                    <column name="out">s_axi_control out_r_1, register, offset, offset=0x40 range=32</column>
                    <column name="out">s_axi_control out_r_2, register, offset, offset=0x44 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="4">HW Interface, Loop, Message, Location</keys>
                    <column name="m_axi_gmem">VITIS_LOOP_112_2, Multiple burst reads of variable length and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., sysArray_complex/sysArray.cpp:112:24</column>
                    <column name="m_axi_gmem">VITIS_LOOP_117_4, Multiple burst reads of variable length and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., sysArray_complex/sysArray.cpp:117:24</column>
                    <column name="m_axi_gmem">VITIS_LOOP_211_7, Multiple burst writes of length 4 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., sysArray_complex/sysArray.cpp:211:35</column>
                </table>
            </item>
            <item name="Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem">out, VITIS_LOOP_210_6, Stride is incompatible, 214-230, sysArray_complex/sysArray.cpp:210:31</column>
                    <column name="m_axi_gmem">din_a, , Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., , sysArray_complex/sysArray.cpp:112:24</column>
                    <column name="m_axi_gmem">din_b, , Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., , sysArray_complex/sysArray.cpp:117:24</column>
                    <column name="m_axi_gmem">out, , Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., , sysArray_complex/sysArray.cpp:211:35</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

