Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date              : Tue Feb 16 01:31:56 2021
| Host              : LAPTOP-D2IMMG8J running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.831    -7132.160                   5904                14664        0.040        0.000                      0                14664        1.600        0.000                       0                  3992  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sysclk_125_clk_p               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0  {0.000 3.846}        7.692           130.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_125_clk_p                                                                                                                                                                 1.600        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0       -2.831    -7132.160                   5904                14664        0.040        0.000                      0                14664        2.866        0.000                       0                  3991  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_125_clk_p
  To Clock:  sysclk_125_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_125_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk_125_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :         5904  Failing Endpoints,  Worst Slack       -2.831ns,  Total Violation    -7132.160ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.866ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.831ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/dout_reg_0_22/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_design_1_clk_wiz_0 rise@7.692ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 4.532ns (47.720%)  route 4.965ns (52.280%))
  Logic Levels:           16  (CARRY8=1 LUT3=1 LUT4=2 LUT6=4 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 11.503 - 7.692 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.269ns (routing 0.335ns, distribution 1.934ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.309ns, distribution 1.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        2.269     4.000    design_1_i/core_0/inst/block_ram_instance/clk
    RAMB36_X5Y50         RAMB36E2                                     r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.489     5.489 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CASDOUTA[1]
                         net (fo=1, routed)           0.034     5.523    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143_n_34
    RAMB36_X5Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     5.824 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144/CASDOUTA[1]
                         net (fo=1, routed)           0.034     5.858    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144_n_34
    RAMB36_X5Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     6.159 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145/CASDOUTA[1]
                         net (fo=1, routed)           0.034     6.193    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145_n_34
    RAMB36_X5Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     6.494 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146/CASDOUTA[1]
                         net (fo=1, routed)           0.034     6.528    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146_n_34
    RAMB36_X5Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     6.829 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147/CASDOUTA[1]
                         net (fo=1, routed)           0.034     6.863    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147_n_34
    RAMB36_X5Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     7.164 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148/CASDOUTA[1]
                         net (fo=1, routed)           0.034     7.198    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148_n_34
    RAMB36_X5Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     7.499 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149/CASDOUTA[1]
                         net (fo=1, routed)           0.034     7.533    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149_n_34
    RAMB36_X5Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.205     7.738 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150/DOUTADOUT[1]
                         net (fo=1, routed)           1.710     9.448    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150_n_98
    SLICE_X52Y197        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.043     9.491 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_47/O
                         net (fo=1, routed)           0.000     9.491    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_47_n_0
    SLICE_X52Y197        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.067     9.558 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_32/O
                         net (fo=9, routed)           0.211     9.769    design_1_i/core_0/inst/mem_instance/mem_data_read[19]
    SLICE_X51Y197        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     9.884 r  design_1_i/core_0/inst/mem_instance/RF[31][19]_i_1_replica_1/O
                         net (fo=2, routed)           0.491    10.375    design_1_i/core_0/inst/mem_instance/reg_write_data[19]_repN_1
    SLICE_X50Y171        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.115    10.490 r  design_1_i/core_0/inst/mem_instance/dout_reg_0_0_i_228/O
                         net (fo=8, routed)           0.802    11.292    design_1_i/core_0/inst/mem_instance/dout_reg_0_0_i_228_n_0
    SLICE_X43Y170        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.219    11.511 r  design_1_i/core_0/inst/mem_instance/dout_reg_0_0_i_175/O
                         net (fo=1, routed)           0.000    11.511    design_1_i/core_0/inst/mem_instance/dout_reg_0_0_i_175_n_0
    SLICE_X43Y170        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.348    11.859 r  design_1_i/core_0/inst/mem_instance/dout_reg_0_0_i_63/CO[7]
                         net (fo=3, routed)           0.444    12.303    design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_16_1[0]
    SLICE_X38Y172        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.043    12.346 r  design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_49/O
                         net (fo=9, routed)           0.158    12.504    design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_49_n_0
    SLICE_X38Y171        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040    12.544 r  design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_36_comp/O
                         net (fo=1, routed)           0.134    12.678    design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_36_n_0
    SLICE_X38Y172        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.042    12.720 r  design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_10_comp/O
                         net (fo=33, routed)          0.777    13.497    design_1_i/core_0/inst/pc_used[7]
    RAMB36_X5Y30         RAMB36E2                                     r  design_1_i/core_0/inst/dout_reg_0_22/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    G10                                               0.000     7.692 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     7.692    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.016 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.067    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.067 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.845    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.180 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     9.525    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.600 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.903    11.503    design_1_i/core_0/inst/clk
    RAMB36_X5Y30         RAMB36E2                                     r  design_1_i/core_0/inst/dout_reg_0_22/CLKARDCLK
                         clock pessimism             -0.150    11.353    
                         clock uncertainty           -0.111    11.241    
    RAMB36_X5Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.575    10.666    design_1_i/core_0/inst/dout_reg_0_22
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                         -13.497    
  -------------------------------------------------------------------
                         slack                                 -2.831    

Slack (VIOLATED) :        -2.825ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/dout_reg_0_17/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_design_1_clk_wiz_0 rise@7.692ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.551ns  (logic 4.532ns (47.451%)  route 5.019ns (52.549%))
  Logic Levels:           16  (CARRY8=1 LUT3=1 LUT4=2 LUT6=4 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 11.563 - 7.692 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.269ns (routing 0.335ns, distribution 1.934ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.309ns, distribution 1.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        2.269     4.000    design_1_i/core_0/inst/block_ram_instance/clk
    RAMB36_X5Y50         RAMB36E2                                     r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.489     5.489 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CASDOUTA[1]
                         net (fo=1, routed)           0.034     5.523    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143_n_34
    RAMB36_X5Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     5.824 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144/CASDOUTA[1]
                         net (fo=1, routed)           0.034     5.858    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144_n_34
    RAMB36_X5Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     6.159 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145/CASDOUTA[1]
                         net (fo=1, routed)           0.034     6.193    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145_n_34
    RAMB36_X5Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     6.494 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146/CASDOUTA[1]
                         net (fo=1, routed)           0.034     6.528    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146_n_34
    RAMB36_X5Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     6.829 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147/CASDOUTA[1]
                         net (fo=1, routed)           0.034     6.863    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147_n_34
    RAMB36_X5Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     7.164 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148/CASDOUTA[1]
                         net (fo=1, routed)           0.034     7.198    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148_n_34
    RAMB36_X5Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     7.499 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149/CASDOUTA[1]
                         net (fo=1, routed)           0.034     7.533    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149_n_34
    RAMB36_X5Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.205     7.738 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150/DOUTADOUT[1]
                         net (fo=1, routed)           1.710     9.448    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150_n_98
    SLICE_X52Y197        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.043     9.491 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_47/O
                         net (fo=1, routed)           0.000     9.491    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_47_n_0
    SLICE_X52Y197        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.067     9.558 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_32/O
                         net (fo=9, routed)           0.211     9.769    design_1_i/core_0/inst/mem_instance/mem_data_read[19]
    SLICE_X51Y197        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     9.884 r  design_1_i/core_0/inst/mem_instance/RF[31][19]_i_1_replica_1/O
                         net (fo=2, routed)           0.491    10.375    design_1_i/core_0/inst/mem_instance/reg_write_data[19]_repN_1
    SLICE_X50Y171        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.115    10.490 r  design_1_i/core_0/inst/mem_instance/dout_reg_0_0_i_228/O
                         net (fo=8, routed)           0.802    11.292    design_1_i/core_0/inst/mem_instance/dout_reg_0_0_i_228_n_0
    SLICE_X43Y170        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.219    11.511 r  design_1_i/core_0/inst/mem_instance/dout_reg_0_0_i_175/O
                         net (fo=1, routed)           0.000    11.511    design_1_i/core_0/inst/mem_instance/dout_reg_0_0_i_175_n_0
    SLICE_X43Y170        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.348    11.859 r  design_1_i/core_0/inst/mem_instance/dout_reg_0_0_i_63/CO[7]
                         net (fo=3, routed)           0.444    12.303    design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_16_1[0]
    SLICE_X38Y172        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.043    12.346 r  design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_49/O
                         net (fo=9, routed)           0.158    12.504    design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_49_n_0
    SLICE_X38Y171        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040    12.544 r  design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_36_comp/O
                         net (fo=1, routed)           0.134    12.678    design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_36_n_0
    SLICE_X38Y172        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.042    12.720 r  design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_10_comp/O
                         net (fo=33, routed)          0.831    13.551    design_1_i/core_0/inst/pc_used[7]
    RAMB36_X5Y39         RAMB36E2                                     r  design_1_i/core_0/inst/dout_reg_0_17/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    G10                                               0.000     7.692 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     7.692    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.016 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.067    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.067 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.845    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.180 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     9.525    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.600 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.963    11.563    design_1_i/core_0/inst/clk
    RAMB36_X5Y39         RAMB36E2                                     r  design_1_i/core_0/inst/dout_reg_0_17/CLKARDCLK
                         clock pessimism             -0.150    11.413    
                         clock uncertainty           -0.111    11.301    
    RAMB36_X5Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.575    10.726    design_1_i/core_0/inst/dout_reg_0_17
  -------------------------------------------------------------------
                         required time                         10.726    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                 -2.825    

Slack (VIOLATED) :        -2.822ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/dout_reg_0_12/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_design_1_clk_wiz_0 rise@7.692ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.544ns  (logic 4.532ns (47.485%)  route 5.012ns (52.515%))
  Logic Levels:           16  (CARRY8=1 LUT3=1 LUT4=2 LUT6=4 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 11.559 - 7.692 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.269ns (routing 0.335ns, distribution 1.934ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.309ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        2.269     4.000    design_1_i/core_0/inst/block_ram_instance/clk
    RAMB36_X5Y50         RAMB36E2                                     r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.489     5.489 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CASDOUTA[1]
                         net (fo=1, routed)           0.034     5.523    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143_n_34
    RAMB36_X5Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     5.824 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144/CASDOUTA[1]
                         net (fo=1, routed)           0.034     5.858    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144_n_34
    RAMB36_X5Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     6.159 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145/CASDOUTA[1]
                         net (fo=1, routed)           0.034     6.193    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145_n_34
    RAMB36_X5Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     6.494 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146/CASDOUTA[1]
                         net (fo=1, routed)           0.034     6.528    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146_n_34
    RAMB36_X5Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     6.829 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147/CASDOUTA[1]
                         net (fo=1, routed)           0.034     6.863    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147_n_34
    RAMB36_X5Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     7.164 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148/CASDOUTA[1]
                         net (fo=1, routed)           0.034     7.198    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148_n_34
    RAMB36_X5Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     7.499 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149/CASDOUTA[1]
                         net (fo=1, routed)           0.034     7.533    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149_n_34
    RAMB36_X5Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.205     7.738 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150/DOUTADOUT[1]
                         net (fo=1, routed)           1.710     9.448    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150_n_98
    SLICE_X52Y197        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.043     9.491 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_47/O
                         net (fo=1, routed)           0.000     9.491    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_47_n_0
    SLICE_X52Y197        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.067     9.558 r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_32/O
                         net (fo=9, routed)           0.211     9.769    design_1_i/core_0/inst/mem_instance/mem_data_read[19]
    SLICE_X51Y197        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     9.884 r  design_1_i/core_0/inst/mem_instance/RF[31][19]_i_1_replica_1/O
                         net (fo=2, routed)           0.491    10.375    design_1_i/core_0/inst/mem_instance/reg_write_data[19]_repN_1
    SLICE_X50Y171        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.115    10.490 r  design_1_i/core_0/inst/mem_instance/dout_reg_0_0_i_228/O
                         net (fo=8, routed)           0.802    11.292    design_1_i/core_0/inst/mem_instance/dout_reg_0_0_i_228_n_0
    SLICE_X43Y170        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.219    11.511 r  design_1_i/core_0/inst/mem_instance/dout_reg_0_0_i_175/O
                         net (fo=1, routed)           0.000    11.511    design_1_i/core_0/inst/mem_instance/dout_reg_0_0_i_175_n_0
    SLICE_X43Y170        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.348    11.859 r  design_1_i/core_0/inst/mem_instance/dout_reg_0_0_i_63/CO[7]
                         net (fo=3, routed)           0.444    12.303    design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_16_1[0]
    SLICE_X38Y172        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.043    12.346 r  design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_49/O
                         net (fo=9, routed)           0.158    12.504    design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_49_n_0
    SLICE_X38Y171        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040    12.544 r  design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_36_comp/O
                         net (fo=1, routed)           0.134    12.678    design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_36_n_0
    SLICE_X38Y172        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.042    12.720 r  design_1_i/core_0/inst/decode_instance/dout_reg_0_0_i_10_comp/O
                         net (fo=33, routed)          0.824    13.544    design_1_i/core_0/inst/pc_used[7]
    RAMB36_X5Y40         RAMB36E2                                     r  design_1_i/core_0/inst/dout_reg_0_12/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    G10                                               0.000     7.692 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     7.692    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.016 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.067    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.067 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.845    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.180 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     9.525    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.600 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.959    11.559    design_1_i/core_0/inst/clk
    RAMB36_X5Y40         RAMB36E2                                     r  design_1_i/core_0/inst/dout_reg_0_12/CLKARDCLK
                         clock pessimism             -0.150    11.409    
                         clock uncertainty           -0.111    11.297    
    RAMB36_X5Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.575    10.722    design_1_i/core_0/inst/dout_reg_0_12
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                         -13.544    
  -------------------------------------------------------------------
                         slack                                 -2.822    

Slack (VIOLATED) :        -2.813ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_design_1_clk_wiz_0 rise@7.692ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.863ns  (logic 5.846ns (59.272%)  route 4.017ns (40.728%))
  Logic Levels:           16  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 11.397 - 7.692 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.269ns (routing 0.335ns, distribution 1.934ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.309ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        2.269     4.000    design_1_i/core_0/inst/block_ram_instance/clk
    RAMB36_X5Y50         RAMB36E2                                     r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.475     5.475 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CASDOUTA[3]
                         net (fo=1, routed)           0.036     5.511    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143_n_32
    RAMB36_X5Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     5.812 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144/CASDOUTA[3]
                         net (fo=1, routed)           0.036     5.848    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144_n_32
    RAMB36_X5Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.149 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.185    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145_n_32
    RAMB36_X5Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.486 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.522    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146_n_32
    RAMB36_X5Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.823 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.859    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147_n_32
    RAMB36_X5Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     7.160 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148/CASDOUTA[3]
                         net (fo=1, routed)           0.036     7.196    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148_n_32
    RAMB36_X5Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     7.497 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149/CASDOUTA[3]
                         net (fo=1, routed)           0.036     7.533    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149_n_32
    RAMB36_X5Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.205     7.738 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150/DOUTADOUT[3]
                         net (fo=1, routed)           1.787     9.525    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150_n_96
    SLICE_X54Y195        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     9.565 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_43/O
                         net (fo=1, routed)           0.000     9.565    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_43_n_0
    SLICE_X54Y195        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.066     9.631 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_30/O
                         net (fo=6, routed)           0.117     9.748    design_1_i/core_0/inst/mem_instance/mem_data_read[21]
    SLICE_X54Y195        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     9.789 f  design_1_i/core_0/inst/mem_instance/RF[31][21]_i_1/O
                         net (fo=68, routed)          0.937    10.726    design_1_i/core_0/inst/decode_instance/reg_write_data[21]
    SLICE_X48Y172        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.043    10.769 f  design_1_i/core_0/inst/decode_instance/hhr_reg_i_2/O
                         net (fo=68, routed)          0.924    11.693    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/A[10]
    DSP48E2_X8Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337    12.030 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000    12.030    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X8Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155    12.185 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000    12.185    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X8Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[11])
                                                      0.866    13.051 f  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000    13.051    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.110    13.161 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000    13.161    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.702    13.863 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000    13.863    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y60        DSP_OUTPUT                                   r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    G10                                               0.000     7.692 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     7.692    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.016 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.067    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.067 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.845    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.180 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     9.525    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.600 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.797    11.397    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/CLK
    DSP48E2_X8Y60        DSP_OUTPUT                                   r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.150    11.247    
                         clock uncertainty           -0.111    11.135    
    DSP48E2_X8Y60        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                     -0.085    11.050    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                 -2.813    

Slack (VIOLATED) :        -2.813ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_design_1_clk_wiz_0 rise@7.692ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.863ns  (logic 5.846ns (59.272%)  route 4.017ns (40.728%))
  Logic Levels:           16  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 11.397 - 7.692 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.269ns (routing 0.335ns, distribution 1.934ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.309ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        2.269     4.000    design_1_i/core_0/inst/block_ram_instance/clk
    RAMB36_X5Y50         RAMB36E2                                     r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.475     5.475 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CASDOUTA[3]
                         net (fo=1, routed)           0.036     5.511    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143_n_32
    RAMB36_X5Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     5.812 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144/CASDOUTA[3]
                         net (fo=1, routed)           0.036     5.848    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144_n_32
    RAMB36_X5Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.149 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.185    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145_n_32
    RAMB36_X5Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.486 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.522    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146_n_32
    RAMB36_X5Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.823 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.859    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147_n_32
    RAMB36_X5Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     7.160 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148/CASDOUTA[3]
                         net (fo=1, routed)           0.036     7.196    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148_n_32
    RAMB36_X5Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     7.497 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149/CASDOUTA[3]
                         net (fo=1, routed)           0.036     7.533    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149_n_32
    RAMB36_X5Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.205     7.738 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150/DOUTADOUT[3]
                         net (fo=1, routed)           1.787     9.525    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150_n_96
    SLICE_X54Y195        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     9.565 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_43/O
                         net (fo=1, routed)           0.000     9.565    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_43_n_0
    SLICE_X54Y195        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.066     9.631 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_30/O
                         net (fo=6, routed)           0.117     9.748    design_1_i/core_0/inst/mem_instance/mem_data_read[21]
    SLICE_X54Y195        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     9.789 f  design_1_i/core_0/inst/mem_instance/RF[31][21]_i_1/O
                         net (fo=68, routed)          0.937    10.726    design_1_i/core_0/inst/decode_instance/reg_write_data[21]
    SLICE_X48Y172        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.043    10.769 f  design_1_i/core_0/inst/decode_instance/hhr_reg_i_2/O
                         net (fo=68, routed)          0.924    11.693    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/A[10]
    DSP48E2_X8Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337    12.030 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000    12.030    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X8Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155    12.185 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000    12.185    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X8Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[12])
                                                      0.866    13.051 f  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000    13.051    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_MULTIPLIER.U<12>
    DSP48E2_X8Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.110    13.161 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000    13.161    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_M_DATA.U_DATA<12>
    DSP48E2_X8Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.702    13.863 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000    13.863    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y60        DSP_OUTPUT                                   r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    G10                                               0.000     7.692 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     7.692    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.016 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.067    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.067 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.845    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.180 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     9.525    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.600 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.797    11.397    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/CLK
    DSP48E2_X8Y60        DSP_OUTPUT                                   r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.150    11.247    
                         clock uncertainty           -0.111    11.135    
    DSP48E2_X8Y60        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                     -0.085    11.050    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                 -2.813    

Slack (VIOLATED) :        -2.813ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_design_1_clk_wiz_0 rise@7.692ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.863ns  (logic 5.846ns (59.272%)  route 4.017ns (40.728%))
  Logic Levels:           16  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 11.397 - 7.692 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.269ns (routing 0.335ns, distribution 1.934ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.309ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        2.269     4.000    design_1_i/core_0/inst/block_ram_instance/clk
    RAMB36_X5Y50         RAMB36E2                                     r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.475     5.475 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CASDOUTA[3]
                         net (fo=1, routed)           0.036     5.511    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143_n_32
    RAMB36_X5Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     5.812 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144/CASDOUTA[3]
                         net (fo=1, routed)           0.036     5.848    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144_n_32
    RAMB36_X5Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.149 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.185    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145_n_32
    RAMB36_X5Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.486 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.522    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146_n_32
    RAMB36_X5Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.823 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.859    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147_n_32
    RAMB36_X5Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     7.160 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148/CASDOUTA[3]
                         net (fo=1, routed)           0.036     7.196    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148_n_32
    RAMB36_X5Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     7.497 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149/CASDOUTA[3]
                         net (fo=1, routed)           0.036     7.533    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149_n_32
    RAMB36_X5Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.205     7.738 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150/DOUTADOUT[3]
                         net (fo=1, routed)           1.787     9.525    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150_n_96
    SLICE_X54Y195        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     9.565 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_43/O
                         net (fo=1, routed)           0.000     9.565    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_43_n_0
    SLICE_X54Y195        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.066     9.631 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_30/O
                         net (fo=6, routed)           0.117     9.748    design_1_i/core_0/inst/mem_instance/mem_data_read[21]
    SLICE_X54Y195        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     9.789 f  design_1_i/core_0/inst/mem_instance/RF[31][21]_i_1/O
                         net (fo=68, routed)          0.937    10.726    design_1_i/core_0/inst/decode_instance/reg_write_data[21]
    SLICE_X48Y172        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.043    10.769 f  design_1_i/core_0/inst/decode_instance/hhr_reg_i_2/O
                         net (fo=68, routed)          0.924    11.693    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/A[10]
    DSP48E2_X8Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337    12.030 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000    12.030    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X8Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155    12.185 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000    12.185    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X8Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[13])
                                                      0.866    13.051 f  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000    13.051    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_MULTIPLIER.U<13>
    DSP48E2_X8Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.110    13.161 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000    13.161    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_M_DATA.U_DATA<13>
    DSP48E2_X8Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.702    13.863 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000    13.863    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X8Y60        DSP_OUTPUT                                   r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    G10                                               0.000     7.692 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     7.692    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.016 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.067    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.067 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.845    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.180 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     9.525    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.600 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.797    11.397    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/CLK
    DSP48E2_X8Y60        DSP_OUTPUT                                   r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.150    11.247    
                         clock uncertainty           -0.111    11.135    
    DSP48E2_X8Y60        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                     -0.085    11.050    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                 -2.813    

Slack (VIOLATED) :        -2.813ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_design_1_clk_wiz_0 rise@7.692ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.863ns  (logic 5.846ns (59.272%)  route 4.017ns (40.728%))
  Logic Levels:           16  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 11.397 - 7.692 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.269ns (routing 0.335ns, distribution 1.934ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.309ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        2.269     4.000    design_1_i/core_0/inst/block_ram_instance/clk
    RAMB36_X5Y50         RAMB36E2                                     r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.475     5.475 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CASDOUTA[3]
                         net (fo=1, routed)           0.036     5.511    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143_n_32
    RAMB36_X5Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     5.812 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144/CASDOUTA[3]
                         net (fo=1, routed)           0.036     5.848    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144_n_32
    RAMB36_X5Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.149 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.185    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145_n_32
    RAMB36_X5Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.486 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.522    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146_n_32
    RAMB36_X5Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.823 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.859    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147_n_32
    RAMB36_X5Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     7.160 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148/CASDOUTA[3]
                         net (fo=1, routed)           0.036     7.196    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148_n_32
    RAMB36_X5Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     7.497 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149/CASDOUTA[3]
                         net (fo=1, routed)           0.036     7.533    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149_n_32
    RAMB36_X5Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.205     7.738 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150/DOUTADOUT[3]
                         net (fo=1, routed)           1.787     9.525    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150_n_96
    SLICE_X54Y195        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     9.565 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_43/O
                         net (fo=1, routed)           0.000     9.565    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_43_n_0
    SLICE_X54Y195        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.066     9.631 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_30/O
                         net (fo=6, routed)           0.117     9.748    design_1_i/core_0/inst/mem_instance/mem_data_read[21]
    SLICE_X54Y195        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     9.789 f  design_1_i/core_0/inst/mem_instance/RF[31][21]_i_1/O
                         net (fo=68, routed)          0.937    10.726    design_1_i/core_0/inst/decode_instance/reg_write_data[21]
    SLICE_X48Y172        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.043    10.769 f  design_1_i/core_0/inst/decode_instance/hhr_reg_i_2/O
                         net (fo=68, routed)          0.924    11.693    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/A[10]
    DSP48E2_X8Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337    12.030 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000    12.030    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X8Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155    12.185 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000    12.185    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X8Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[14])
                                                      0.866    13.051 f  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000    13.051    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.110    13.161 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000    13.161    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.702    13.863 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000    13.863    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y60        DSP_OUTPUT                                   r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    G10                                               0.000     7.692 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     7.692    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.016 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.067    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.067 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.845    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.180 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     9.525    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.600 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.797    11.397    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/CLK
    DSP48E2_X8Y60        DSP_OUTPUT                                   r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.150    11.247    
                         clock uncertainty           -0.111    11.135    
    DSP48E2_X8Y60        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                     -0.085    11.050    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                 -2.813    

Slack (VIOLATED) :        -2.813ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_design_1_clk_wiz_0 rise@7.692ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.863ns  (logic 5.846ns (59.272%)  route 4.017ns (40.728%))
  Logic Levels:           16  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 11.397 - 7.692 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.269ns (routing 0.335ns, distribution 1.934ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.309ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        2.269     4.000    design_1_i/core_0/inst/block_ram_instance/clk
    RAMB36_X5Y50         RAMB36E2                                     r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.475     5.475 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CASDOUTA[3]
                         net (fo=1, routed)           0.036     5.511    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143_n_32
    RAMB36_X5Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     5.812 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144/CASDOUTA[3]
                         net (fo=1, routed)           0.036     5.848    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144_n_32
    RAMB36_X5Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.149 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.185    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145_n_32
    RAMB36_X5Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.486 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.522    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146_n_32
    RAMB36_X5Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.823 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.859    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147_n_32
    RAMB36_X5Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     7.160 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148/CASDOUTA[3]
                         net (fo=1, routed)           0.036     7.196    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148_n_32
    RAMB36_X5Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     7.497 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149/CASDOUTA[3]
                         net (fo=1, routed)           0.036     7.533    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149_n_32
    RAMB36_X5Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.205     7.738 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150/DOUTADOUT[3]
                         net (fo=1, routed)           1.787     9.525    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150_n_96
    SLICE_X54Y195        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     9.565 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_43/O
                         net (fo=1, routed)           0.000     9.565    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_43_n_0
    SLICE_X54Y195        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.066     9.631 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_30/O
                         net (fo=6, routed)           0.117     9.748    design_1_i/core_0/inst/mem_instance/mem_data_read[21]
    SLICE_X54Y195        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     9.789 f  design_1_i/core_0/inst/mem_instance/RF[31][21]_i_1/O
                         net (fo=68, routed)          0.937    10.726    design_1_i/core_0/inst/decode_instance/reg_write_data[21]
    SLICE_X48Y172        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.043    10.769 f  design_1_i/core_0/inst/decode_instance/hhr_reg_i_2/O
                         net (fo=68, routed)          0.924    11.693    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/A[10]
    DSP48E2_X8Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337    12.030 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000    12.030    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X8Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155    12.185 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000    12.185    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X8Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[15])
                                                      0.866    13.051 f  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000    13.051    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_MULTIPLIER.U<15>
    DSP48E2_X8Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.110    13.161 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000    13.161    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_M_DATA.U_DATA<15>
    DSP48E2_X8Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.702    13.863 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    13.863    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X8Y60        DSP_OUTPUT                                   r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    G10                                               0.000     7.692 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     7.692    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.016 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.067    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.067 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.845    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.180 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     9.525    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.600 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.797    11.397    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/CLK
    DSP48E2_X8Y60        DSP_OUTPUT                                   r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.150    11.247    
                         clock uncertainty           -0.111    11.135    
    DSP48E2_X8Y60        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                     -0.085    11.050    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                 -2.813    

Slack (VIOLATED) :        -2.813ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_design_1_clk_wiz_0 rise@7.692ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.863ns  (logic 5.846ns (59.272%)  route 4.017ns (40.728%))
  Logic Levels:           16  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 11.397 - 7.692 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.269ns (routing 0.335ns, distribution 1.934ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.309ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        2.269     4.000    design_1_i/core_0/inst/block_ram_instance/clk
    RAMB36_X5Y50         RAMB36E2                                     r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.475     5.475 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CASDOUTA[3]
                         net (fo=1, routed)           0.036     5.511    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143_n_32
    RAMB36_X5Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     5.812 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144/CASDOUTA[3]
                         net (fo=1, routed)           0.036     5.848    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144_n_32
    RAMB36_X5Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.149 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.185    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145_n_32
    RAMB36_X5Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.486 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.522    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146_n_32
    RAMB36_X5Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.823 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.859    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147_n_32
    RAMB36_X5Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     7.160 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148/CASDOUTA[3]
                         net (fo=1, routed)           0.036     7.196    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148_n_32
    RAMB36_X5Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     7.497 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149/CASDOUTA[3]
                         net (fo=1, routed)           0.036     7.533    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149_n_32
    RAMB36_X5Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.205     7.738 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150/DOUTADOUT[3]
                         net (fo=1, routed)           1.787     9.525    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150_n_96
    SLICE_X54Y195        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     9.565 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_43/O
                         net (fo=1, routed)           0.000     9.565    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_43_n_0
    SLICE_X54Y195        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.066     9.631 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_30/O
                         net (fo=6, routed)           0.117     9.748    design_1_i/core_0/inst/mem_instance/mem_data_read[21]
    SLICE_X54Y195        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     9.789 f  design_1_i/core_0/inst/mem_instance/RF[31][21]_i_1/O
                         net (fo=68, routed)          0.937    10.726    design_1_i/core_0/inst/decode_instance/reg_write_data[21]
    SLICE_X48Y172        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.043    10.769 f  design_1_i/core_0/inst/decode_instance/hhr_reg_i_2/O
                         net (fo=68, routed)          0.924    11.693    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/A[10]
    DSP48E2_X8Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337    12.030 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000    12.030    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X8Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155    12.185 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000    12.185    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X8Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[16])
                                                      0.866    13.051 f  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000    13.051    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_MULTIPLIER.U<16>
    DSP48E2_X8Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.110    13.161 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000    13.161    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_M_DATA.U_DATA<16>
    DSP48E2_X8Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.702    13.863 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000    13.863    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X8Y60        DSP_OUTPUT                                   r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    G10                                               0.000     7.692 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     7.692    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.016 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.067    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.067 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.845    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.180 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     9.525    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.600 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.797    11.397    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/CLK
    DSP48E2_X8Y60        DSP_OUTPUT                                   r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.150    11.247    
                         clock uncertainty           -0.111    11.135    
    DSP48E2_X8Y60        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                     -0.085    11.050    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                 -2.813    

Slack (VIOLATED) :        -2.813ns  (required time - arrival time)
  Source:                 design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_design_1_clk_wiz_0 rise@7.692ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.863ns  (logic 5.846ns (59.272%)  route 4.017ns (40.728%))
  Logic Levels:           16  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1 LUT3=1 LUT6=2 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 11.397 - 7.692 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.269ns (routing 0.335ns, distribution 1.934ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.309ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.245 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.648    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.731 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        2.269     4.000    design_1_i/core_0/inst/block_ram_instance/clk
    RAMB36_X5Y50         RAMB36E2                                     r  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[3])
                                                      1.475     5.475 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143/CASDOUTA[3]
                         net (fo=1, routed)           0.036     5.511    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_143_n_32
    RAMB36_X5Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     5.812 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144/CASDOUTA[3]
                         net (fo=1, routed)           0.036     5.848    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_144_n_32
    RAMB36_X5Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.149 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.185    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145_n_32
    RAMB36_X5Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.486 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.522    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146_n_32
    RAMB36_X5Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     6.823 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147/CASDOUTA[3]
                         net (fo=1, routed)           0.036     6.859    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147_n_32
    RAMB36_X5Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     7.160 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148/CASDOUTA[3]
                         net (fo=1, routed)           0.036     7.196    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_148_n_32
    RAMB36_X5Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_CASDOUTA[3])
                                                      0.301     7.497 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149/CASDOUTA[3]
                         net (fo=1, routed)           0.036     7.533    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149_n_32
    RAMB36_X5Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[3]_DOUTADOUT[3])
                                                      0.205     7.738 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150/DOUTADOUT[3]
                         net (fo=1, routed)           1.787     9.525    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_150_n_96
    SLICE_X54Y195        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     9.565 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_43/O
                         net (fo=1, routed)           0.000     9.565    design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_43_n_0
    SLICE_X54Y195        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.066     9.631 f  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_135_i_30/O
                         net (fo=6, routed)           0.117     9.748    design_1_i/core_0/inst/mem_instance/mem_data_read[21]
    SLICE_X54Y195        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     9.789 f  design_1_i/core_0/inst/mem_instance/RF[31][21]_i_1/O
                         net (fo=68, routed)          0.937    10.726    design_1_i/core_0/inst/decode_instance/reg_write_data[21]
    SLICE_X48Y172        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.043    10.769 f  design_1_i/core_0/inst/decode_instance/hhr_reg_i_2/O
                         net (fo=68, routed)          0.924    11.693    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/A[10]
    DSP48E2_X8Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337    12.030 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000    12.030    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X8Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155    12.185 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000    12.185    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X8Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[17])
                                                      0.866    13.051 f  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000    13.051    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_MULTIPLIER.U<17>
    DSP48E2_X8Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.110    13.161 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000    13.161    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_M_DATA.U_DATA<17>
    DSP48E2_X8Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.702    13.863 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    13.863    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X8Y60        DSP_OUTPUT                                   r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    G10                                               0.000     7.692 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     7.692    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.016 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.067    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.067 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     8.845    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     9.180 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     9.525    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.600 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.797    11.397    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/CLK
    DSP48E2_X8Y60        DSP_OUTPUT                                   r  design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.150    11.247    
                         clock uncertainty           -0.111    11.135    
    DSP48E2_X8Y60        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                     -0.085    11.050    design_1_i/core_0/inst/exec_instance/FPU_instance/fmul_instance/hhr_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                 -2.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/core_0/inst/exec_instance/FPU_instance/finv_instance/xr_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.049ns (27.841%)  route 0.127ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Net Delay (Source):      0.917ns (routing 0.127ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.142ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        0.917     2.015    design_1_i/core_0/inst/exec_instance/FPU_instance/finv_instance/clk
    SLICE_X72Y60         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/finv_instance/xr_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.064 r  design_1_i/core_0/inst/exec_instance/FPU_instance/finv_instance/xr_reg[2][1]/Q
                         net (fo=4, routed)           0.127     2.191    design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[3][22]_0[0]
    SLICE_X71Y60         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.081     2.075    design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/clk
    SLICE_X71Y60         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[3][1]/C
                         clock pessimism              0.020     2.095    
    SLICE_X71Y60         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     2.151    design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/xr_reg[2][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/x2invr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.094ns (50.267%)  route 0.093ns (49.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Net Delay (Source):      0.895ns (routing 0.127ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.142ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        0.895     1.993    design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/clk
    SLICE_X60Y61         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/xr_reg[2][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.042 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/xr_reg[2][29]/Q
                         net (fo=4, routed)           0.077     2.119    design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/e[6]
    SLICE_X61Y61         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.045     2.164 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/x2invr[30]_i_1/O
                         net (fo=1, routed)           0.016     2.180    design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1_n_32
    SLICE_X61Y61         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/x2invr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.067     2.061    design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/clk
    SLICE_X61Y61         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/x2invr_reg[30]/C
                         clock pessimism              0.020     2.081    
    SLICE_X61Y61         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.137    design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/x2invr_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[3][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.049ns (33.562%)  route 0.097ns (66.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      0.867ns (routing 0.127ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.142ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        0.867     1.965    design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/clk
    SLICE_X56Y69         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[3][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.014 r  design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[3][25]/Q
                         net (fo=1, routed)           0.097     2.111    design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[3]_73[25]
    SLICE_X56Y71         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.026     2.020    design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/clk
    SLICE_X56Y71         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[4][25]/C
                         clock pessimism             -0.015     2.005    
    SLICE_X56Y71         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     2.061    design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[4][25]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.873ns (routing 0.127ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.142ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        0.873     1.971    design_1_i/core_0/inst/exec_instance/uart_tx_instance/clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.020 r  design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf_reg[1]/Q
                         net (fo=1, routed)           0.034     2.054    design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf_reg_n_0_[1]
    SLICE_X49Y58         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     2.069 r  design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf[0]_i_1/O
                         net (fo=1, routed)           0.012     2.081    design_1_i/core_0/inst/exec_instance/uart_tx_instance/p_1_in[0]
    SLICE_X49Y58         FDRE                                         r  design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.031     2.025    design_1_i/core_0/inst/exec_instance/uart_tx_instance/clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf_reg[0]/C
                         clock pessimism             -0.051     1.975    
    SLICE_X49Y58         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.031    design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.875ns (routing 0.127ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.142ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        0.875     1.973    design_1_i/core_0/inst/exec_instance/uart_tx_instance/clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.022 r  design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf_reg[5]/Q
                         net (fo=1, routed)           0.032     2.054    design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf_reg_n_0_[5]
    SLICE_X49Y58         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     2.069 r  design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf[4]_i_1/O
                         net (fo=1, routed)           0.015     2.084    design_1_i/core_0/inst/exec_instance/uart_tx_instance/p_1_in[4]
    SLICE_X49Y58         FDRE                                         r  design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.034     2.028    design_1_i/core_0/inst/exec_instance/uart_tx_instance/clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf_reg[4]/C
                         clock pessimism             -0.051     1.978    
    SLICE_X49Y58         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.034    design_1_i/core_0/inst/exec_instance/uart_tx_instance/txbuf_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/xr_reg[2][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/x2invr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.106ns (54.082%)  route 0.090ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Net Delay (Source):      0.895ns (routing 0.127ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.142ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        0.895     1.993    design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/clk
    SLICE_X60Y61         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/xr_reg[2][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.042 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/xr_reg[2][29]/Q
                         net (fo=4, routed)           0.078     2.120    design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/e[6]
    SLICE_X61Y61         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.057     2.177 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/x2invr[29]_i_1/O
                         net (fo=1, routed)           0.012     2.189    design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1_n_33
    SLICE_X61Y61         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/x2invr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.067     2.061    design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/clk
    SLICE_X61Y61         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/x2invr_reg[29]/C
                         clock pessimism              0.020     2.081    
    SLICE_X61Y61         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     2.137    design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/x2invr_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/core_0/inst/exec_instance/FPU_instance/finv_instance/xr_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.048ns (25.532%)  route 0.140ns (74.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Clock Net Delay (Source):      0.917ns (routing 0.127ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.142ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        0.917     2.015    design_1_i/core_0/inst/exec_instance/FPU_instance/finv_instance/clk
    SLICE_X72Y60         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/finv_instance/xr_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.063 r  design_1_i/core_0/inst/exec_instance/FPU_instance/finv_instance/xr_reg[2][4]/Q
                         net (fo=4, routed)           0.140     2.203    design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[3][22]_0[3]
    SLICE_X71Y60         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.081     2.075    design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/clk
    SLICE_X71Y60         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[3][4]/C
                         clock pessimism              0.020     2.095    
    SLICE_X71Y60         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     2.150    design_1_i/core_0/inst/exec_instance/FPU_instance/sqrt_instance/xr_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/core_0/inst/exec_instance/uart_tx_instance/tx_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/uart_tx_instance/tx_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.054ns
  Clock Net Delay (Source):      0.854ns (routing 0.127ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.142ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        0.854     1.952    design_1_i/core_0/inst/exec_instance/uart_tx_instance/clk
    SLICE_X51Y67         FDRE                                         r  design_1_i/core_0/inst/exec_instance/uart_tx_instance/tx_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.001 r  design_1_i/core_0/inst/exec_instance/uart_tx_instance/tx_busy_reg/Q
                         net (fo=3, routed)           0.037     2.038    design_1_i/core_0/inst/exec_instance/uart_tx_instance/uart_busy_wire
    SLICE_X51Y67         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.015     2.053 r  design_1_i/core_0/inst/exec_instance/uart_tx_instance/tx_busy_i_1/O
                         net (fo=1, routed)           0.012     2.065    design_1_i/core_0/inst/exec_instance/uart_tx_instance/tx_busy_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  design_1_i/core_0/inst/exec_instance/uart_tx_instance/tx_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.015     2.009    design_1_i/core_0/inst/exec_instance/uart_tx_instance/clk
    SLICE_X51Y67         FDRE                                         r  design_1_i/core_0/inst/exec_instance/uart_tx_instance/tx_busy_reg/C
                         clock pessimism             -0.054     1.956    
    SLICE_X51Y67         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.012    design_1_i/core_0/inst/exec_instance/uart_tx_instance/tx_busy_reg
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/xr_reg[1][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/xr_reg[2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    -0.019ns
  Clock Net Delay (Source):      0.888ns (routing 0.127ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.142ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        0.888     1.986    design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/clk
    SLICE_X59Y61         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/xr_reg[1][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.035 r  design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/xr_reg[1][29]/Q
                         net (fo=1, routed)           0.147     2.182    design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/xr_reg[1]_67[29]
    SLICE_X60Y61         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/xr_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        1.059     2.053    design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/clk
    SLICE_X60Y61         FDRE                                         r  design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/xr_reg[2][29]/C
                         clock pessimism              0.019     2.073    
    SLICE_X60Y61         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.129    design_1_i/core_0/inst/exec_instance/FPU_instance/fdiv_instance/u1/xr_reg[2][29]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/core_0/inst/exec_instance/uart_rx_instance/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            design_1_i/core_0/inst/exec_instance/uart_rx_instance/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.829ns (routing 0.127ns, distribution 0.702ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.142ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.905 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.071    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.098 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        0.829     1.927    design_1_i/core_0/inst/exec_instance/uart_rx_instance/clk
    SLICE_X49Y130        FDRE                                         r  design_1_i/core_0/inst/exec_instance/uart_rx_instance/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.976 r  design_1_i/core_0/inst/exec_instance/uart_rx_instance/rdata_reg[2]/Q
                         net (fo=15, routed)          0.035     2.011    design_1_i/core_0/inst/exec_instance/uart_rx_instance/uart_in_wire[2]
    SLICE_X49Y130        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     2.026 r  design_1_i/core_0/inst/exec_instance/uart_rx_instance/rdata[2]_i_1/O
                         net (fo=1, routed)           0.016     2.042    design_1_i/core_0/inst/exec_instance/uart_rx_instance/rdata[2]_i_1_n_0
    SLICE_X49Y130        FDRE                                         r  design_1_i/core_0/inst/exec_instance/uart_rx_instance/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.755 r  design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.963    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.994 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=4088, routed)        0.990     1.984    design_1_i/core_0/inst/exec_instance/uart_rx_instance/clk
    SLICE_X49Y130        FDRE                                         r  design_1_i/core_0/inst/exec_instance/uart_rx_instance/rdata_reg[2]/C
                         clock pessimism             -0.053     1.932    
    SLICE_X49Y130        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.988    design_1_i/core_0/inst/exec_instance/uart_rx_instance/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { design_1_i/clk_wiz/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         7.692       5.731      RAMB36_X5Y52  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_145/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         7.692       5.731      RAMB36_X6Y53  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_188/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         7.692       5.731      RAMB36_X3Y45  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_232/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         7.692       5.731      RAMB36_X5Y22  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         7.692       5.731      RAMB36_X5Y26  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         7.692       5.731      RAMB36_X5Y53  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_146/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         7.692       5.731      RAMB36_X6Y54  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_189/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         7.692       5.731      RAMB36_X7Y0   design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_233/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         7.692       5.731      RAMB36_X5Y12  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_60/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         7.692       5.731      RAMB36_X2Y6   design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_100/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X5Y54  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_147/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X2Y13  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_107/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X6Y20  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_32/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X2Y40  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_208/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X5Y24  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_8/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X1Y25  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_84/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X1Y26  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_85/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X6Y31  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_43/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X4Y7   design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_47/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X5Y25  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_9/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X6Y53  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_188/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X5Y22  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X5Y26  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_10/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X6Y54  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_189/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X7Y0   design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_233/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X2Y6   design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_100/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X5Y13  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_61/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X5Y14  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_62/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X5Y56  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_149/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         3.846       2.866      RAMB36_X6Y40  design_1_i/core_0/inst/block_ram_instance/ram_reg_bram_191/CLKARDCLK



