
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.42default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
Æ
Running: %s
333*	simulator2š
…/opt/Xilinx/Vivado/2013.4/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_v_behav --prj /home/andrew/vivadoprojects/lab7/lab7.sim/sim_1/behav/testbench_v.prj work.testbench_v work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
É
+Analyzing Verilog file "%s" into library %s165*xsimverific2d
P/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/software/software.v2default:default2
work2default:defaultZ10-165
È
+Analyzing Verilog file "%s" into library %s165*xsimverific2c
O/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/kcpsm6.v2default:default2
work2default:defaultZ10-165
è
Aparameter declaration is not allowed here in this mode of verilog1700*xsimverific2e
O/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/kcpsm6.v2default:default2
14802default:default8@Z10-2021
è
Aparameter declaration is not allowed here in this mode of verilog1700*xsimverific2e
O/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/kcpsm6.v2default:default2
14812default:default8@Z10-2021
è
Aparameter declaration is not allowed here in this mode of verilog1700*xsimverific2e
O/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/kcpsm6.v2default:default2
14822default:default8@Z10-2021
è
Aparameter declaration is not allowed here in this mode of verilog1700*xsimverific2e
O/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/kcpsm6.v2default:default2
17932default:default8@Z10-2021
è
Aparameter declaration is not allowed here in this mode of verilog1700*xsimverific2e
O/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/kcpsm6.v2default:default2
18822default:default8@Z10-2021
è
Aparameter declaration is not allowed here in this mode of verilog1700*xsimverific2e
O/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/kcpsm6.v2default:default2
18832default:default8@Z10-2021
è
Aparameter declaration is not allowed here in this mode of verilog1700*xsimverific2e
O/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/kcpsm6.v2default:default2
18842default:default8@Z10-2021
Ê
+Analyzing Verilog file "%s" into library %s165*xsimverific2e
Q/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/tutorial.v2default:default2
work2default:defaultZ10-165
Ç
+Analyzing Verilog file "%s" into library %s165*xsimverific2b
N/home/andrew/vivadoprojects/lab7/lab7.srcs/sim_1/imports/lab7files/testbench.v2default:default2
work2default:defaultZ10-165
ª
+Analyzing Verilog file "%s" into library %s165*xsimverific2E
1/opt/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b1111111111111111...
2default:defaultZ43-3953
_
Compiling module %s405*	simulator2-
unisims_ver.sffsrce_fdre
2default:defaultZ43-3953
b
Compiling module %s405*	simulator20
unisims_ver.FDRE(INIT=1'b0)
2default:defaultZ43-3953
U
Compiling module %s405*	simulator2#
unisims_ver.FD
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b0100000110000000...
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b0100000000000000...
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.LUT6
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b1100110000110011...
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b0111011101110111...
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b0111100000000000...
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b1111111111111111...
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b0111100101000000...
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b0111011100001000...
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b1101000000000000...
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b0100111111001111...
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b1100000011001100...
2default:defaultZ43-3953
V
Compiling module %s405*	simulator2$
unisims_ver.FDR
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b1000000000000000...
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b0100000000000000...
2default:defaultZ43-3953
X
Compiling module %s405*	simulator2&
unisims_ver.XORCY
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b0100001110111100...
2default:defaultZ43-3953
X
Compiling module %s405*	simulator2&
unisims_ver.MUXCY
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b0110011001100111...
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.FDRE
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b1010001010000000...
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 unisims_ver.LUT6_2(INIT=64'b01)
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b0110100000000000...
2default:defaultZ43-3953
]
Compiling module %s405*	simulator2+
unisims_ver.FDRE_copy1
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.FD_2
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b1111111100000000...
2default:defaultZ43-3953
Y
Compiling module %s405*	simulator2'
unisims_ver.RAM32M
2default:defaultZ43-3953
X
Compiling module %s405*	simulator2&
unisims_ver.FDR_2
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b0101010010100110...
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b0101010001001010...
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.LUT6_2(INIT=64'b0110100101101001...
2default:defaultZ43-3953
Y
Compiling module %s405*	simulator2'
unisims_ver.RAM64M
2default:defaultZ43-3953
Z
Compiling module %s405*	simulator2(
work.kcpsm6_default
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.RAMB36E1(INITP_00=256'b010101001...
2default:defaultZ43-3953
T
Compiling module %s405*	simulator2"
work.software
2default:defaultZ43-3953
T
Compiling module %s405*	simulator2"
work.tutorial
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
work.testbench_v
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
52default:defaultZ43-3497
a
Built simulation snapshot %s
278*	simulator2%
testbench_v_behav2default:defaultZ43-3394


End Record