# vsim -c ./tests/work/cpu_tb.project_phase1_tb 
# Start time: 14:44:23 on Mar 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: designs/RED_Unit.v(41): (vopt-2685) [TFMPC] - Too few port connections for 'iCLA_first_level_1'.  Expected 11, found 7.
# ** Warning: designs/RED_Unit.v(41): (vopt-2718) [TFMPC] - Missing connection for port 'G_group'.
# ** Warning: designs/RED_Unit.v(41): (vopt-2718) [TFMPC] - Missing connection for port 'P_group'.
# ** Warning: designs/RED_Unit.v(41): (vopt-2718) [TFMPC] - Missing connection for port 'neg_Ovfl'.
# ** Warning: designs/RED_Unit.v(41): (vopt-2718) [TFMPC] - Missing connection for port 'pos_Ovfl'.
# ** Warning: designs/RED_Unit.v(44): (vopt-2685) [TFMPC] - Too few port connections for 'iCLA_first_level_2'.  Expected 11, found 7.
# ** Warning: designs/RED_Unit.v(44): (vopt-2718) [TFMPC] - Missing connection for port 'G_group'.
# ** Warning: designs/RED_Unit.v(44): (vopt-2718) [TFMPC] - Missing connection for port 'P_group'.
# ** Warning: designs/RED_Unit.v(44): (vopt-2718) [TFMPC] - Missing connection for port 'neg_Ovfl'.
# ** Warning: designs/RED_Unit.v(44): (vopt-2718) [TFMPC] - Missing connection for port 'pos_Ovfl'.
# ** Warning: designs/RED_Unit.v(47): (vopt-2685) [TFMPC] - Too few port connections for 'iCLA_first_level_3'.  Expected 11, found 7.
# ** Warning: designs/RED_Unit.v(47): (vopt-2718) [TFMPC] - Missing connection for port 'G_group'.
# ** Warning: designs/RED_Unit.v(47): (vopt-2718) [TFMPC] - Missing connection for port 'P_group'.
# ** Warning: designs/RED_Unit.v(47): (vopt-2718) [TFMPC] - Missing connection for port 'neg_Ovfl'.
# ** Warning: designs/RED_Unit.v(47): (vopt-2718) [TFMPC] - Missing connection for port 'pos_Ovfl'.
# ** Warning: designs/RED_Unit.v(50): (vopt-2685) [TFMPC] - Too few port connections for 'iCLA_first_level_4'.  Expected 11, found 7.
# ** Warning: designs/RED_Unit.v(50): (vopt-2718) [TFMPC] - Missing connection for port 'G_group'.
# ** Warning: designs/RED_Unit.v(50): (vopt-2718) [TFMPC] - Missing connection for port 'P_group'.
# ** Warning: designs/RED_Unit.v(50): (vopt-2718) [TFMPC] - Missing connection for port 'neg_Ovfl'.
# ** Warning: designs/RED_Unit.v(50): (vopt-2718) [TFMPC] - Missing connection for port 'pos_Ovfl'.
# ** Warning: designs/RED_Unit.v(68): (vopt-2685) [TFMPC] - Too few port connections for 'iCLA_second_level_1'.  Expected 8, found 4.
# ** Warning: designs/RED_Unit.v(68): (vopt-2718) [TFMPC] - Missing connection for port 'neg_Ovfl'.
# ** Warning: designs/RED_Unit.v(68): (vopt-2718) [TFMPC] - Missing connection for port 'pos_Ovfl'.
# ** Warning: designs/RED_Unit.v(68): (vopt-2718) [TFMPC] - Missing connection for port 'Ovfl'.
# ** Warning: designs/RED_Unit.v(68): (vopt-2718) [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: designs/RED_Unit.v(71): (vopt-2685) [TFMPC] - Too few port connections for 'iCLA_second_level_2'.  Expected 8, found 4.
# ** Warning: designs/RED_Unit.v(71): (vopt-2718) [TFMPC] - Missing connection for port 'neg_Ovfl'.
# ** Warning: designs/RED_Unit.v(71): (vopt-2718) [TFMPC] - Missing connection for port 'pos_Ovfl'.
# ** Warning: designs/RED_Unit.v(71): (vopt-2718) [TFMPC] - Missing connection for port 'Ovfl'.
# ** Warning: designs/RED_Unit.v(71): (vopt-2718) [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: designs/RED_Unit.v(77): (vopt-2685) [TFMPC] - Too few port connections for 'iCLA_third_level'.  Expected 8, found 4.
# ** Warning: designs/RED_Unit.v(77): (vopt-2718) [TFMPC] - Missing connection for port 'neg_Ovfl'.
# ** Warning: designs/RED_Unit.v(77): (vopt-2718) [TFMPC] - Missing connection for port 'pos_Ovfl'.
# ** Warning: designs/RED_Unit.v(77): (vopt-2718) [TFMPC] - Missing connection for port 'Ovfl'.
# ** Warning: designs/RED_Unit.v(77): (vopt-2718) [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: designs/ALU.v(67): (vopt-2685) [TFMPC] - Too few port connections for 'iPSA'.  Expected 4, found 3.
# ** Warning: designs/ALU.v(67): (vopt-2718) [TFMPC] - Missing connection for port 'Error'.
# ** Warning: designs/PSA_16bit.v(32): (vopt-2685) [TFMPC] - Too few port connections for 'iCLA'.  Expected 11, found 10.
# ** Warning: designs/PSA_16bit.v(32): (vopt-2718) [TFMPC] - Missing connection for port 'Cout'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=40.
# //  Questa Sim
# //  Version 2023.2_1 linux May 12 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.project_phase1_tb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.PC_Register(fast)
# Loading work.PC_control(fast)
# Loading work.CLA_16bit(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.Shifter(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ControlUnit(fast)
# Loading work.ALU(fast)
# Loading work.PSA_16bit(fast)
# Loading work.RED_Unit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_8bit(fast)
# Loading work.flag_register(fast)
# Loading work.dff(fast__1)
# Loading work.memory1c(fast__1)
# Loading work.dff(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : tests/project_phase1_tb.v(126)
#    Time: 2800 ns  Iteration: 1  Instance: /project_phase1_tb
# End time: 14:44:27 on Mar 05,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 40
