// Seed: 2183394688
module module_0 (
    input tri id_0,
    output wor id_1,
    input tri0 id_2,
    input supply0 id_3
);
  logic id_5 = -1'd0;
  wire id_6, id_7, id_8, id_9, id_10;
endmodule
module module_1 #(
    parameter id_1  = 32'd27,
    parameter id_10 = 32'd82,
    parameter id_3  = 32'd21
) (
    input uwire id_0,
    output wor _id_1,
    input wire id_2,
    input uwire _id_3,
    input uwire id_4
    , _id_10,
    input supply0 id_5,
    input supply0 id_6,
    output wand id_7,
    output supply1 id_8
);
  longint [id_1 : id_3  +  -1] id_11[id_10 : -1  &  -1  -  -1];
  ;
  wire id_12;
  assign id_7 = (id_5) + id_2;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_4,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
