

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Sat Nov 30 13:37:44 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.878|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  52585|  52585|  52585|  52585|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  52584|  52584|      1878|          -|          -|    28|    no    |
        | + Loop 1.1      |   1876|   1876|        67|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |     64|     64|         4|          -|          -|    16|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    245|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      15|      4|
|Multiplexer      |        -|      -|       -|    104|
|Register         |        -|      -|     170|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     185|    353|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_15s_16s_30_1_1_U67  |network_mul_mul_15s_16s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_4_w_s_U  |pointwise_conv2d_fix_4_SeparableConv2D_4_w_s  |        0|  15|   4|    16|   15|     1|          240|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                              |        0|  15|   4|    16|   15|     1|          240|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |in_d_1_fu_233_p2       |     +    |      0|  0|  15|           5|           1|
    |next_mul_fu_243_p2     |     +    |      0|  0|  19|          10|          14|
    |out_h_2_fu_153_p2      |     +    |      0|  0|  15|           5|           1|
    |out_w_2_fu_199_p2      |     +    |      0|  0|  15|           5|           1|
    |tmp1_fu_249_p2         |     +    |      0|  0|  19|          14|          14|
    |tmp_27_cast_fu_307_p2  |     +    |      0|  0|  21|          15|          15|
    |tmp_4_fu_301_p2        |     +    |      0|  0|  23|          15|          16|
    |tmp_7_fu_258_p2        |     +    |      0|  0|  21|          15|          15|
    |tmp_fu_213_p2          |     +    |      0|  0|  13|          11|          11|
    |tmp_s_fu_292_p2        |     +    |      0|  0|  23|          16|          16|
    |tmp_1_fu_183_p2        |     -    |      0|  0|  13|          11|          11|
    |exitcond1_fu_193_p2    |   icmp   |      0|  0|  11|           5|           4|
    |exitcond2_fu_147_p2    |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_227_p2     |   icmp   |      0|  0|  11|           5|           6|
    |p_tmp_s_fu_321_p3      |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 245|         138|         130|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  44|          9|    1|          9|
    |in_d_reg_125           |   9|          2|    5|         10|
    |out_h_reg_90           |   9|          2|    5|         10|
    |out_w_reg_101          |   9|          2|    5|         10|
    |output_load_1_reg_112  |   9|          2|   16|         32|
    |output_r_d0            |  15|          3|   16|         48|
    |phi_mul_reg_136        |   9|          2|   14|         28|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 104|         22|   62|        147|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_4_w_3_reg_405  |  15|   0|   15|          0|
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |in_d_1_reg_380                 |   5|   0|    5|          0|
    |in_d_reg_125                   |   5|   0|    5|          0|
    |input_load_reg_400             |  16|   0|   16|          0|
    |next_mul_reg_385               |  14|   0|   14|          0|
    |out_h_2_reg_344                |   5|   0|    5|          0|
    |out_h_reg_90                   |   5|   0|    5|          0|
    |out_w_2_reg_362                |   5|   0|    5|          0|
    |out_w_reg_101                  |   5|   0|    5|          0|
    |output_addr_reg_372            |  14|   0|   14|          0|
    |output_load_1_reg_112          |  16|   0|   16|          0|
    |phi_mul_reg_136                |  14|   0|   14|          0|
    |tmp_11_reg_410                 |  16|   0|   16|          0|
    |tmp_1_reg_349                  |   9|   0|   11|          2|
    |tmp_22_cast_reg_354            |  13|   0|   15|          2|
    |tmp_23_cast4_reg_367           |   5|   0|   14|          9|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 170|   0|  183|         13|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	8  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	4  / true
8 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%out_h = phi i5 [ 0, %.preheader4.preheader.critedge ], [ %out_h_2, %.preheader4.loopexit ]"   --->   Operation 11 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %out_h, -4" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 12 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 13 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.78ns)   --->   "%out_h_2 = add i5 %out_h, 1" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 14 'add' 'out_h_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %.preheader.preheader" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 16 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl to i11" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 17 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 18 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %p_shl1 to i11" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 19 'zext' 'p_shl1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%tmp_1 = sub i11 %p_shl_cast, %p_shl1_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 20 'sub' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i11 %tmp_1 to i15" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 21 'sext' 'tmp_22_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 22 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 23 'speclooptripcount' 'empty_12' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 24 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%out_w = phi i5 [ %out_w_2, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 25 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %out_w, -4" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 26 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 27 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.78ns)   --->   "%out_w_2 = add i5 %out_w, 1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 28 'add' 'out_w_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.loopexit, label %0" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_23_cast4 = zext i5 %out_w to i14" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 30 'zext' 'tmp_23_cast4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i5 %out_w to i11" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 31 'zext' 'tmp_23_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.63ns)   --->   "%tmp = add i11 %tmp_1, %tmp_23_cast" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 32 'add' 'tmp' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i11 %tmp to i32" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 33 'sext' 'tmp_25_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = zext i32 %tmp_25_cast to i64" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 34 'zext' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_2" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 35 'getelementptr' 'output_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %1" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 36 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 37 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.87>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%output_load_1 = phi i16 [ 0, %0 ], [ %tmp_s, %2 ]" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 38 'phi' 'output_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%in_d = phi i5 [ 0, %0 ], [ %in_d_1, %2 ]"   --->   Operation 39 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %next_mul, %2 ]"   --->   Operation 40 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (3.25ns)   --->   "store i16 %output_load_1, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 41 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 42 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %in_d, -16" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 42 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 43 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.78ns)   --->   "%in_d_1 = add i5 %in_d, 1" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 44 'add' 'in_d_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge, label %2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i5 %in_d to i4" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 46 'trunc' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.81ns)   --->   "%next_mul = add i14 784, %phi_mul"   --->   Operation 47 'add' 'next_mul' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.81ns)   --->   "%tmp1 = add i14 %tmp_23_cast4, %phi_mul" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 48 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i14 %tmp1 to i15" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 49 'zext' 'tmp1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.81ns)   --->   "%tmp_7 = add i15 %tmp_22_cast, %tmp1_cast" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 50 'add' 'tmp_7' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i15 %tmp_7 to i32" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 51 'sext' 'tmp_32_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_8 = zext i32 %tmp_32_cast to i64" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 52 'zext' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_8" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 53 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 54 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_9 = zext i4 %tmp_6 to i64" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 55 'zext' 'tmp_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_w_2 = getelementptr [16 x i15]* @SeparableConv2D_4_w_s, i64 0, i64 %tmp_9" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 56 'getelementptr' 'SeparableConv2D_4_w_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (3.25ns)   --->   "%SeparableConv2D_4_w_3 = load i15* %SeparableConv2D_4_w_2, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 57 'load' 'SeparableConv2D_4_w_3' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 58 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 58 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 59 [1/2] (3.25ns)   --->   "%SeparableConv2D_4_w_3 = load i15* %SeparableConv2D_4_w_2, align 2" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 59 'load' 'SeparableConv2D_4_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_34_cast = sext i16 %input_load to i30" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 60 'sext' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i15 %SeparableConv2D_4_w_3 to i30" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 61 'sext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_10 = mul i30 %tmp_37_cast, %tmp_34_cast" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 62 'mul' 'tmp_10' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_11 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_10, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 63 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.07>
ST_7 : Operation 64 [1/1] (2.07ns)   --->   "%tmp_s = add i16 %tmp_11, %output_load_1" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 64 'add' 'tmp_s' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "br label %1" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 6.08>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i16 %output_load_1 to i15" [layers_c/pointwise_conv2d.cpp:21]   --->   Operation 66 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (2.07ns)   --->   "%tmp_4 = add i16 -10739, %output_load_1" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 67 'add' 'tmp_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (1.94ns)   --->   "%tmp_27_cast = add i15 -10739, %tmp_3" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 68 'add' 'tmp_27_cast' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_4, i32 15)" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 69 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.75ns)   --->   "%p_tmp_s = select i1 %tmp_5, i15 0, i15 %tmp_27_cast" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 70 'select' 'p_tmp_s' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%p_tmp_cast = zext i15 %p_tmp_s to i16" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 71 'zext' 'p_tmp_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (3.25ns)   --->   "store i16 %p_tmp_cast, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 72 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_4_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (speclooptripcount) [ 000000000]
StgValue_10           (br               ) [ 011111111]
out_h                 (phi              ) [ 001000000]
exitcond2             (icmp             ) [ 001111111]
empty_9               (speclooptripcount) [ 000000000]
out_h_2               (add              ) [ 011111111]
StgValue_15           (br               ) [ 000000000]
p_shl                 (bitconcatenate   ) [ 000000000]
p_shl_cast            (zext             ) [ 000000000]
p_shl1                (bitconcatenate   ) [ 000000000]
p_shl1_cast           (zext             ) [ 000000000]
tmp_1                 (sub              ) [ 000111111]
tmp_22_cast           (sext             ) [ 000111111]
StgValue_22           (br               ) [ 001111111]
empty_12              (speclooptripcount) [ 000000000]
StgValue_24           (ret              ) [ 000000000]
out_w                 (phi              ) [ 000100000]
exitcond1             (icmp             ) [ 001111111]
empty_10              (speclooptripcount) [ 000000000]
out_w_2               (add              ) [ 001111111]
StgValue_29           (br               ) [ 000000000]
tmp_23_cast4          (zext             ) [ 000011110]
tmp_23_cast           (zext             ) [ 000000000]
tmp                   (add              ) [ 000000000]
tmp_25_cast           (sext             ) [ 000000000]
tmp_2                 (zext             ) [ 000000000]
output_addr           (getelementptr    ) [ 000011111]
StgValue_36           (br               ) [ 001111111]
StgValue_37           (br               ) [ 011111111]
output_load_1         (phi              ) [ 000011111]
in_d                  (phi              ) [ 000010000]
phi_mul               (phi              ) [ 000010000]
StgValue_41           (store            ) [ 000000000]
exitcond              (icmp             ) [ 001111111]
empty_11              (speclooptripcount) [ 000000000]
in_d_1                (add              ) [ 001111111]
StgValue_45           (br               ) [ 000000000]
tmp_6                 (trunc            ) [ 000000000]
next_mul              (add              ) [ 001111111]
tmp1                  (add              ) [ 000000000]
tmp1_cast             (zext             ) [ 000000000]
tmp_7                 (add              ) [ 000000000]
tmp_32_cast           (sext             ) [ 000000000]
tmp_8                 (zext             ) [ 000000000]
input_addr            (getelementptr    ) [ 000001000]
tmp_9                 (zext             ) [ 000000000]
SeparableConv2D_4_w_2 (getelementptr    ) [ 000001000]
input_load            (load             ) [ 000000100]
SeparableConv2D_4_w_3 (load             ) [ 000000100]
tmp_34_cast           (sext             ) [ 000000000]
tmp_37_cast           (sext             ) [ 000000000]
tmp_10                (mul              ) [ 000000000]
tmp_11                (partselect       ) [ 000000010]
tmp_s                 (add              ) [ 001111111]
StgValue_65           (br               ) [ 001111111]
tmp_3                 (trunc            ) [ 000000000]
tmp_4                 (add              ) [ 000000000]
tmp_27_cast           (add              ) [ 000000000]
tmp_5                 (bitselect        ) [ 000000000]
p_tmp_s               (select           ) [ 000000000]
p_tmp_cast            (zext             ) [ 000000000]
StgValue_72           (store            ) [ 000000000]
StgValue_73           (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_4_w_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_4_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="output_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="14" slack="1"/>
<pin id="61" dir="0" index="1" bw="16" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/4 StgValue_72/8 "/>
</bind>
</comp>

<comp id="64" class="1004" name="input_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="14" slack="0"/>
<pin id="73" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="77" class="1004" name="SeparableConv2D_4_w_2_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="15" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="4" slack="0"/>
<pin id="81" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_4_w_2/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_4_w_3/4 "/>
</bind>
</comp>

<comp id="90" class="1005" name="out_h_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="1"/>
<pin id="92" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="out_h_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="out_w_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="1"/>
<pin id="103" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="out_w_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/3 "/>
</bind>
</comp>

<comp id="112" class="1005" name="output_load_1_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="1"/>
<pin id="114" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_load_1 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="output_load_1_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="16" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_load_1/4 "/>
</bind>
</comp>

<comp id="125" class="1005" name="in_d_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="1"/>
<pin id="127" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_d (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="in_d_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="phi_mul_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="1"/>
<pin id="138" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="phi_mul_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="14" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="exitcond2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="0" index="1" bw="5" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="out_h_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_2/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_shl_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="5" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_shl_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_shl1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="0" index="1" bw="5" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_shl1_cast_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="0" index="1" bw="7" slack="0"/>
<pin id="186" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_22_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="exitcond1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="5" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="out_w_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_2/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_23_cast4_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast4/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_23_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="1"/>
<pin id="215" dir="0" index="1" bw="5" slack="0"/>
<pin id="216" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_25_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_25_cast/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="11" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="exitcond_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="in_d_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d_1/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_6_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="next_mul_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="0" index="1" bw="14" slack="0"/>
<pin id="246" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="1"/>
<pin id="251" dir="0" index="1" bw="14" slack="0"/>
<pin id="252" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp1_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="14" slack="0"/>
<pin id="256" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_7_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="2"/>
<pin id="260" dir="0" index="1" bw="14" slack="0"/>
<pin id="261" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_32_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="15" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_8_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="15" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_9_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_34_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="1"/>
<pin id="279" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_34_cast/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_37_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="15" slack="1"/>
<pin id="282" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_cast/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_11_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="30" slack="0"/>
<pin id="286" dir="0" index="2" bw="5" slack="0"/>
<pin id="287" dir="0" index="3" bw="6" slack="0"/>
<pin id="288" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_s_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="1"/>
<pin id="294" dir="0" index="1" bw="16" slack="3"/>
<pin id="295" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="1"/>
<pin id="299" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="15" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="1"/>
<pin id="304" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_27_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="15" slack="0"/>
<pin id="309" dir="0" index="1" bw="15" slack="0"/>
<pin id="310" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27_cast/8 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_5_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="16" slack="0"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_tmp_s_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="15" slack="0"/>
<pin id="324" dir="0" index="2" bw="15" slack="0"/>
<pin id="325" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_s/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_tmp_cast_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="15" slack="0"/>
<pin id="331" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_tmp_cast/8 "/>
</bind>
</comp>

<comp id="334" class="1007" name="tmp_10_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="15" slack="0"/>
<pin id="336" dir="0" index="1" bw="16" slack="0"/>
<pin id="337" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="344" class="1005" name="out_h_2_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h_2 "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="1"/>
<pin id="351" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_22_cast_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="15" slack="2"/>
<pin id="356" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22_cast "/>
</bind>
</comp>

<comp id="362" class="1005" name="out_w_2_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_w_2 "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_23_cast4_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="14" slack="1"/>
<pin id="369" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_cast4 "/>
</bind>
</comp>

<comp id="372" class="1005" name="output_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="14" slack="1"/>
<pin id="374" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="380" class="1005" name="in_d_1_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="5" slack="0"/>
<pin id="382" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="in_d_1 "/>
</bind>
</comp>

<comp id="385" class="1005" name="next_mul_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="14" slack="0"/>
<pin id="387" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="390" class="1005" name="input_addr_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="14" slack="1"/>
<pin id="392" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="395" class="1005" name="SeparableConv2D_4_w_2_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="1"/>
<pin id="397" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_w_2 "/>
</bind>
</comp>

<comp id="400" class="1005" name="input_load_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="1"/>
<pin id="402" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="405" class="1005" name="SeparableConv2D_4_w_3_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="15" slack="1"/>
<pin id="407" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_4_w_3 "/>
</bind>
</comp>

<comp id="410" class="1005" name="tmp_11_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="1"/>
<pin id="412" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_s_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="1"/>
<pin id="417" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="59" pin=1"/></net>

<net id="124"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="94" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="94" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="94" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="94" pin="4"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="167" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="179" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="105" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="105" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="105" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="105" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="231"><net_src comp="129" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="129" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="129" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="140" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="140" pin="4"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="249" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="258" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="275"><net_src comp="239" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="296"><net_src comp="112" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="112" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="42" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="112" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="297" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="46" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="301" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="48" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="326"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="50" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="307" pin="2"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="321" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="338"><net_src comp="280" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="277" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="334" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="347"><net_src comp="153" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="352"><net_src comp="183" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="357"><net_src comp="189" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="365"><net_src comp="199" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="370"><net_src comp="205" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="375"><net_src comp="52" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="383"><net_src comp="233" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="388"><net_src comp="243" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="393"><net_src comp="64" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="398"><net_src comp="77" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="403"><net_src comp="71" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="408"><net_src comp="84" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="413"><net_src comp="283" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="418"><net_src comp="292" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="116" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 8 }
	Port: SeparableConv2D_4_w_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix.4 : input_r | {4 5 }
	Port: pointwise_conv2d_fix.4 : SeparableConv2D_4_w_s | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		out_h_2 : 1
		StgValue_15 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_1 : 3
		tmp_22_cast : 4
	State 3
		exitcond1 : 1
		out_w_2 : 1
		StgValue_29 : 2
		tmp_23_cast4 : 1
		tmp_23_cast : 1
		tmp : 2
		tmp_25_cast : 3
		tmp_2 : 4
		output_addr : 5
	State 4
		StgValue_41 : 1
		exitcond : 1
		in_d_1 : 1
		StgValue_45 : 2
		tmp_6 : 1
		next_mul : 1
		tmp1 : 1
		tmp1_cast : 2
		tmp_7 : 3
		tmp_32_cast : 4
		tmp_8 : 5
		input_addr : 6
		input_load : 7
		tmp_9 : 2
		SeparableConv2D_4_w_2 : 3
		SeparableConv2D_4_w_3 : 4
	State 5
	State 6
		tmp_10 : 1
		tmp_11 : 2
	State 7
	State 8
		tmp_27_cast : 1
		tmp_5 : 1
		p_tmp_s : 2
		p_tmp_cast : 3
		StgValue_72 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |    out_h_2_fu_153   |    0    |    0    |    15   |
|          |    out_w_2_fu_199   |    0    |    0    |    15   |
|          |      tmp_fu_213     |    0    |    0    |    13   |
|          |    in_d_1_fu_233    |    0    |    0    |    15   |
|    add   |   next_mul_fu_243   |    0    |    0    |    19   |
|          |     tmp1_fu_249     |    0    |    0    |    19   |
|          |     tmp_7_fu_258    |    0    |    0    |    19   |
|          |     tmp_s_fu_292    |    0    |    0    |    23   |
|          |     tmp_4_fu_301    |    0    |    0    |    23   |
|          |  tmp_27_cast_fu_307 |    0    |    0    |    21   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond2_fu_147  |    0    |    0    |    11   |
|   icmp   |   exitcond1_fu_193  |    0    |    0    |    11   |
|          |   exitcond_fu_227   |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|  select  |    p_tmp_s_fu_321   |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|    sub   |     tmp_1_fu_183    |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|    mul   |    tmp_10_fu_334    |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     p_shl_fu_159    |    0    |    0    |    0    |
|          |    p_shl1_fu_171    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  p_shl_cast_fu_167  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_179 |    0    |    0    |    0    |
|          | tmp_23_cast4_fu_205 |    0    |    0    |    0    |
|          |  tmp_23_cast_fu_209 |    0    |    0    |    0    |
|   zext   |     tmp_2_fu_222    |    0    |    0    |    0    |
|          |   tmp1_cast_fu_254  |    0    |    0    |    0    |
|          |     tmp_8_fu_267    |    0    |    0    |    0    |
|          |     tmp_9_fu_272    |    0    |    0    |    0    |
|          |  p_tmp_cast_fu_329  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  tmp_22_cast_fu_189 |    0    |    0    |    0    |
|          |  tmp_25_cast_fu_218 |    0    |    0    |    0    |
|   sext   |  tmp_32_cast_fu_263 |    0    |    0    |    0    |
|          |  tmp_34_cast_fu_277 |    0    |    0    |    0    |
|          |  tmp_37_cast_fu_280 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |     tmp_6_fu_239    |    0    |    0    |    0    |
|          |     tmp_3_fu_297    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|    tmp_11_fu_283    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|     tmp_5_fu_313    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   244   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_4_w_2_reg_395|    4   |
|SeparableConv2D_4_w_3_reg_405|   15   |
|        in_d_1_reg_380       |    5   |
|         in_d_reg_125        |    5   |
|      input_addr_reg_390     |   14   |
|      input_load_reg_400     |   16   |
|       next_mul_reg_385      |   14   |
|       out_h_2_reg_344       |    5   |
|         out_h_reg_90        |    5   |
|       out_w_2_reg_362       |    5   |
|        out_w_reg_101        |    5   |
|     output_addr_reg_372     |   14   |
|    output_load_1_reg_112    |   16   |
|       phi_mul_reg_136       |   14   |
|        tmp_11_reg_410       |   16   |
|        tmp_1_reg_349        |   11   |
|     tmp_22_cast_reg_354     |   15   |
|     tmp_23_cast4_reg_367    |   14   |
|        tmp_s_reg_415        |   16   |
+-----------------------------+--------+
|            Total            |   209  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_59   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_access_fu_71   |  p0  |   2  |  14  |   28   ||    9    |
|    grp_access_fu_84   |  p0  |   2  |   4  |    8   ||    9    |
| output_load_1_reg_112 |  p0  |   2  |  16  |   32   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   100  ||  7.076  ||    36   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   244  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   209  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   209  |   280  |
+-----------+--------+--------+--------+--------+
