$date
	Mon Dec 15 11:32:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_dec $end
$var wire 4 ! out [3:0] $end
$var reg 1 " en $end
$var reg 2 # in [1:0] $end
$scope module decoder $end
$var wire 1 " en $end
$var wire 2 $ in [1:0] $end
$var reg 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
b0 !
$end
#2
b1 #
b1 $
#4
b10 !
b10 %
1"
#6
b1000 !
b1000 %
b11 #
b11 $
#14
