// Seed: 3278594453
module module_0 ();
  reg  id_1;
  wire id_2;
  reg  id_3;
  localparam id_4 = 1;
  always @(posedge "" - id_4) begin : LABEL_0
    id_1 = (-1);
    id_3 <= #1 -1'd0;
    id_1 = 1;
  end
  wire id_5;
  wire id_6;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd71,
    parameter id_7 = 32'd61
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output tri1 id_3;
  output wire id_2;
  output wire id_1;
  logic _id_5;
  assign id_3 = {1, 1};
  wire [-1 : 1  >>  id_5] id_6;
  wire _id_7;
  assign id_5 = id_5;
  wire [1  ^  -1 : id_7] id_8;
  module_0 modCall_1 ();
endmodule
