#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Sep  3 20:23:42 2019
# Process ID: 32738
# Current directory: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2
# Command line: vivado
# Log file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/vivado.log
# Journal file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- user.org:user:LED_CONTROLLER:1.0 - LED_CONTROLLER_0
Successfully read diagram <design_1> from BD file </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd>
ipx::edit_ip_in_project -upgrade true -name LED_CONTROLLER_v1_0_project -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.tmp/LED_CONTROLLER_v1_0_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/hdl/LED_CONTROLLER_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/hdl/LED_CONTROLLER_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 6613.820 ; gain = 0.000 ; free physical = 4105 ; free virtual = 9354
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/component.xml' ignored by IP packager.
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:LED_CONTROLLER:1.0 [get_ips  design_1_LED_CONTROLLER_0_0] -log ip_upgrade.log
Upgrading '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_LED_CONTROLLER_0_0 (LED_CONTROLLER_v1.0 1.0) from revision 3 to revision 4
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_LED_CONTROLLER_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files/sim_scripts -ip_user_files_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files -ipstatic_source_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/modelsim} {questa=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/questa} {ies=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/ies} {xcelium=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/xcelium} {vcs=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/vcs} {riviera=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_runs impl_1 -to_step write_bitstream -jobs 14
[Tue Sep  3 20:30:39 2019] Launched synth_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/synth_1/runme.log
[Tue Sep  3 20:30:39 2019] Launched impl_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/runme.log
file copy -force /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/design_1_wrapper.sysdef /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk -hwspec /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk -hwspec /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000093A
set_property PROGRAM.FILE {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user RGB_CONTROLLER 1.0 -dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:RGB_CONTROLLER:1.0]
set_property VALUE 5 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core user.org:user:RGB_CONTROLLER:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:RGB_CONTROLLER:1.0]
write_peripheral [ipx::find_open_core user.org:user:RGB_CONTROLLER:1.0]
set_property  ip_repo_paths  {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RGB_CONTROLLER_1.0 /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RGB_CONTROLLER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::edit_ip_in_project -upgrade true -name edit_RGB_CONTROLLER_v1_0 -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RGB_CONTROLLER_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RGB_CONTROLLER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RGB_CONTROLLER_1.0/hdl/RGB_CONTROLLER_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RGB_CONTROLLER_1.0/hdl/RGB_CONTROLLER_v1_0.v:]
current_project Module_2
current_project edit_RGB_CONTROLLER_v1_0
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RGB_CONTROLLER_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RGB_CONTROLLER_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RGB_CONTROLLER_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RGB_CONTROLLER_1.0'
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_LED_CONTROLLER_0_S00_AXI_reg}]
save_bd_design
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd> 
set_property offset 0x4BB00000 [get_bd_addr_segs {processing_system7_0/Data/SEG_LED_CONTROLLER_0_S00_AXI_reg}]
startgroup
create_bd_cell -type ip -vlnv user.org:user:RGB_CONTROLLER:1.0 RGB_CONTROLLER_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/RGB_CONTROLLER_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins RGB_CONTROLLER_0/S00_AXI]
Slave segment </RGB_CONTROLLER_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins RGB_CONTROLLER_0/o_RGB_1] [get_bd_pins RGB_CONTROLLER_0/o_RGB_0] [get_bd_pins RGB_CONTROLLER_0/o_RGB_2] [get_bd_pins RGB_CONTROLLER_0/o_RGB_3]
endgroup
save_bd_design
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 8677.613 ; gain = 0.000 ; free physical = 1034 ; free virtual = 7155
Restored from archive | CPU: 0.240000 secs | Memory: 1.355202 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 8677.613 ; gain = 0.000 ; free physical = 1034 ; free virtual = 7155
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8677.613 ; gain = 0.000 ; free physical = 1035 ; free virtual = 7156
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 8876.148 ; gain = 814.156 ; free physical = 948 ; free virtual = 7072
reset_run synth_1
launch_runs impl_1 -jobs 14
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_CONTROLLER_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Sep  3 21:58:39 2019] Launched synth_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/synth_1/runme.log
[Tue Sep  3 21:58:39 2019] Launched impl_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8930.887 ; gain = 54.738 ; free physical = 838 ; free virtual = 6976
close_design
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd}
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_RGB_CONTROLLER_0_S00_AXI_reg}]
set_property offset 0x4BB01000 [get_bd_addr_segs {processing_system7_0/Data/SEG_RGB_CONTROLLER_0_S00_AXI_reg}]
open_run impl_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.27 . Memory (MB): peak = 8930.887 ; gain = 0.000 ; free physical = 1131 ; free virtual = 6950
Restored from archive | CPU: 0.300000 secs | Memory: 1.992043 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.27 . Memory (MB): peak = 8930.887 ; gain = 0.000 ; free physical = 1131 ; free virtual = 6950
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8930.887 ; gain = 0.000 ; free physical = 1132 ; free virtual = 6951
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

place_ports {o_RGB_0_0[0]} U13
place_ports {o_RGB_0_0[1]} T19
place_ports {o_RGB_0_0[2]} W20
place_ports {o_RGB_1_0[2]} Y19
place_ports {o_RGB_1_0[1]} V20
startgroup
set_property package_pin "" [get_ports [list  {o_RGB_1_0[2]}]]
place_ports {o_RGB_1_0[0]} Y19
endgroup
place_ports {o_RGB_1_0[2]} W19
place_ports {o_RGB_2_0[0]} W18
place_ports {o_RGB_2_0[1]} W16
place_ports {o_RGB_2_0[2]} Y18
place_ports {o_RGB_3_0[0]} Y14
place_ports {o_RGB_3_0[1]} Y16
place_ports {o_RGB_3_0[2]} Y17
set_property target_constrs_file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/constrs_1/new/LED_cons.xdc [current_fileset -constrset]
save_constraints -force
save_bd_design
Wrote  : </home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run impl_1
launch_runs impl_1 -jobs 14
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RGB_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Sep  3 22:16:28 2019] Launched impl_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_RGB_0_0[2]} {o_RGB_0_0[1]} {o_RGB_0_0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_RGB_1_0[2]} {o_RGB_1_0[1]} {o_RGB_1_0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_RGB_2_0[2]} {o_RGB_2_0[1]} {o_RGB_2_0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_RGB_3_0[2]} {o_RGB_3_0[1]} {o_RGB_3_0[0]}]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 14
[Tue Sep  3 22:18:06 2019] Launched impl_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 14
[Tue Sep  3 22:19:14 2019] Launched impl_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.29 . Memory (MB): peak = 8985.754 ; gain = 0.000 ; free physical = 1264 ; free virtual = 6775
Restored from archive | CPU: 0.300000 secs | Memory: 1.970940 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.29 . Memory (MB): peak = 8985.754 ; gain = 0.000 ; free physical = 1264 ; free virtual = 6775
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8985.754 ; gain = 0.000 ; free physical = 1167 ; free virtual = 6678
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
[Tue Sep  3 22:20:07 2019] Launched synth_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/synth_1/runme.log
[Tue Sep  3 22:20:07 2019] Launched impl_1...
Run output will be captured here: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 8985.754 ; gain = 0.000 ; free physical = 1687 ; free virtual = 6745
Restored from archive | CPU: 0.290000 secs | Memory: 1.970940 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 8985.754 ; gain = 0.000 ; free physical = 1687 ; free virtual = 6745
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8985.754 ; gain = 0.000 ; free physical = 1652 ; free virtual = 6709
file copy -force /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/design_1_wrapper.sysdef /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk -hwspec /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk -hwspec /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep  3 23:30:45 2019...
