# do VHDLDemo.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:00:18 on Feb 14,2017
# vlog -work work VHDLDemo.vo 
# -- Compiling module NAND2Gate_1
# 
# Top level modules:
# 	NAND2Gate_1
# End time: 19:00:18 on Feb 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:00:18 on Feb 14,2017
# vlog -work work VHDLDemo.vwf.vt 
# -- Compiling module NAND2Gate_1_vlg_vec_tst
# 
# Top level modules:
# 	NAND2Gate_1_vlg_vec_tst
# End time: 19:00:18 on Feb 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.NAND2Gate_1_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 19:00:18 on Feb 14,2017
# Loading work.NAND2Gate_1_vlg_vec_tst
# Loading work.NAND2Gate_1
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# ** Note: $finish    : VHDLDemo.vwf.vt(45)
#    Time: 1 us  Iteration: 0  Instance: /NAND2Gate_1_vlg_vec_tst
# End time: 19:00:19 on Feb 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
