vendor_name = ModelSim
source_file = 1, D:/DIG_PROYECTO/DIG_PROYECTO/ALU/ALU.vhd
source_file = 1, D:/DIG_PROYECTO/DIG_PROYECTO/deco7segV1/deco7segV1.vhd
source_file = 1, D:/DIG_PROYECTO/DIG_PROYECTO/ALU_test/ALU_test.vhd
source_file = 1, D:/DIG_PROYECTO/DIG_PROYECTO/ALU_test/Waveform.vwf
source_file = 1, D:/DIG_PROYECTO/DIG_PROYECTO/ALU_test/db/ALU_test.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/DIG_PROYECTO/DIG_PROYECTO/ALU_test/db/add_sub_4ti.tdf
design_name = ALU_test
instance = comp, \NZVC[0]~output , NZVC[0]~output, ALU_test, 1
instance = comp, \NZVC[1]~output , NZVC[1]~output, ALU_test, 1
instance = comp, \NZVC[2]~output , NZVC[2]~output, ALU_test, 1
instance = comp, \NZVC[3]~output , NZVC[3]~output, ALU_test, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, ALU_test, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, ALU_test, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, ALU_test, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, ALU_test, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, ALU_test, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, ALU_test, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, ALU_test, 1
instance = comp, \HEX2[7]~output , HEX2[7]~output, ALU_test, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, ALU_test, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, ALU_test, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, ALU_test, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, ALU_test, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, ALU_test, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, ALU_test, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, ALU_test, 1
instance = comp, \HEX3[7]~output , HEX3[7]~output, ALU_test, 1
instance = comp, \ALU_Sel[1]~input , ALU_Sel[1]~input, ALU_test, 1
instance = comp, \ALU_Sel[2]~input , ALU_Sel[2]~input, ALU_test, 1
instance = comp, \N|Equal0~1 , N|Equal0~1, ALU_test, 1
instance = comp, \N|Equal0~1clkctrl , N|Equal0~1clkctrl, ALU_test, 1
instance = comp, \ALU_Sel[0]~input , ALU_Sel[0]~input, ALU_test, 1
instance = comp, \N|Equal0~0 , N|Equal0~0, ALU_test, 1
instance = comp, \A[7]~input , A[7]~input, ALU_test, 1
instance = comp, \B[7]~input , B[7]~input, ALU_test, 1
instance = comp, \N|Add0|auto_generated|_~0 , N|Add0|auto_generated|_~0, ALU_test, 1
instance = comp, \B[6]~input , B[6]~input, ALU_test, 1
instance = comp, \N|Add0|auto_generated|_~1 , N|Add0|auto_generated|_~1, ALU_test, 1
instance = comp, \A[6]~input , A[6]~input, ALU_test, 1
instance = comp, \A[5]~input , A[5]~input, ALU_test, 1
instance = comp, \B[5]~input , B[5]~input, ALU_test, 1
instance = comp, \N|Add0|auto_generated|_~2 , N|Add0|auto_generated|_~2, ALU_test, 1
instance = comp, \A[4]~input , A[4]~input, ALU_test, 1
instance = comp, \B[4]~input , B[4]~input, ALU_test, 1
instance = comp, \N|Add0|auto_generated|_~3 , N|Add0|auto_generated|_~3, ALU_test, 1
instance = comp, \B[3]~input , B[3]~input, ALU_test, 1
instance = comp, \N|Add0|auto_generated|_~4 , N|Add0|auto_generated|_~4, ALU_test, 1
instance = comp, \A[3]~input , A[3]~input, ALU_test, 1
instance = comp, \A[2]~input , A[2]~input, ALU_test, 1
instance = comp, \B[2]~input , B[2]~input, ALU_test, 1
instance = comp, \N|Add0|auto_generated|_~5 , N|Add0|auto_generated|_~5, ALU_test, 1
instance = comp, \B[1]~input , B[1]~input, ALU_test, 1
instance = comp, \N|Add0|auto_generated|_~6 , N|Add0|auto_generated|_~6, ALU_test, 1
instance = comp, \A[1]~input , A[1]~input, ALU_test, 1
instance = comp, \B[0]~input , B[0]~input, ALU_test, 1
instance = comp, \N|Add0|auto_generated|_~7 , N|Add0|auto_generated|_~7, ALU_test, 1
instance = comp, \A[0]~input , A[0]~input, ALU_test, 1
instance = comp, \N|Add0|auto_generated|result_int[0]~1 , N|Add0|auto_generated|result_int[0]~1, ALU_test, 1
instance = comp, \N|Add0|auto_generated|result_int[1]~2 , N|Add0|auto_generated|result_int[1]~2, ALU_test, 1
instance = comp, \N|Add0|auto_generated|result_int[2]~4 , N|Add0|auto_generated|result_int[2]~4, ALU_test, 1
instance = comp, \N|Add0|auto_generated|result_int[3]~6 , N|Add0|auto_generated|result_int[3]~6, ALU_test, 1
instance = comp, \N|Add0|auto_generated|result_int[4]~8 , N|Add0|auto_generated|result_int[4]~8, ALU_test, 1
instance = comp, \N|Add0|auto_generated|result_int[5]~10 , N|Add0|auto_generated|result_int[5]~10, ALU_test, 1
instance = comp, \N|Add0|auto_generated|result_int[6]~12 , N|Add0|auto_generated|result_int[6]~12, ALU_test, 1
instance = comp, \N|Add0|auto_generated|result_int[7]~14 , N|Add0|auto_generated|result_int[7]~14, ALU_test, 1
instance = comp, \N|Add0|auto_generated|result_int[8]~16 , N|Add0|auto_generated|result_int[8]~16, ALU_test, 1
instance = comp, \N|Add0|auto_generated|result_int[9]~18 , N|Add0|auto_generated|result_int[9]~18, ALU_test, 1
instance = comp, \N|NZVC[0] , N|NZVC[0], ALU_test, 1
instance = comp, \N|Add1~0 , N|Add1~0, ALU_test, 1
instance = comp, \N|Add1~2 , N|Add1~2, ALU_test, 1
instance = comp, \N|Add1~4 , N|Add1~4, ALU_test, 1
instance = comp, \N|Add1~6 , N|Add1~6, ALU_test, 1
instance = comp, \N|Add1~8 , N|Add1~8, ALU_test, 1
instance = comp, \N|Add1~10 , N|Add1~10, ALU_test, 1
instance = comp, \N|Add1~12 , N|Add1~12, ALU_test, 1
instance = comp, \N|Add1~14 , N|Add1~14, ALU_test, 1
instance = comp, \N|Add0~0 , N|Add0~0, ALU_test, 1
instance = comp, \N|Add0~2 , N|Add0~2, ALU_test, 1
instance = comp, \N|Add0~4 , N|Add0~4, ALU_test, 1
instance = comp, \N|Add0~6 , N|Add0~6, ALU_test, 1
instance = comp, \N|Add0~8 , N|Add0~8, ALU_test, 1
instance = comp, \N|Add0~10 , N|Add0~10, ALU_test, 1
instance = comp, \N|Add0~12 , N|Add0~12, ALU_test, 1
instance = comp, \N|Add0~14 , N|Add0~14, ALU_test, 1
instance = comp, \N|NZVC[1]~0 , N|NZVC[1]~0, ALU_test, 1
instance = comp, \N|NZVC[1]~1 , N|NZVC[1]~1, ALU_test, 1
instance = comp, \N|NZVC[1] , N|NZVC[1], ALU_test, 1
instance = comp, \N|NZVC[2]~5 , N|NZVC[2]~5, ALU_test, 1
instance = comp, \N|NZVC[2]~2 , N|NZVC[2]~2, ALU_test, 1
instance = comp, \N|NZVC[2]~3 , N|NZVC[2]~3, ALU_test, 1
instance = comp, \N|NZVC[2]~4 , N|NZVC[2]~4, ALU_test, 1
instance = comp, \N|NZVC[2]~6 , N|NZVC[2]~6, ALU_test, 1
instance = comp, \N|NZVC[2]~7 , N|NZVC[2]~7, ALU_test, 1
instance = comp, \N|NZVC[2] , N|NZVC[2], ALU_test, 1
instance = comp, \N|NZVC[3] , N|NZVC[3], ALU_test, 1
instance = comp, \N|ALU_Result[0] , N|ALU_Result[0], ALU_test, 1
instance = comp, \N|ALU_Result[1] , N|ALU_Result[1], ALU_test, 1
instance = comp, \N|ALU_Result[2] , N|ALU_Result[2], ALU_test, 1
instance = comp, \N|ALU_Result[3] , N|ALU_Result[3], ALU_test, 1
instance = comp, \S0|Mux6~0 , S0|Mux6~0, ALU_test, 1
instance = comp, \S0|Mux5~0 , S0|Mux5~0, ALU_test, 1
instance = comp, \S0|Mux4~0 , S0|Mux4~0, ALU_test, 1
instance = comp, \S0|Mux3~0 , S0|Mux3~0, ALU_test, 1
instance = comp, \S0|Mux2~0 , S0|Mux2~0, ALU_test, 1
instance = comp, \S0|Mux1~0 , S0|Mux1~0, ALU_test, 1
instance = comp, \S0|Mux0~0 , S0|Mux0~0, ALU_test, 1
instance = comp, \N|ALU_Result[5] , N|ALU_Result[5], ALU_test, 1
instance = comp, \N|ALU_Result[4] , N|ALU_Result[4], ALU_test, 1
instance = comp, \N|ALU_Result[6] , N|ALU_Result[6], ALU_test, 1
instance = comp, \S1|Mux6~0 , S1|Mux6~0, ALU_test, 1
instance = comp, \S1|Mux5~0 , S1|Mux5~0, ALU_test, 1
instance = comp, \S1|Mux4~0 , S1|Mux4~0, ALU_test, 1
instance = comp, \S1|Mux3~0 , S1|Mux3~0, ALU_test, 1
instance = comp, \S1|Mux2~0 , S1|Mux2~0, ALU_test, 1
instance = comp, \S1|Mux1~0 , S1|Mux1~0, ALU_test, 1
instance = comp, \S1|Mux0~0 , S1|Mux0~0, ALU_test, 1
