# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do final_project_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {final_project.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:59 on Jun 21,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." final_project.vo 
# -- Compiling module finalproject
# -- Compiling module hard_block
# 
# Top level modules:
# 	finalproject
# End time: 11:49:00 on Jun 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA_WORK/final_project {D:/FPGA_WORK/final_project/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:49:00 on Jun 21,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA_WORK/final_project" D:/FPGA_WORK/final_project/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:49:00 on Jun 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" testbench 
# Start time: 11:49:00 on Jun 21,2018
# Loading work.testbench
# Loading work.finalproject
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from final_project_v.sdo
# ** Warning: (vsim-3017) D:/FPGA_WORK/final_project/testbench.v(17): [TFMPC] - Too few port connections. Expected 27, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top File: final_project.vo
# ** Warning: (vsim-3722) D:/FPGA_WORK/final_project/testbench.v(17): [TFMPC] - Missing connection for port 'L3bit_L0'.
# ** Warning: (vsim-3722) D:/FPGA_WORK/final_project/testbench.v(17): [TFMPC] - Missing connection for port 'L4bit_L0'.
# ** Warning: (vsim-3722) D:/FPGA_WORK/final_project/testbench.v(17): [TFMPC] - Missing connection for port 'L4bit_L1'.
# ** Warning: (vsim-3722) D:/FPGA_WORK/final_project/testbench.v(17): [TFMPC] - Missing connection for port 'L5bit_L0'.
# ** Warning: (vsim-3722) D:/FPGA_WORK/final_project/testbench.v(17): [TFMPC] - Missing connection for port 'L5bit_L1'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from final_project_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/FPGA_WORK/final_project/testbench.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/FPGA_WORK/final_project/testbench.v(95)
#    Time: 700 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/FPGA_WORK/final_project/testbench.v line 95
# End time: 11:49:52 on Jun 21,2018, Elapsed time: 0:00:52
# Errors: 0, Warnings: 6
