// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Full Version"

// DATE "11/08/2020 13:10:40"

// 
// Device: Altera EP4CE15F23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mcpu (
	clk,
	Reset,
	state_out,
	opcode,
	rs,
	rt,
	rd,
	zero,
	ins,
	ReadData1,
	ReadData2,
	pc0,
	result);
input 	clk;
input 	Reset;
output 	[2:0] state_out;
output 	[5:0] opcode;
output 	[4:0] rs;
output 	[4:0] rt;
output 	[4:0] rd;
output 	zero;
output 	[31:0] ins;
output 	[31:0] ReadData1;
output 	[31:0] ReadData2;
output 	[31:0] pc0;
output 	[31:0] result;

// Design Ports Information
// state_out[0]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_out[1]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_out[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[1]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[2]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[3]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[4]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[5]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs[0]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs[1]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs[2]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs[3]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs[4]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt[0]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt[1]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt[2]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt[3]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt[4]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[0]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[2]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[3]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd[4]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[0]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[1]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[2]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[3]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[4]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[5]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[6]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[7]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[8]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[9]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[10]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[11]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[12]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[13]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[14]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[15]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[16]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[17]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[18]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[19]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[20]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[21]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[22]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[23]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[24]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[25]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[26]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[27]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[28]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[29]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[30]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[31]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[0]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[1]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[2]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[3]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[4]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[5]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[6]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[7]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[8]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[9]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[10]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[11]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[12]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[13]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[14]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[15]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[16]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[17]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[18]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[19]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[20]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[21]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[22]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[23]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[24]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[25]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[26]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[27]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[28]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[29]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[30]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData1[31]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[0]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[2]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[3]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[4]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[5]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[6]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[7]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[8]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[9]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[10]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[11]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[12]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[13]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[14]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[15]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[16]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[17]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[18]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[19]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[20]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[21]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[22]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[23]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[24]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[25]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[26]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[27]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[28]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[29]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[30]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ReadData2[31]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[0]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[2]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[3]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[5]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[6]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[7]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[8]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[9]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[10]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[11]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[12]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[13]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[14]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[15]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[16]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[17]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[18]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[19]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[20]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[21]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[22]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[23]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[24]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[25]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[26]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[27]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[28]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[29]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[30]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc0[31]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[4]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[5]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[6]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[7]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[8]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[9]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[10]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[11]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[12]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[13]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[14]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[15]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[16]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[17]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[18]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[19]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[20]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[21]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[22]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[23]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[24]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[25]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[26]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[27]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[28]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[29]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[30]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[31]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mcpu_v.sdo");
// synopsys translate_on

wire \state_out[0]~output_o ;
wire \state_out[1]~output_o ;
wire \state_out[2]~output_o ;
wire \opcode[0]~output_o ;
wire \opcode[1]~output_o ;
wire \opcode[2]~output_o ;
wire \opcode[3]~output_o ;
wire \opcode[4]~output_o ;
wire \opcode[5]~output_o ;
wire \rs[0]~output_o ;
wire \rs[1]~output_o ;
wire \rs[2]~output_o ;
wire \rs[3]~output_o ;
wire \rs[4]~output_o ;
wire \rt[0]~output_o ;
wire \rt[1]~output_o ;
wire \rt[2]~output_o ;
wire \rt[3]~output_o ;
wire \rt[4]~output_o ;
wire \rd[0]~output_o ;
wire \rd[1]~output_o ;
wire \rd[2]~output_o ;
wire \rd[3]~output_o ;
wire \rd[4]~output_o ;
wire \zero~output_o ;
wire \ins[0]~output_o ;
wire \ins[1]~output_o ;
wire \ins[2]~output_o ;
wire \ins[3]~output_o ;
wire \ins[4]~output_o ;
wire \ins[5]~output_o ;
wire \ins[6]~output_o ;
wire \ins[7]~output_o ;
wire \ins[8]~output_o ;
wire \ins[9]~output_o ;
wire \ins[10]~output_o ;
wire \ins[11]~output_o ;
wire \ins[12]~output_o ;
wire \ins[13]~output_o ;
wire \ins[14]~output_o ;
wire \ins[15]~output_o ;
wire \ins[16]~output_o ;
wire \ins[17]~output_o ;
wire \ins[18]~output_o ;
wire \ins[19]~output_o ;
wire \ins[20]~output_o ;
wire \ins[21]~output_o ;
wire \ins[22]~output_o ;
wire \ins[23]~output_o ;
wire \ins[24]~output_o ;
wire \ins[25]~output_o ;
wire \ins[26]~output_o ;
wire \ins[27]~output_o ;
wire \ins[28]~output_o ;
wire \ins[29]~output_o ;
wire \ins[30]~output_o ;
wire \ins[31]~output_o ;
wire \ReadData1[0]~output_o ;
wire \ReadData1[1]~output_o ;
wire \ReadData1[2]~output_o ;
wire \ReadData1[3]~output_o ;
wire \ReadData1[4]~output_o ;
wire \ReadData1[5]~output_o ;
wire \ReadData1[6]~output_o ;
wire \ReadData1[7]~output_o ;
wire \ReadData1[8]~output_o ;
wire \ReadData1[9]~output_o ;
wire \ReadData1[10]~output_o ;
wire \ReadData1[11]~output_o ;
wire \ReadData1[12]~output_o ;
wire \ReadData1[13]~output_o ;
wire \ReadData1[14]~output_o ;
wire \ReadData1[15]~output_o ;
wire \ReadData1[16]~output_o ;
wire \ReadData1[17]~output_o ;
wire \ReadData1[18]~output_o ;
wire \ReadData1[19]~output_o ;
wire \ReadData1[20]~output_o ;
wire \ReadData1[21]~output_o ;
wire \ReadData1[22]~output_o ;
wire \ReadData1[23]~output_o ;
wire \ReadData1[24]~output_o ;
wire \ReadData1[25]~output_o ;
wire \ReadData1[26]~output_o ;
wire \ReadData1[27]~output_o ;
wire \ReadData1[28]~output_o ;
wire \ReadData1[29]~output_o ;
wire \ReadData1[30]~output_o ;
wire \ReadData1[31]~output_o ;
wire \ReadData2[0]~output_o ;
wire \ReadData2[1]~output_o ;
wire \ReadData2[2]~output_o ;
wire \ReadData2[3]~output_o ;
wire \ReadData2[4]~output_o ;
wire \ReadData2[5]~output_o ;
wire \ReadData2[6]~output_o ;
wire \ReadData2[7]~output_o ;
wire \ReadData2[8]~output_o ;
wire \ReadData2[9]~output_o ;
wire \ReadData2[10]~output_o ;
wire \ReadData2[11]~output_o ;
wire \ReadData2[12]~output_o ;
wire \ReadData2[13]~output_o ;
wire \ReadData2[14]~output_o ;
wire \ReadData2[15]~output_o ;
wire \ReadData2[16]~output_o ;
wire \ReadData2[17]~output_o ;
wire \ReadData2[18]~output_o ;
wire \ReadData2[19]~output_o ;
wire \ReadData2[20]~output_o ;
wire \ReadData2[21]~output_o ;
wire \ReadData2[22]~output_o ;
wire \ReadData2[23]~output_o ;
wire \ReadData2[24]~output_o ;
wire \ReadData2[25]~output_o ;
wire \ReadData2[26]~output_o ;
wire \ReadData2[27]~output_o ;
wire \ReadData2[28]~output_o ;
wire \ReadData2[29]~output_o ;
wire \ReadData2[30]~output_o ;
wire \ReadData2[31]~output_o ;
wire \pc0[0]~output_o ;
wire \pc0[1]~output_o ;
wire \pc0[2]~output_o ;
wire \pc0[3]~output_o ;
wire \pc0[4]~output_o ;
wire \pc0[5]~output_o ;
wire \pc0[6]~output_o ;
wire \pc0[7]~output_o ;
wire \pc0[8]~output_o ;
wire \pc0[9]~output_o ;
wire \pc0[10]~output_o ;
wire \pc0[11]~output_o ;
wire \pc0[12]~output_o ;
wire \pc0[13]~output_o ;
wire \pc0[14]~output_o ;
wire \pc0[15]~output_o ;
wire \pc0[16]~output_o ;
wire \pc0[17]~output_o ;
wire \pc0[18]~output_o ;
wire \pc0[19]~output_o ;
wire \pc0[20]~output_o ;
wire \pc0[21]~output_o ;
wire \pc0[22]~output_o ;
wire \pc0[23]~output_o ;
wire \pc0[24]~output_o ;
wire \pc0[25]~output_o ;
wire \pc0[26]~output_o ;
wire \pc0[27]~output_o ;
wire \pc0[28]~output_o ;
wire \pc0[29]~output_o ;
wire \pc0[30]~output_o ;
wire \pc0[31]~output_o ;
wire \result[0]~output_o ;
wire \result[1]~output_o ;
wire \result[2]~output_o ;
wire \result[3]~output_o ;
wire \result[4]~output_o ;
wire \result[5]~output_o ;
wire \result[6]~output_o ;
wire \result[7]~output_o ;
wire \result[8]~output_o ;
wire \result[9]~output_o ;
wire \result[10]~output_o ;
wire \result[11]~output_o ;
wire \result[12]~output_o ;
wire \result[13]~output_o ;
wire \result[14]~output_o ;
wire \result[15]~output_o ;
wire \result[16]~output_o ;
wire \result[17]~output_o ;
wire \result[18]~output_o ;
wire \result[19]~output_o ;
wire \result[20]~output_o ;
wire \result[21]~output_o ;
wire \result[22]~output_o ;
wire \result[23]~output_o ;
wire \result[24]~output_o ;
wire \result[25]~output_o ;
wire \result[26]~output_o ;
wire \result[27]~output_o ;
wire \result[28]~output_o ;
wire \result[29]~output_o ;
wire \result[30]~output_o ;
wire \result[31]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \control|state~16_combout ;
wire \control|state.wb1~q ;
wire \control|state~14_combout ;
wire \control|state.sif~q ;
wire \control|state~15_combout ;
wire \control|state.sid~q ;
wire \control|state~13_combout ;
wire \control|state.exe1~q ;
wire \control|WideOr2~combout ;
wire \control|WideOr1~combout ;
wire \control|state_out[1]~feeder_combout ;
wire \pc|Address[2]~29_combout ;
wire \Reset~inputclkctrl_outclk ;
wire \pc|Address[3]~30_combout ;
wire \pc|Address[3]~31 ;
wire \pc|Address[4]~32_combout ;
wire \pc|Address[4]~33 ;
wire \pc|Address[5]~34_combout ;
wire \pc|Address[5]~35 ;
wire \pc|Address[6]~36_combout ;
wire \pc|Address[6]~37 ;
wire \pc|Address[7]~38_combout ;
wire \pc|Address[7]~39 ;
wire \pc|Address[8]~40_combout ;
wire \pc|Address[8]~41 ;
wire \pc|Address[9]~42_combout ;
wire \pc|Address[9]~43 ;
wire \pc|Address[10]~44_combout ;
wire \pc|Address[10]~45 ;
wire \pc|Address[11]~46_combout ;
wire \pc|Address[11]~47 ;
wire \pc|Address[12]~48_combout ;
wire \pc|Address[12]~49 ;
wire \pc|Address[13]~50_combout ;
wire \pc|Address[13]~51 ;
wire \pc|Address[14]~52_combout ;
wire \pc|Address[14]~53 ;
wire \pc|Address[15]~54_combout ;
wire \pc|Address[15]~55 ;
wire \pc|Address[16]~56_combout ;
wire \pc|Address[16]~57 ;
wire \pc|Address[17]~58_combout ;
wire \pc|Address[17]~59 ;
wire \pc|Address[18]~60_combout ;
wire \regfile|i_data[2]~33 ;
wire \regfile|i_data[3]~35 ;
wire \regfile|i_data[4]~37 ;
wire \regfile|i_data[5]~39 ;
wire \regfile|i_data[6]~41 ;
wire \regfile|i_data[7]~43 ;
wire \regfile|i_data[8]~45 ;
wire \regfile|i_data[9]~47 ;
wire \regfile|i_data[10]~49 ;
wire \regfile|i_data[11]~51 ;
wire \regfile|i_data[12]~53 ;
wire \regfile|i_data[13]~55 ;
wire \regfile|i_data[14]~57 ;
wire \regfile|i_data[15]~59 ;
wire \regfile|i_data[16]~61 ;
wire \regfile|i_data[17]~63 ;
wire \regfile|i_data[18]~64_combout ;
wire \~GND~combout ;
wire \pc|Address[18]~61 ;
wire \pc|Address[19]~62_combout ;
wire \regfile|i_data[18]~65 ;
wire \regfile|i_data[19]~66_combout ;
wire \pc|Address[19]~63 ;
wire \pc|Address[20]~64_combout ;
wire \regfile|i_data[19]~67 ;
wire \regfile|i_data[20]~68_combout ;
wire \pc|Address[20]~65 ;
wire \pc|Address[21]~66_combout ;
wire \regfile|i_data[20]~69 ;
wire \regfile|i_data[21]~70_combout ;
wire \pc|Address[21]~67 ;
wire \pc|Address[22]~68_combout ;
wire \regfile|i_data[21]~71 ;
wire \regfile|i_data[22]~72_combout ;
wire \pc|Address[22]~69 ;
wire \pc|Address[23]~70_combout ;
wire \regfile|i_data[22]~73 ;
wire \regfile|i_data[23]~74_combout ;
wire \pc|Address[23]~71 ;
wire \pc|Address[24]~72_combout ;
wire \regfile|i_data[23]~75 ;
wire \regfile|i_data[24]~76_combout ;
wire \pc|Address[24]~73 ;
wire \pc|Address[25]~74_combout ;
wire \regfile|i_data[24]~77 ;
wire \regfile|i_data[25]~78_combout ;
wire \pc|Address[25]~75 ;
wire \pc|Address[26]~76_combout ;
wire \regfile|i_data[25]~79 ;
wire \regfile|i_data[26]~80_combout ;
wire \pc|Address[26]~77 ;
wire \pc|Address[27]~78_combout ;
wire \regfile|i_data[26]~81 ;
wire \regfile|i_data[27]~82_combout ;
wire \pc|Address[27]~79 ;
wire \pc|Address[28]~80_combout ;
wire \regfile|i_data[27]~83 ;
wire \regfile|i_data[28]~84_combout ;
wire \pc|Address[28]~81 ;
wire \pc|Address[29]~82_combout ;
wire \regfile|i_data[28]~85 ;
wire \regfile|i_data[29]~86_combout ;
wire \pc|Address[29]~83 ;
wire \pc|Address[30]~84_combout ;
wire \regfile|i_data[29]~87 ;
wire \regfile|i_data[30]~88_combout ;
wire \pc|Address[30]~85 ;
wire \pc|Address[31]~86_combout ;
wire \regfile|i_data[30]~89 ;
wire \regfile|i_data[31]~90_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a31 ;
wire \ADR|o_data[31]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \BDR|o_data[31]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \BDR|o_data[30]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \BDR|o_data[29]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \BDR|o_data[28]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a27 ;
wire \ADR|o_data[27]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a26 ;
wire \ADR|o_data[26]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a25 ;
wire \ADR|o_data[25]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a24 ;
wire \ADR|o_data[24]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a23 ;
wire \ADR|o_data[23]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a22 ;
wire \ADR|o_data[22]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a21 ;
wire \ADR|o_data[21]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a20 ;
wire \ADR|o_data[20]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a19 ;
wire \ADR|o_data[19]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \BDR|o_data[18]~feeder_combout ;
wire \regfile|i_data[2]~32_combout ;
wire \regfile|i_data[3]~34_combout ;
wire \regfile|i_data[4]~36_combout ;
wire \regfile|i_data[5]~38_combout ;
wire \regfile|i_data[6]~40_combout ;
wire \regfile|i_data[7]~42_combout ;
wire \regfile|i_data[8]~44_combout ;
wire \regfile|i_data[9]~46_combout ;
wire \regfile|i_data[10]~48_combout ;
wire \regfile|i_data[11]~50_combout ;
wire \regfile|i_data[12]~52_combout ;
wire \regfile|i_data[13]~54_combout ;
wire \regfile|i_data[14]~56_combout ;
wire \regfile|i_data[15]~58_combout ;
wire \regfile|i_data[16]~60_combout ;
wire \regfile|i_data[17]~62_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \BDR|o_data[17]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a16 ;
wire \ADR|o_data[16]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \BDR|o_data[15]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \BDR|o_data[14]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \BDR|o_data[13]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \BDR|o_data[12]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \BDR|o_data[11]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a10 ;
wire \ADR|o_data[10]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a9 ;
wire \ADR|o_data[9]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \BDR|o_data[8]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \BDR|o_data[7]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a6 ;
wire \ADR|o_data[6]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \BDR|o_data[5]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a4 ;
wire \ADR|o_data[4]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \BDR|o_data[3]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \BDR|o_data[2]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a1 ;
wire \ADR|o_data[1]~feeder_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \BDR|o_data[0]~feeder_combout ;
wire \alu|Add0~1 ;
wire \alu|Add0~3 ;
wire \alu|Add0~5 ;
wire \alu|Add0~7 ;
wire \alu|Add0~9 ;
wire \alu|Add0~11 ;
wire \alu|Add0~13 ;
wire \alu|Add0~15 ;
wire \alu|Add0~17 ;
wire \alu|Add0~19 ;
wire \alu|Add0~21 ;
wire \alu|Add0~23 ;
wire \alu|Add0~25 ;
wire \alu|Add0~27 ;
wire \alu|Add0~29 ;
wire \alu|Add0~31 ;
wire \alu|Add0~33 ;
wire \alu|Add0~34_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \BDR|o_data[16]~feeder_combout ;
wire \alu|Add0~32_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a15 ;
wire \ADR|o_data[15]~feeder_combout ;
wire \alu|Add0~30_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a14 ;
wire \ADR|o_data[14]~feeder_combout ;
wire \alu|Add0~28_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a13 ;
wire \ADR|o_data[13]~feeder_combout ;
wire \alu|Add0~26_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a12 ;
wire \ADR|o_data[12]~feeder_combout ;
wire \alu|Add0~24_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a11 ;
wire \ADR|o_data[11]~feeder_combout ;
wire \alu|Add0~22_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \BDR|o_data[10]~feeder_combout ;
wire \alu|Add0~20_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \BDR|o_data[9]~feeder_combout ;
wire \alu|Add0~18_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a8 ;
wire \ADR|o_data[8]~feeder_combout ;
wire \alu|Add0~16_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a7 ;
wire \ADR|o_data[7]~feeder_combout ;
wire \alu|Add0~14_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \BDR|o_data[6]~feeder_combout ;
wire \alu|Add0~12_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a5 ;
wire \ADR|o_data[5]~feeder_combout ;
wire \alu|Add0~10_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \BDR|o_data[4]~feeder_combout ;
wire \alu|Add0~8_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a3 ;
wire \ADR|o_data[3]~feeder_combout ;
wire \alu|Add0~6_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a2 ;
wire \ADR|o_data[2]~feeder_combout ;
wire \alu|Add0~4_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \BDR|o_data[1]~feeder_combout ;
wire \alu|Add0~2_combout ;
wire \regfile|i_data~31_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \ADR|o_data[0]~feeder_combout ;
wire \alu|Add0~0_combout ;
wire \regfile|i_data~30_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a17 ;
wire \ADR|o_data[17]~feeder_combout ;
wire \alu|Add0~35 ;
wire \alu|Add0~37 ;
wire \alu|Add0~39 ;
wire \alu|Add0~41 ;
wire \alu|Add0~43 ;
wire \alu|Add0~45 ;
wire \alu|Add0~47 ;
wire \alu|Add0~49 ;
wire \alu|Add0~51 ;
wire \alu|Add0~53 ;
wire \alu|Add0~55 ;
wire \alu|Add0~57 ;
wire \alu|Add0~59 ;
wire \alu|Add0~61 ;
wire \alu|Add0~62_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a30 ;
wire \ADR|o_data[30]~feeder_combout ;
wire \alu|Add0~60_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a29 ;
wire \ADR|o_data[29]~feeder_combout ;
wire \alu|Add0~58_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a28 ;
wire \ADR|o_data[28]~feeder_combout ;
wire \alu|Add0~56_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \BDR|o_data[27]~feeder_combout ;
wire \alu|Add0~54_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \BDR|o_data[26]~feeder_combout ;
wire \alu|Add0~52_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \BDR|o_data[25]~feeder_combout ;
wire \alu|Add0~50_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \BDR|o_data[23]~feeder_combout ;
wire \alu|Add0~46_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \BDR|o_data[22]~feeder_combout ;
wire \alu|Add0~44_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \BDR|o_data[21]~feeder_combout ;
wire \alu|Add0~42_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \BDR|o_data[20]~feeder_combout ;
wire \alu|Add0~40_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \BDR|o_data[19]~feeder_combout ;
wire \alu|Add0~38_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \ADR|o_data[18]~feeder_combout ;
wire \alu|Add0~36_combout ;
wire \regfile|register_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \BDR|o_data[24]~feeder_combout ;
wire \alu|Add0~48_combout ;
wire \alu|WideOr0~8_combout ;
wire \alu|WideOr0~1_combout ;
wire \alu|WideOr0~2_combout ;
wire \alu|WideOr0~3_combout ;
wire \alu|WideOr0~0_combout ;
wire \alu|WideOr0~4_combout ;
wire \alu|WideOr0~9_combout ;
wire \alu|WideOr0~6_combout ;
wire \alu|WideOr0~5_combout ;
wire \alu|WideOr0~7_combout ;
wire \alu|WideOr0~combout ;
wire [31:0] \BDR|o_data ;
wire [31:0] \pc|Address ;
wire [31:0] \ALUM2DR|o_data ;
wire [31:0] \regfile|i_data ;
wire [2:0] \control|state_out ;
wire [31:0] \ADR|o_data ;

wire [17:0] \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [17:0] \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;

assign \regfile|register_rtl_0|auto_generated|ram_block1a0~portadataout  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \regfile|register_rtl_0|auto_generated|ram_block1a1  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \regfile|register_rtl_0|auto_generated|ram_block1a2  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \regfile|register_rtl_0|auto_generated|ram_block1a3  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \regfile|register_rtl_0|auto_generated|ram_block1a4  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \regfile|register_rtl_0|auto_generated|ram_block1a5  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \regfile|register_rtl_0|auto_generated|ram_block1a6  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \regfile|register_rtl_0|auto_generated|ram_block1a7  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \regfile|register_rtl_0|auto_generated|ram_block1a8  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \regfile|register_rtl_0|auto_generated|ram_block1a9  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \regfile|register_rtl_0|auto_generated|ram_block1a10  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \regfile|register_rtl_0|auto_generated|ram_block1a11  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \regfile|register_rtl_0|auto_generated|ram_block1a12  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \regfile|register_rtl_0|auto_generated|ram_block1a13  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \regfile|register_rtl_0|auto_generated|ram_block1a14  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \regfile|register_rtl_0|auto_generated|ram_block1a15  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \regfile|register_rtl_0|auto_generated|ram_block1a16  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \regfile|register_rtl_0|auto_generated|ram_block1a17  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \regfile|register_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regfile|register_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regfile|register_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regfile|register_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regfile|register_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regfile|register_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regfile|register_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regfile|register_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regfile|register_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regfile|register_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regfile|register_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regfile|register_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regfile|register_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regfile|register_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regfile|register_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regfile|register_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regfile|register_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regfile|register_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];

assign \regfile|register_rtl_0|auto_generated|ram_block1a18~portadataout  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \regfile|register_rtl_0|auto_generated|ram_block1a19  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \regfile|register_rtl_0|auto_generated|ram_block1a20  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \regfile|register_rtl_0|auto_generated|ram_block1a21  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \regfile|register_rtl_0|auto_generated|ram_block1a22  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \regfile|register_rtl_0|auto_generated|ram_block1a23  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \regfile|register_rtl_0|auto_generated|ram_block1a24  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \regfile|register_rtl_0|auto_generated|ram_block1a25  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \regfile|register_rtl_0|auto_generated|ram_block1a26  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];
assign \regfile|register_rtl_0|auto_generated|ram_block1a27  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [9];
assign \regfile|register_rtl_0|auto_generated|ram_block1a28  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [10];
assign \regfile|register_rtl_0|auto_generated|ram_block1a29  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [11];
assign \regfile|register_rtl_0|auto_generated|ram_block1a30  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [12];
assign \regfile|register_rtl_0|auto_generated|ram_block1a31  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [13];

assign \regfile|register_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \regfile|register_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \regfile|register_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \regfile|register_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];
assign \regfile|register_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [4];
assign \regfile|register_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [5];
assign \regfile|register_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [6];
assign \regfile|register_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [7];
assign \regfile|register_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [8];
assign \regfile|register_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [9];
assign \regfile|register_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [10];
assign \regfile|register_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [11];
assign \regfile|register_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [12];
assign \regfile|register_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0  = \regfile|register_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [13];

// Location: IOOBUF_X41_Y18_N23
cycloneive_io_obuf \state_out[0]~output (
	.i(\control|state_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \state_out[0]~output .bus_hold = "false";
defparam \state_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N23
cycloneive_io_obuf \state_out[1]~output (
	.i(\control|state_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \state_out[1]~output .bus_hold = "false";
defparam \state_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N30
cycloneive_io_obuf \state_out[2]~output (
	.i(\control|state_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \state_out[2]~output .bus_hold = "false";
defparam \state_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N30
cycloneive_io_obuf \opcode[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[0]~output .bus_hold = "false";
defparam \opcode[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N23
cycloneive_io_obuf \opcode[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[1]~output .bus_hold = "false";
defparam \opcode[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \opcode[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[2]~output .bus_hold = "false";
defparam \opcode[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N30
cycloneive_io_obuf \opcode[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[3]~output .bus_hold = "false";
defparam \opcode[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cycloneive_io_obuf \opcode[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[4]~output .bus_hold = "false";
defparam \opcode[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y4_N2
cycloneive_io_obuf \opcode[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[5]~output .bus_hold = "false";
defparam \opcode[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N30
cycloneive_io_obuf \rs[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs[0]~output .bus_hold = "false";
defparam \rs[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N30
cycloneive_io_obuf \rs[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs[1]~output .bus_hold = "false";
defparam \rs[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \rs[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs[2]~output .bus_hold = "false";
defparam \rs[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \rs[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs[3]~output .bus_hold = "false";
defparam \rs[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneive_io_obuf \rs[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs[4]~output .bus_hold = "false";
defparam \rs[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
cycloneive_io_obuf \rt[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rt[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rt[0]~output .bus_hold = "false";
defparam \rt[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \rt[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rt[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rt[1]~output .bus_hold = "false";
defparam \rt[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N9
cycloneive_io_obuf \rt[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rt[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rt[2]~output .bus_hold = "false";
defparam \rt[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N2
cycloneive_io_obuf \rt[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rt[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rt[3]~output .bus_hold = "false";
defparam \rt[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N9
cycloneive_io_obuf \rt[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rt[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rt[4]~output .bus_hold = "false";
defparam \rt[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \rd[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[0]~output .bus_hold = "false";
defparam \rd[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N23
cycloneive_io_obuf \rd[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[1]~output .bus_hold = "false";
defparam \rd[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \rd[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[2]~output .bus_hold = "false";
defparam \rd[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \rd[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[3]~output .bus_hold = "false";
defparam \rd[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \rd[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd[4]~output .bus_hold = "false";
defparam \rd[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N30
cycloneive_io_obuf \zero~output (
	.i(!\alu|WideOr0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zero~output_o ),
	.obar());
// synopsys translate_off
defparam \zero~output .bus_hold = "false";
defparam \zero~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N2
cycloneive_io_obuf \ins[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[0]~output .bus_hold = "false";
defparam \ins[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
cycloneive_io_obuf \ins[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[1]~output .bus_hold = "false";
defparam \ins[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N2
cycloneive_io_obuf \ins[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[2]~output .bus_hold = "false";
defparam \ins[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N16
cycloneive_io_obuf \ins[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[3]~output .bus_hold = "false";
defparam \ins[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y4_N9
cycloneive_io_obuf \ins[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[4]~output .bus_hold = "false";
defparam \ins[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \ins[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[5]~output .bus_hold = "false";
defparam \ins[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ins[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[6]~output .bus_hold = "false";
defparam \ins[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N2
cycloneive_io_obuf \ins[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[7]~output .bus_hold = "false";
defparam \ins[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N23
cycloneive_io_obuf \ins[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[8]~output .bus_hold = "false";
defparam \ins[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \ins[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[9]~output .bus_hold = "false";
defparam \ins[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ins[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[10]~output .bus_hold = "false";
defparam \ins[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N30
cycloneive_io_obuf \ins[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[11]~output .bus_hold = "false";
defparam \ins[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \ins[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[12]~output .bus_hold = "false";
defparam \ins[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \ins[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[13]~output .bus_hold = "false";
defparam \ins[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneive_io_obuf \ins[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[14]~output .bus_hold = "false";
defparam \ins[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N2
cycloneive_io_obuf \ins[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[15]~output .bus_hold = "false";
defparam \ins[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \ins[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[16]~output .bus_hold = "false";
defparam \ins[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneive_io_obuf \ins[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[17]~output .bus_hold = "false";
defparam \ins[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \ins[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[18]~output .bus_hold = "false";
defparam \ins[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N9
cycloneive_io_obuf \ins[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[19]~output .bus_hold = "false";
defparam \ins[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \ins[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[20]~output .bus_hold = "false";
defparam \ins[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \ins[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[21]~output .bus_hold = "false";
defparam \ins[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N2
cycloneive_io_obuf \ins[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[22]~output .bus_hold = "false";
defparam \ins[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \ins[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[23]~output .bus_hold = "false";
defparam \ins[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N9
cycloneive_io_obuf \ins[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[24]~output .bus_hold = "false";
defparam \ins[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \ins[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[25]~output .bus_hold = "false";
defparam \ins[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \ins[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[26]~output .bus_hold = "false";
defparam \ins[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \ins[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[27]~output .bus_hold = "false";
defparam \ins[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \ins[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[28]~output .bus_hold = "false";
defparam \ins[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N23
cycloneive_io_obuf \ins[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[29]~output .bus_hold = "false";
defparam \ins[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \ins[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[30]~output .bus_hold = "false";
defparam \ins[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N23
cycloneive_io_obuf \ins[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ins[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ins[31]~output .bus_hold = "false";
defparam \ins[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
cycloneive_io_obuf \ReadData1[0]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[0]~output .bus_hold = "false";
defparam \ReadData1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneive_io_obuf \ReadData1[1]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[1]~output .bus_hold = "false";
defparam \ReadData1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneive_io_obuf \ReadData1[2]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[2]~output .bus_hold = "false";
defparam \ReadData1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N9
cycloneive_io_obuf \ReadData1[3]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[3]~output .bus_hold = "false";
defparam \ReadData1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cycloneive_io_obuf \ReadData1[4]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[4]~output .bus_hold = "false";
defparam \ReadData1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \ReadData1[5]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[5]~output .bus_hold = "false";
defparam \ReadData1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y29_N30
cycloneive_io_obuf \ReadData1[6]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[6]~output .bus_hold = "false";
defparam \ReadData1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N9
cycloneive_io_obuf \ReadData1[7]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[7]~output .bus_hold = "false";
defparam \ReadData1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N30
cycloneive_io_obuf \ReadData1[8]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[8]~output .bus_hold = "false";
defparam \ReadData1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneive_io_obuf \ReadData1[9]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[9]~output .bus_hold = "false";
defparam \ReadData1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneive_io_obuf \ReadData1[10]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[10]~output .bus_hold = "false";
defparam \ReadData1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N16
cycloneive_io_obuf \ReadData1[11]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[11]~output .bus_hold = "false";
defparam \ReadData1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneive_io_obuf \ReadData1[12]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[12]~output .bus_hold = "false";
defparam \ReadData1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \ReadData1[13]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[13]~output .bus_hold = "false";
defparam \ReadData1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
cycloneive_io_obuf \ReadData1[14]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[14]~output .bus_hold = "false";
defparam \ReadData1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneive_io_obuf \ReadData1[15]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[15]~output .bus_hold = "false";
defparam \ReadData1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N9
cycloneive_io_obuf \ReadData1[16]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a16 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[16]~output .bus_hold = "false";
defparam \ReadData1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N23
cycloneive_io_obuf \ReadData1[17]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a17 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[17]~output .bus_hold = "false";
defparam \ReadData1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N2
cycloneive_io_obuf \ReadData1[18]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[18]~output .bus_hold = "false";
defparam \ReadData1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N16
cycloneive_io_obuf \ReadData1[19]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a19 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[19]~output .bus_hold = "false";
defparam \ReadData1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N30
cycloneive_io_obuf \ReadData1[20]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a20 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[20]~output .bus_hold = "false";
defparam \ReadData1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N23
cycloneive_io_obuf \ReadData1[21]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a21 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[21]~output .bus_hold = "false";
defparam \ReadData1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N2
cycloneive_io_obuf \ReadData1[22]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a22 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[22]~output .bus_hold = "false";
defparam \ReadData1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N2
cycloneive_io_obuf \ReadData1[23]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a23 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[23]~output .bus_hold = "false";
defparam \ReadData1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N23
cycloneive_io_obuf \ReadData1[24]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a24 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[24]~output .bus_hold = "false";
defparam \ReadData1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneive_io_obuf \ReadData1[25]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a25 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[25]~output .bus_hold = "false";
defparam \ReadData1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N16
cycloneive_io_obuf \ReadData1[26]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a26 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[26]~output .bus_hold = "false";
defparam \ReadData1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N9
cycloneive_io_obuf \ReadData1[27]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a27 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[27]~output .bus_hold = "false";
defparam \ReadData1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N23
cycloneive_io_obuf \ReadData1[28]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a28 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[28]~output .bus_hold = "false";
defparam \ReadData1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \ReadData1[29]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a29 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[29]~output .bus_hold = "false";
defparam \ReadData1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N9
cycloneive_io_obuf \ReadData1[30]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a30 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[30]~output .bus_hold = "false";
defparam \ReadData1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneive_io_obuf \ReadData1[31]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a31 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData1[31]~output .bus_hold = "false";
defparam \ReadData1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N23
cycloneive_io_obuf \ReadData2[0]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[0]~output .bus_hold = "false";
defparam \ReadData2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N16
cycloneive_io_obuf \ReadData2[1]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[1]~output .bus_hold = "false";
defparam \ReadData2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneive_io_obuf \ReadData2[2]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[2]~output .bus_hold = "false";
defparam \ReadData2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneive_io_obuf \ReadData2[3]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[3]~output .bus_hold = "false";
defparam \ReadData2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N9
cycloneive_io_obuf \ReadData2[4]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[4]~output .bus_hold = "false";
defparam \ReadData2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N23
cycloneive_io_obuf \ReadData2[5]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[5]~output .bus_hold = "false";
defparam \ReadData2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N2
cycloneive_io_obuf \ReadData2[6]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[6]~output .bus_hold = "false";
defparam \ReadData2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N23
cycloneive_io_obuf \ReadData2[7]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[7]~output .bus_hold = "false";
defparam \ReadData2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \ReadData2[8]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[8]~output .bus_hold = "false";
defparam \ReadData2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N16
cycloneive_io_obuf \ReadData2[9]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[9]~output .bus_hold = "false";
defparam \ReadData2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneive_io_obuf \ReadData2[10]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[10]~output .bus_hold = "false";
defparam \ReadData2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cycloneive_io_obuf \ReadData2[11]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[11]~output .bus_hold = "false";
defparam \ReadData2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N23
cycloneive_io_obuf \ReadData2[12]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[12]~output .bus_hold = "false";
defparam \ReadData2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N16
cycloneive_io_obuf \ReadData2[13]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[13]~output .bus_hold = "false";
defparam \ReadData2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneive_io_obuf \ReadData2[14]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[14]~output .bus_hold = "false";
defparam \ReadData2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N2
cycloneive_io_obuf \ReadData2[15]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[15]~output .bus_hold = "false";
defparam \ReadData2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N16
cycloneive_io_obuf \ReadData2[16]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[16]~output .bus_hold = "false";
defparam \ReadData2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N16
cycloneive_io_obuf \ReadData2[17]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[17]~output .bus_hold = "false";
defparam \ReadData2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N9
cycloneive_io_obuf \ReadData2[18]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[18]~output .bus_hold = "false";
defparam \ReadData2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N9
cycloneive_io_obuf \ReadData2[19]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[19]~output .bus_hold = "false";
defparam \ReadData2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N23
cycloneive_io_obuf \ReadData2[20]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[20]~output .bus_hold = "false";
defparam \ReadData2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N9
cycloneive_io_obuf \ReadData2[21]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[21]~output .bus_hold = "false";
defparam \ReadData2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneive_io_obuf \ReadData2[22]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[22]~output .bus_hold = "false";
defparam \ReadData2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cycloneive_io_obuf \ReadData2[23]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[23]~output .bus_hold = "false";
defparam \ReadData2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N9
cycloneive_io_obuf \ReadData2[24]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[24]~output .bus_hold = "false";
defparam \ReadData2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \ReadData2[25]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[25]~output .bus_hold = "false";
defparam \ReadData2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cycloneive_io_obuf \ReadData2[26]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[26]~output .bus_hold = "false";
defparam \ReadData2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N23
cycloneive_io_obuf \ReadData2[27]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[27]~output .bus_hold = "false";
defparam \ReadData2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N9
cycloneive_io_obuf \ReadData2[28]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[28]~output .bus_hold = "false";
defparam \ReadData2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneive_io_obuf \ReadData2[29]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[29]~output .bus_hold = "false";
defparam \ReadData2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneive_io_obuf \ReadData2[30]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[30]~output .bus_hold = "false";
defparam \ReadData2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \ReadData2[31]~output (
	.i(\regfile|register_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ReadData2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ReadData2[31]~output .bus_hold = "false";
defparam \ReadData2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \pc0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[0]~output .bus_hold = "false";
defparam \pc0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N2
cycloneive_io_obuf \pc0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[1]~output .bus_hold = "false";
defparam \pc0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneive_io_obuf \pc0[2]~output (
	.i(\pc|Address [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[2]~output .bus_hold = "false";
defparam \pc0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cycloneive_io_obuf \pc0[3]~output (
	.i(\pc|Address [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[3]~output .bus_hold = "false";
defparam \pc0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N2
cycloneive_io_obuf \pc0[4]~output (
	.i(\pc|Address [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[4]~output .bus_hold = "false";
defparam \pc0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N2
cycloneive_io_obuf \pc0[5]~output (
	.i(\pc|Address [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[5]~output .bus_hold = "false";
defparam \pc0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneive_io_obuf \pc0[6]~output (
	.i(\pc|Address [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[6]~output .bus_hold = "false";
defparam \pc0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneive_io_obuf \pc0[7]~output (
	.i(\pc|Address [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[7]~output .bus_hold = "false";
defparam \pc0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N9
cycloneive_io_obuf \pc0[8]~output (
	.i(\pc|Address [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[8]~output .bus_hold = "false";
defparam \pc0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N16
cycloneive_io_obuf \pc0[9]~output (
	.i(\pc|Address [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[9]~output .bus_hold = "false";
defparam \pc0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \pc0[10]~output (
	.i(\pc|Address [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[10]~output .bus_hold = "false";
defparam \pc0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N30
cycloneive_io_obuf \pc0[11]~output (
	.i(\pc|Address [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[11]~output .bus_hold = "false";
defparam \pc0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N16
cycloneive_io_obuf \pc0[12]~output (
	.i(\pc|Address [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[12]~output .bus_hold = "false";
defparam \pc0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N9
cycloneive_io_obuf \pc0[13]~output (
	.i(\pc|Address [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[13]~output .bus_hold = "false";
defparam \pc0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N2
cycloneive_io_obuf \pc0[14]~output (
	.i(\pc|Address [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[14]~output .bus_hold = "false";
defparam \pc0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneive_io_obuf \pc0[15]~output (
	.i(\pc|Address [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[15]~output .bus_hold = "false";
defparam \pc0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneive_io_obuf \pc0[16]~output (
	.i(\pc|Address [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[16]~output .bus_hold = "false";
defparam \pc0[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneive_io_obuf \pc0[17]~output (
	.i(\pc|Address [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[17]~output .bus_hold = "false";
defparam \pc0[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneive_io_obuf \pc0[18]~output (
	.i(\pc|Address [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[18]~output .bus_hold = "false";
defparam \pc0[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N2
cycloneive_io_obuf \pc0[19]~output (
	.i(\pc|Address [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[19]~output .bus_hold = "false";
defparam \pc0[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N23
cycloneive_io_obuf \pc0[20]~output (
	.i(\pc|Address [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[20]~output .bus_hold = "false";
defparam \pc0[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N30
cycloneive_io_obuf \pc0[21]~output (
	.i(\pc|Address [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[21]~output .bus_hold = "false";
defparam \pc0[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N2
cycloneive_io_obuf \pc0[22]~output (
	.i(\pc|Address [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[22]~output .bus_hold = "false";
defparam \pc0[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cycloneive_io_obuf \pc0[23]~output (
	.i(\pc|Address [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[23]~output .bus_hold = "false";
defparam \pc0[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cycloneive_io_obuf \pc0[24]~output (
	.i(\pc|Address [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[24]~output .bus_hold = "false";
defparam \pc0[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneive_io_obuf \pc0[25]~output (
	.i(\pc|Address [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[25]~output .bus_hold = "false";
defparam \pc0[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N16
cycloneive_io_obuf \pc0[26]~output (
	.i(\pc|Address [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[26]~output .bus_hold = "false";
defparam \pc0[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N16
cycloneive_io_obuf \pc0[27]~output (
	.i(\pc|Address [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[27]~output .bus_hold = "false";
defparam \pc0[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N30
cycloneive_io_obuf \pc0[28]~output (
	.i(\pc|Address [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[28]~output .bus_hold = "false";
defparam \pc0[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N16
cycloneive_io_obuf \pc0[29]~output (
	.i(\pc|Address [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[29]~output .bus_hold = "false";
defparam \pc0[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N2
cycloneive_io_obuf \pc0[30]~output (
	.i(\pc|Address [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[30]~output .bus_hold = "false";
defparam \pc0[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cycloneive_io_obuf \pc0[31]~output (
	.i(\pc|Address [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc0[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc0[31]~output .bus_hold = "false";
defparam \pc0[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneive_io_obuf \result[0]~output (
	.i(\alu|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[0]~output .bus_hold = "false";
defparam \result[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N16
cycloneive_io_obuf \result[1]~output (
	.i(\alu|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[1]~output .bus_hold = "false";
defparam \result[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cycloneive_io_obuf \result[2]~output (
	.i(\alu|Add0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[2]~output .bus_hold = "false";
defparam \result[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneive_io_obuf \result[3]~output (
	.i(\alu|Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[3]~output .bus_hold = "false";
defparam \result[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneive_io_obuf \result[4]~output (
	.i(\alu|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[4]~output .bus_hold = "false";
defparam \result[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N23
cycloneive_io_obuf \result[5]~output (
	.i(\alu|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[5]~output .bus_hold = "false";
defparam \result[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N9
cycloneive_io_obuf \result[6]~output (
	.i(\alu|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[6]~output .bus_hold = "false";
defparam \result[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N9
cycloneive_io_obuf \result[7]~output (
	.i(\alu|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[7]~output .bus_hold = "false";
defparam \result[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N9
cycloneive_io_obuf \result[8]~output (
	.i(\alu|Add0~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[8]~output .bus_hold = "false";
defparam \result[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneive_io_obuf \result[9]~output (
	.i(\alu|Add0~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[9]~output .bus_hold = "false";
defparam \result[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneive_io_obuf \result[10]~output (
	.i(\alu|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[10]~output .bus_hold = "false";
defparam \result[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N9
cycloneive_io_obuf \result[11]~output (
	.i(\alu|Add0~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[11]~output .bus_hold = "false";
defparam \result[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N16
cycloneive_io_obuf \result[12]~output (
	.i(\alu|Add0~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[12]~output .bus_hold = "false";
defparam \result[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneive_io_obuf \result[13]~output (
	.i(\alu|Add0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[13]~output .bus_hold = "false";
defparam \result[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneive_io_obuf \result[14]~output (
	.i(\alu|Add0~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[14]~output .bus_hold = "false";
defparam \result[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N16
cycloneive_io_obuf \result[15]~output (
	.i(\alu|Add0~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[15]~output .bus_hold = "false";
defparam \result[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N23
cycloneive_io_obuf \result[16]~output (
	.i(\alu|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[16]~output .bus_hold = "false";
defparam \result[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N16
cycloneive_io_obuf \result[17]~output (
	.i(\alu|Add0~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[17]~output .bus_hold = "false";
defparam \result[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N16
cycloneive_io_obuf \result[18]~output (
	.i(\alu|Add0~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[18]~output .bus_hold = "false";
defparam \result[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N9
cycloneive_io_obuf \result[19]~output (
	.i(\alu|Add0~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[19]~output .bus_hold = "false";
defparam \result[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N16
cycloneive_io_obuf \result[20]~output (
	.i(\alu|Add0~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[20]~output .bus_hold = "false";
defparam \result[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cycloneive_io_obuf \result[21]~output (
	.i(\alu|Add0~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[21]~output .bus_hold = "false";
defparam \result[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N9
cycloneive_io_obuf \result[22]~output (
	.i(\alu|Add0~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[22]~output .bus_hold = "false";
defparam \result[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N23
cycloneive_io_obuf \result[23]~output (
	.i(\alu|Add0~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[23]~output .bus_hold = "false";
defparam \result[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N2
cycloneive_io_obuf \result[24]~output (
	.i(\alu|Add0~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[24]~output .bus_hold = "false";
defparam \result[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N2
cycloneive_io_obuf \result[25]~output (
	.i(\alu|Add0~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[25]~output .bus_hold = "false";
defparam \result[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N2
cycloneive_io_obuf \result[26]~output (
	.i(\alu|Add0~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[26]~output .bus_hold = "false";
defparam \result[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N2
cycloneive_io_obuf \result[27]~output (
	.i(\alu|Add0~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[27]~output .bus_hold = "false";
defparam \result[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N2
cycloneive_io_obuf \result[28]~output (
	.i(\alu|Add0~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[28]~output .bus_hold = "false";
defparam \result[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N2
cycloneive_io_obuf \result[29]~output (
	.i(\alu|Add0~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[29]~output .bus_hold = "false";
defparam \result[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N2
cycloneive_io_obuf \result[30]~output (
	.i(\alu|Add0~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[30]~output .bus_hold = "false";
defparam \result[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cycloneive_io_obuf \result[31]~output (
	.i(\alu|Add0~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[31]~output .bus_hold = "false";
defparam \result[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N4
cycloneive_lcell_comb \control|state~16 (
// Equation(s):
// \control|state~16_combout  = (\Reset~input_o  & \control|state.exe1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\control|state.exe1~q ),
	.cin(gnd),
	.combout(\control|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~16 .lut_mask = 16'hF000;
defparam \control|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N5
dffeas \control|state.wb1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control|state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.wb1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.wb1 .is_wysiwyg = "true";
defparam \control|state.wb1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N0
cycloneive_lcell_comb \control|state~14 (
// Equation(s):
// \control|state~14_combout  = (!\control|state.wb1~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\control|state.wb1~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~14 .lut_mask = 16'h3030;
defparam \control|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N1
dffeas \control|state.sif (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.sif~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.sif .is_wysiwyg = "true";
defparam \control|state.sif .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N6
cycloneive_lcell_comb \control|state~15 (
// Equation(s):
// \control|state~15_combout  = (\Reset~input_o  & !\control|state.sif~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\control|state.sif~q ),
	.cin(gnd),
	.combout(\control|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~15 .lut_mask = 16'h00F0;
defparam \control|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N7
dffeas \control|state.sid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.sid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.sid .is_wysiwyg = "true";
defparam \control|state.sid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N18
cycloneive_lcell_comb \control|state~13 (
// Equation(s):
// \control|state~13_combout  = (\Reset~input_o  & \control|state.sid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\control|state.sid~q ),
	.cin(gnd),
	.combout(\control|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \control|state~13 .lut_mask = 16'hF000;
defparam \control|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N19
dffeas \control|state.exe1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state.exe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|state.exe1 .is_wysiwyg = "true";
defparam \control|state.exe1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N12
cycloneive_lcell_comb \control|WideOr2 (
// Equation(s):
// \control|WideOr2~combout  = (!\control|state.exe1~q  & \control|state.sif~q )

	.dataa(gnd),
	.datab(\control|state.exe1~q ),
	.datac(gnd),
	.datad(\control|state.sif~q ),
	.cin(gnd),
	.combout(\control|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr2 .lut_mask = 16'h3300;
defparam \control|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N13
dffeas \control|state_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control|WideOr2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|state_out[0] .is_wysiwyg = "true";
defparam \control|state_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N18
cycloneive_lcell_comb \control|WideOr1 (
// Equation(s):
// \control|WideOr1~combout  = (!\control|state.sid~q  & \control|state.sif~q )

	.dataa(\control|state.sid~q ),
	.datab(gnd),
	.datac(\control|state.sif~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \control|WideOr1 .lut_mask = 16'h5050;
defparam \control|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N4
cycloneive_lcell_comb \control|state_out[1]~feeder (
// Equation(s):
// \control|state_out[1]~feeder_combout  = \control|WideOr1~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control|WideOr1~combout ),
	.cin(gnd),
	.combout(\control|state_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control|state_out[1]~feeder .lut_mask = 16'hFF00;
defparam \control|state_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N5
dffeas \control|state_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control|state_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|state_out[1] .is_wysiwyg = "true";
defparam \control|state_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N19
dffeas \control|state_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control|WideOr1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|state_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|state_out[2] .is_wysiwyg = "true";
defparam \control|state_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N0
cycloneive_lcell_comb \pc|Address[2]~29 (
// Equation(s):
// \pc|Address[2]~29_combout  = \pc|Address [2] $ (!\control|state.sif~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc|Address [2]),
	.datad(\control|state.sif~q ),
	.cin(gnd),
	.combout(\pc|Address[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Address[2]~29 .lut_mask = 16'hF00F;
defparam \pc|Address[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Reset~inputclkctrl .clock_type = "global clock";
defparam \Reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X24_Y26_N1
dffeas \pc|Address[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[2]~29_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[2] .is_wysiwyg = "true";
defparam \pc|Address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N4
cycloneive_lcell_comb \pc|Address[3]~30 (
// Equation(s):
// \pc|Address[3]~30_combout  = (\pc|Address [3] & (\pc|Address [2] $ (VCC))) # (!\pc|Address [3] & (\pc|Address [2] & VCC))
// \pc|Address[3]~31  = CARRY((\pc|Address [3] & \pc|Address [2]))

	.dataa(\pc|Address [3]),
	.datab(\pc|Address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|Address[3]~30_combout ),
	.cout(\pc|Address[3]~31 ));
// synopsys translate_off
defparam \pc|Address[3]~30 .lut_mask = 16'h6688;
defparam \pc|Address[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N5
dffeas \pc|Address[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[3]~30_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[3] .is_wysiwyg = "true";
defparam \pc|Address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N6
cycloneive_lcell_comb \pc|Address[4]~32 (
// Equation(s):
// \pc|Address[4]~32_combout  = (\pc|Address [4] & (!\pc|Address[3]~31 )) # (!\pc|Address [4] & ((\pc|Address[3]~31 ) # (GND)))
// \pc|Address[4]~33  = CARRY((!\pc|Address[3]~31 ) # (!\pc|Address [4]))

	.dataa(\pc|Address [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[3]~31 ),
	.combout(\pc|Address[4]~32_combout ),
	.cout(\pc|Address[4]~33 ));
// synopsys translate_off
defparam \pc|Address[4]~32 .lut_mask = 16'h5A5F;
defparam \pc|Address[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y26_N7
dffeas \pc|Address[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[4]~32_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[4] .is_wysiwyg = "true";
defparam \pc|Address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N8
cycloneive_lcell_comb \pc|Address[5]~34 (
// Equation(s):
// \pc|Address[5]~34_combout  = (\pc|Address [5] & (\pc|Address[4]~33  $ (GND))) # (!\pc|Address [5] & (!\pc|Address[4]~33  & VCC))
// \pc|Address[5]~35  = CARRY((\pc|Address [5] & !\pc|Address[4]~33 ))

	.dataa(gnd),
	.datab(\pc|Address [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[4]~33 ),
	.combout(\pc|Address[5]~34_combout ),
	.cout(\pc|Address[5]~35 ));
// synopsys translate_off
defparam \pc|Address[5]~34 .lut_mask = 16'hC30C;
defparam \pc|Address[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y26_N9
dffeas \pc|Address[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[5]~34_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[5] .is_wysiwyg = "true";
defparam \pc|Address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N10
cycloneive_lcell_comb \pc|Address[6]~36 (
// Equation(s):
// \pc|Address[6]~36_combout  = (\pc|Address [6] & (!\pc|Address[5]~35 )) # (!\pc|Address [6] & ((\pc|Address[5]~35 ) # (GND)))
// \pc|Address[6]~37  = CARRY((!\pc|Address[5]~35 ) # (!\pc|Address [6]))

	.dataa(\pc|Address [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[5]~35 ),
	.combout(\pc|Address[6]~36_combout ),
	.cout(\pc|Address[6]~37 ));
// synopsys translate_off
defparam \pc|Address[6]~36 .lut_mask = 16'h5A5F;
defparam \pc|Address[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y26_N11
dffeas \pc|Address[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[6]~36_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[6] .is_wysiwyg = "true";
defparam \pc|Address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N12
cycloneive_lcell_comb \pc|Address[7]~38 (
// Equation(s):
// \pc|Address[7]~38_combout  = (\pc|Address [7] & (\pc|Address[6]~37  $ (GND))) # (!\pc|Address [7] & (!\pc|Address[6]~37  & VCC))
// \pc|Address[7]~39  = CARRY((\pc|Address [7] & !\pc|Address[6]~37 ))

	.dataa(\pc|Address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[6]~37 ),
	.combout(\pc|Address[7]~38_combout ),
	.cout(\pc|Address[7]~39 ));
// synopsys translate_off
defparam \pc|Address[7]~38 .lut_mask = 16'hA50A;
defparam \pc|Address[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y26_N13
dffeas \pc|Address[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[7]~38_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[7] .is_wysiwyg = "true";
defparam \pc|Address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N14
cycloneive_lcell_comb \pc|Address[8]~40 (
// Equation(s):
// \pc|Address[8]~40_combout  = (\pc|Address [8] & (!\pc|Address[7]~39 )) # (!\pc|Address [8] & ((\pc|Address[7]~39 ) # (GND)))
// \pc|Address[8]~41  = CARRY((!\pc|Address[7]~39 ) # (!\pc|Address [8]))

	.dataa(gnd),
	.datab(\pc|Address [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[7]~39 ),
	.combout(\pc|Address[8]~40_combout ),
	.cout(\pc|Address[8]~41 ));
// synopsys translate_off
defparam \pc|Address[8]~40 .lut_mask = 16'h3C3F;
defparam \pc|Address[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y26_N15
dffeas \pc|Address[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[8]~40_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[8] .is_wysiwyg = "true";
defparam \pc|Address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N16
cycloneive_lcell_comb \pc|Address[9]~42 (
// Equation(s):
// \pc|Address[9]~42_combout  = (\pc|Address [9] & (\pc|Address[8]~41  $ (GND))) # (!\pc|Address [9] & (!\pc|Address[8]~41  & VCC))
// \pc|Address[9]~43  = CARRY((\pc|Address [9] & !\pc|Address[8]~41 ))

	.dataa(gnd),
	.datab(\pc|Address [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[8]~41 ),
	.combout(\pc|Address[9]~42_combout ),
	.cout(\pc|Address[9]~43 ));
// synopsys translate_off
defparam \pc|Address[9]~42 .lut_mask = 16'hC30C;
defparam \pc|Address[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y26_N17
dffeas \pc|Address[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[9]~42_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[9] .is_wysiwyg = "true";
defparam \pc|Address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N18
cycloneive_lcell_comb \pc|Address[10]~44 (
// Equation(s):
// \pc|Address[10]~44_combout  = (\pc|Address [10] & (!\pc|Address[9]~43 )) # (!\pc|Address [10] & ((\pc|Address[9]~43 ) # (GND)))
// \pc|Address[10]~45  = CARRY((!\pc|Address[9]~43 ) # (!\pc|Address [10]))

	.dataa(gnd),
	.datab(\pc|Address [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[9]~43 ),
	.combout(\pc|Address[10]~44_combout ),
	.cout(\pc|Address[10]~45 ));
// synopsys translate_off
defparam \pc|Address[10]~44 .lut_mask = 16'h3C3F;
defparam \pc|Address[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y26_N19
dffeas \pc|Address[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[10]~44_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[10] .is_wysiwyg = "true";
defparam \pc|Address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N20
cycloneive_lcell_comb \pc|Address[11]~46 (
// Equation(s):
// \pc|Address[11]~46_combout  = (\pc|Address [11] & (\pc|Address[10]~45  $ (GND))) # (!\pc|Address [11] & (!\pc|Address[10]~45  & VCC))
// \pc|Address[11]~47  = CARRY((\pc|Address [11] & !\pc|Address[10]~45 ))

	.dataa(gnd),
	.datab(\pc|Address [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[10]~45 ),
	.combout(\pc|Address[11]~46_combout ),
	.cout(\pc|Address[11]~47 ));
// synopsys translate_off
defparam \pc|Address[11]~46 .lut_mask = 16'hC30C;
defparam \pc|Address[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y26_N21
dffeas \pc|Address[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[11]~46_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[11] .is_wysiwyg = "true";
defparam \pc|Address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N22
cycloneive_lcell_comb \pc|Address[12]~48 (
// Equation(s):
// \pc|Address[12]~48_combout  = (\pc|Address [12] & (!\pc|Address[11]~47 )) # (!\pc|Address [12] & ((\pc|Address[11]~47 ) # (GND)))
// \pc|Address[12]~49  = CARRY((!\pc|Address[11]~47 ) # (!\pc|Address [12]))

	.dataa(\pc|Address [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[11]~47 ),
	.combout(\pc|Address[12]~48_combout ),
	.cout(\pc|Address[12]~49 ));
// synopsys translate_off
defparam \pc|Address[12]~48 .lut_mask = 16'h5A5F;
defparam \pc|Address[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y26_N23
dffeas \pc|Address[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[12]~48_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[12] .is_wysiwyg = "true";
defparam \pc|Address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N24
cycloneive_lcell_comb \pc|Address[13]~50 (
// Equation(s):
// \pc|Address[13]~50_combout  = (\pc|Address [13] & (\pc|Address[12]~49  $ (GND))) # (!\pc|Address [13] & (!\pc|Address[12]~49  & VCC))
// \pc|Address[13]~51  = CARRY((\pc|Address [13] & !\pc|Address[12]~49 ))

	.dataa(gnd),
	.datab(\pc|Address [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[12]~49 ),
	.combout(\pc|Address[13]~50_combout ),
	.cout(\pc|Address[13]~51 ));
// synopsys translate_off
defparam \pc|Address[13]~50 .lut_mask = 16'hC30C;
defparam \pc|Address[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y26_N25
dffeas \pc|Address[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[13]~50_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[13] .is_wysiwyg = "true";
defparam \pc|Address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N26
cycloneive_lcell_comb \pc|Address[14]~52 (
// Equation(s):
// \pc|Address[14]~52_combout  = (\pc|Address [14] & (!\pc|Address[13]~51 )) # (!\pc|Address [14] & ((\pc|Address[13]~51 ) # (GND)))
// \pc|Address[14]~53  = CARRY((!\pc|Address[13]~51 ) # (!\pc|Address [14]))

	.dataa(\pc|Address [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[13]~51 ),
	.combout(\pc|Address[14]~52_combout ),
	.cout(\pc|Address[14]~53 ));
// synopsys translate_off
defparam \pc|Address[14]~52 .lut_mask = 16'h5A5F;
defparam \pc|Address[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y26_N27
dffeas \pc|Address[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[14]~52_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[14] .is_wysiwyg = "true";
defparam \pc|Address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N28
cycloneive_lcell_comb \pc|Address[15]~54 (
// Equation(s):
// \pc|Address[15]~54_combout  = (\pc|Address [15] & (\pc|Address[14]~53  $ (GND))) # (!\pc|Address [15] & (!\pc|Address[14]~53  & VCC))
// \pc|Address[15]~55  = CARRY((\pc|Address [15] & !\pc|Address[14]~53 ))

	.dataa(gnd),
	.datab(\pc|Address [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[14]~53 ),
	.combout(\pc|Address[15]~54_combout ),
	.cout(\pc|Address[15]~55 ));
// synopsys translate_off
defparam \pc|Address[15]~54 .lut_mask = 16'hC30C;
defparam \pc|Address[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y26_N29
dffeas \pc|Address[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[15]~54_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[15] .is_wysiwyg = "true";
defparam \pc|Address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N30
cycloneive_lcell_comb \pc|Address[16]~56 (
// Equation(s):
// \pc|Address[16]~56_combout  = (\pc|Address [16] & (!\pc|Address[15]~55 )) # (!\pc|Address [16] & ((\pc|Address[15]~55 ) # (GND)))
// \pc|Address[16]~57  = CARRY((!\pc|Address[15]~55 ) # (!\pc|Address [16]))

	.dataa(\pc|Address [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[15]~55 ),
	.combout(\pc|Address[16]~56_combout ),
	.cout(\pc|Address[16]~57 ));
// synopsys translate_off
defparam \pc|Address[16]~56 .lut_mask = 16'h5A5F;
defparam \pc|Address[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y26_N31
dffeas \pc|Address[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[16]~56_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[16] .is_wysiwyg = "true";
defparam \pc|Address[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
cycloneive_lcell_comb \pc|Address[17]~58 (
// Equation(s):
// \pc|Address[17]~58_combout  = (\pc|Address [17] & (\pc|Address[16]~57  $ (GND))) # (!\pc|Address [17] & (!\pc|Address[16]~57  & VCC))
// \pc|Address[17]~59  = CARRY((\pc|Address [17] & !\pc|Address[16]~57 ))

	.dataa(gnd),
	.datab(\pc|Address [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[16]~57 ),
	.combout(\pc|Address[17]~58_combout ),
	.cout(\pc|Address[17]~59 ));
// synopsys translate_off
defparam \pc|Address[17]~58 .lut_mask = 16'hC30C;
defparam \pc|Address[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N1
dffeas \pc|Address[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[17]~58_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[17] .is_wysiwyg = "true";
defparam \pc|Address[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N2
cycloneive_lcell_comb \pc|Address[18]~60 (
// Equation(s):
// \pc|Address[18]~60_combout  = (\pc|Address [18] & (!\pc|Address[17]~59 )) # (!\pc|Address [18] & ((\pc|Address[17]~59 ) # (GND)))
// \pc|Address[18]~61  = CARRY((!\pc|Address[17]~59 ) # (!\pc|Address [18]))

	.dataa(gnd),
	.datab(\pc|Address [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[17]~59 ),
	.combout(\pc|Address[18]~60_combout ),
	.cout(\pc|Address[18]~61 ));
// synopsys translate_off
defparam \pc|Address[18]~60 .lut_mask = 16'h3C3F;
defparam \pc|Address[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N3
dffeas \pc|Address[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[18]~60_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[18] .is_wysiwyg = "true";
defparam \pc|Address[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N2
cycloneive_lcell_comb \regfile|i_data[2]~32 (
// Equation(s):
// \regfile|i_data[2]~32_combout  = \pc|Address [2] $ (VCC)
// \regfile|i_data[2]~33  = CARRY(\pc|Address [2])

	.dataa(gnd),
	.datab(\pc|Address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\regfile|i_data[2]~32_combout ),
	.cout(\regfile|i_data[2]~33 ));
// synopsys translate_off
defparam \regfile|i_data[2]~32 .lut_mask = 16'h33CC;
defparam \regfile|i_data[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N4
cycloneive_lcell_comb \regfile|i_data[3]~34 (
// Equation(s):
// \regfile|i_data[3]~34_combout  = (\pc|Address [3] & (!\regfile|i_data[2]~33 )) # (!\pc|Address [3] & ((\regfile|i_data[2]~33 ) # (GND)))
// \regfile|i_data[3]~35  = CARRY((!\regfile|i_data[2]~33 ) # (!\pc|Address [3]))

	.dataa(gnd),
	.datab(\pc|Address [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[2]~33 ),
	.combout(\regfile|i_data[3]~34_combout ),
	.cout(\regfile|i_data[3]~35 ));
// synopsys translate_off
defparam \regfile|i_data[3]~34 .lut_mask = 16'h3C3F;
defparam \regfile|i_data[3]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N6
cycloneive_lcell_comb \regfile|i_data[4]~36 (
// Equation(s):
// \regfile|i_data[4]~36_combout  = (\pc|Address [4] & (\regfile|i_data[3]~35  $ (GND))) # (!\pc|Address [4] & (!\regfile|i_data[3]~35  & VCC))
// \regfile|i_data[4]~37  = CARRY((\pc|Address [4] & !\regfile|i_data[3]~35 ))

	.dataa(gnd),
	.datab(\pc|Address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[3]~35 ),
	.combout(\regfile|i_data[4]~36_combout ),
	.cout(\regfile|i_data[4]~37 ));
// synopsys translate_off
defparam \regfile|i_data[4]~36 .lut_mask = 16'hC30C;
defparam \regfile|i_data[4]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N8
cycloneive_lcell_comb \regfile|i_data[5]~38 (
// Equation(s):
// \regfile|i_data[5]~38_combout  = (\pc|Address [5] & (!\regfile|i_data[4]~37 )) # (!\pc|Address [5] & ((\regfile|i_data[4]~37 ) # (GND)))
// \regfile|i_data[5]~39  = CARRY((!\regfile|i_data[4]~37 ) # (!\pc|Address [5]))

	.dataa(\pc|Address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[4]~37 ),
	.combout(\regfile|i_data[5]~38_combout ),
	.cout(\regfile|i_data[5]~39 ));
// synopsys translate_off
defparam \regfile|i_data[5]~38 .lut_mask = 16'h5A5F;
defparam \regfile|i_data[5]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N10
cycloneive_lcell_comb \regfile|i_data[6]~40 (
// Equation(s):
// \regfile|i_data[6]~40_combout  = (\pc|Address [6] & (\regfile|i_data[5]~39  $ (GND))) # (!\pc|Address [6] & (!\regfile|i_data[5]~39  & VCC))
// \regfile|i_data[6]~41  = CARRY((\pc|Address [6] & !\regfile|i_data[5]~39 ))

	.dataa(\pc|Address [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[5]~39 ),
	.combout(\regfile|i_data[6]~40_combout ),
	.cout(\regfile|i_data[6]~41 ));
// synopsys translate_off
defparam \regfile|i_data[6]~40 .lut_mask = 16'hA50A;
defparam \regfile|i_data[6]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N12
cycloneive_lcell_comb \regfile|i_data[7]~42 (
// Equation(s):
// \regfile|i_data[7]~42_combout  = (\pc|Address [7] & (!\regfile|i_data[6]~41 )) # (!\pc|Address [7] & ((\regfile|i_data[6]~41 ) # (GND)))
// \regfile|i_data[7]~43  = CARRY((!\regfile|i_data[6]~41 ) # (!\pc|Address [7]))

	.dataa(\pc|Address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[6]~41 ),
	.combout(\regfile|i_data[7]~42_combout ),
	.cout(\regfile|i_data[7]~43 ));
// synopsys translate_off
defparam \regfile|i_data[7]~42 .lut_mask = 16'h5A5F;
defparam \regfile|i_data[7]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N14
cycloneive_lcell_comb \regfile|i_data[8]~44 (
// Equation(s):
// \regfile|i_data[8]~44_combout  = (\pc|Address [8] & (\regfile|i_data[7]~43  $ (GND))) # (!\pc|Address [8] & (!\regfile|i_data[7]~43  & VCC))
// \regfile|i_data[8]~45  = CARRY((\pc|Address [8] & !\regfile|i_data[7]~43 ))

	.dataa(\pc|Address [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[7]~43 ),
	.combout(\regfile|i_data[8]~44_combout ),
	.cout(\regfile|i_data[8]~45 ));
// synopsys translate_off
defparam \regfile|i_data[8]~44 .lut_mask = 16'hA50A;
defparam \regfile|i_data[8]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N16
cycloneive_lcell_comb \regfile|i_data[9]~46 (
// Equation(s):
// \regfile|i_data[9]~46_combout  = (\pc|Address [9] & (!\regfile|i_data[8]~45 )) # (!\pc|Address [9] & ((\regfile|i_data[8]~45 ) # (GND)))
// \regfile|i_data[9]~47  = CARRY((!\regfile|i_data[8]~45 ) # (!\pc|Address [9]))

	.dataa(\pc|Address [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[8]~45 ),
	.combout(\regfile|i_data[9]~46_combout ),
	.cout(\regfile|i_data[9]~47 ));
// synopsys translate_off
defparam \regfile|i_data[9]~46 .lut_mask = 16'h5A5F;
defparam \regfile|i_data[9]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N18
cycloneive_lcell_comb \regfile|i_data[10]~48 (
// Equation(s):
// \regfile|i_data[10]~48_combout  = (\pc|Address [10] & (\regfile|i_data[9]~47  $ (GND))) # (!\pc|Address [10] & (!\regfile|i_data[9]~47  & VCC))
// \regfile|i_data[10]~49  = CARRY((\pc|Address [10] & !\regfile|i_data[9]~47 ))

	.dataa(gnd),
	.datab(\pc|Address [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[9]~47 ),
	.combout(\regfile|i_data[10]~48_combout ),
	.cout(\regfile|i_data[10]~49 ));
// synopsys translate_off
defparam \regfile|i_data[10]~48 .lut_mask = 16'hC30C;
defparam \regfile|i_data[10]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N20
cycloneive_lcell_comb \regfile|i_data[11]~50 (
// Equation(s):
// \regfile|i_data[11]~50_combout  = (\pc|Address [11] & (!\regfile|i_data[10]~49 )) # (!\pc|Address [11] & ((\regfile|i_data[10]~49 ) # (GND)))
// \regfile|i_data[11]~51  = CARRY((!\regfile|i_data[10]~49 ) # (!\pc|Address [11]))

	.dataa(gnd),
	.datab(\pc|Address [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[10]~49 ),
	.combout(\regfile|i_data[11]~50_combout ),
	.cout(\regfile|i_data[11]~51 ));
// synopsys translate_off
defparam \regfile|i_data[11]~50 .lut_mask = 16'h3C3F;
defparam \regfile|i_data[11]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N22
cycloneive_lcell_comb \regfile|i_data[12]~52 (
// Equation(s):
// \regfile|i_data[12]~52_combout  = (\pc|Address [12] & (\regfile|i_data[11]~51  $ (GND))) # (!\pc|Address [12] & (!\regfile|i_data[11]~51  & VCC))
// \regfile|i_data[12]~53  = CARRY((\pc|Address [12] & !\regfile|i_data[11]~51 ))

	.dataa(gnd),
	.datab(\pc|Address [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[11]~51 ),
	.combout(\regfile|i_data[12]~52_combout ),
	.cout(\regfile|i_data[12]~53 ));
// synopsys translate_off
defparam \regfile|i_data[12]~52 .lut_mask = 16'hC30C;
defparam \regfile|i_data[12]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N24
cycloneive_lcell_comb \regfile|i_data[13]~54 (
// Equation(s):
// \regfile|i_data[13]~54_combout  = (\pc|Address [13] & (!\regfile|i_data[12]~53 )) # (!\pc|Address [13] & ((\regfile|i_data[12]~53 ) # (GND)))
// \regfile|i_data[13]~55  = CARRY((!\regfile|i_data[12]~53 ) # (!\pc|Address [13]))

	.dataa(gnd),
	.datab(\pc|Address [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[12]~53 ),
	.combout(\regfile|i_data[13]~54_combout ),
	.cout(\regfile|i_data[13]~55 ));
// synopsys translate_off
defparam \regfile|i_data[13]~54 .lut_mask = 16'h3C3F;
defparam \regfile|i_data[13]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N26
cycloneive_lcell_comb \regfile|i_data[14]~56 (
// Equation(s):
// \regfile|i_data[14]~56_combout  = (\pc|Address [14] & (\regfile|i_data[13]~55  $ (GND))) # (!\pc|Address [14] & (!\regfile|i_data[13]~55  & VCC))
// \regfile|i_data[14]~57  = CARRY((\pc|Address [14] & !\regfile|i_data[13]~55 ))

	.dataa(\pc|Address [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[13]~55 ),
	.combout(\regfile|i_data[14]~56_combout ),
	.cout(\regfile|i_data[14]~57 ));
// synopsys translate_off
defparam \regfile|i_data[14]~56 .lut_mask = 16'hA50A;
defparam \regfile|i_data[14]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N28
cycloneive_lcell_comb \regfile|i_data[15]~58 (
// Equation(s):
// \regfile|i_data[15]~58_combout  = (\pc|Address [15] & (!\regfile|i_data[14]~57 )) # (!\pc|Address [15] & ((\regfile|i_data[14]~57 ) # (GND)))
// \regfile|i_data[15]~59  = CARRY((!\regfile|i_data[14]~57 ) # (!\pc|Address [15]))

	.dataa(gnd),
	.datab(\pc|Address [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[14]~57 ),
	.combout(\regfile|i_data[15]~58_combout ),
	.cout(\regfile|i_data[15]~59 ));
// synopsys translate_off
defparam \regfile|i_data[15]~58 .lut_mask = 16'h3C3F;
defparam \regfile|i_data[15]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N30
cycloneive_lcell_comb \regfile|i_data[16]~60 (
// Equation(s):
// \regfile|i_data[16]~60_combout  = (\pc|Address [16] & (\regfile|i_data[15]~59  $ (GND))) # (!\pc|Address [16] & (!\regfile|i_data[15]~59  & VCC))
// \regfile|i_data[16]~61  = CARRY((\pc|Address [16] & !\regfile|i_data[15]~59 ))

	.dataa(gnd),
	.datab(\pc|Address [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[15]~59 ),
	.combout(\regfile|i_data[16]~60_combout ),
	.cout(\regfile|i_data[16]~61 ));
// synopsys translate_off
defparam \regfile|i_data[16]~60 .lut_mask = 16'hC30C;
defparam \regfile|i_data[16]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N0
cycloneive_lcell_comb \regfile|i_data[17]~62 (
// Equation(s):
// \regfile|i_data[17]~62_combout  = (\pc|Address [17] & (!\regfile|i_data[16]~61 )) # (!\pc|Address [17] & ((\regfile|i_data[16]~61 ) # (GND)))
// \regfile|i_data[17]~63  = CARRY((!\regfile|i_data[16]~61 ) # (!\pc|Address [17]))

	.dataa(\pc|Address [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[16]~61 ),
	.combout(\regfile|i_data[17]~62_combout ),
	.cout(\regfile|i_data[17]~63 ));
// synopsys translate_off
defparam \regfile|i_data[17]~62 .lut_mask = 16'h5A5F;
defparam \regfile|i_data[17]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N2
cycloneive_lcell_comb \regfile|i_data[18]~64 (
// Equation(s):
// \regfile|i_data[18]~64_combout  = (\pc|Address [18] & (\regfile|i_data[17]~63  $ (GND))) # (!\pc|Address [18] & (!\regfile|i_data[17]~63  & VCC))
// \regfile|i_data[18]~65  = CARRY((\pc|Address [18] & !\regfile|i_data[17]~63 ))

	.dataa(\pc|Address [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[17]~63 ),
	.combout(\regfile|i_data[18]~64_combout ),
	.cout(\regfile|i_data[18]~65 ));
// synopsys translate_off
defparam \regfile|i_data[18]~64 .lut_mask = 16'hA50A;
defparam \regfile|i_data[18]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N4
cycloneive_lcell_comb \pc|Address[19]~62 (
// Equation(s):
// \pc|Address[19]~62_combout  = (\pc|Address [19] & (\pc|Address[18]~61  $ (GND))) # (!\pc|Address [19] & (!\pc|Address[18]~61  & VCC))
// \pc|Address[19]~63  = CARRY((\pc|Address [19] & !\pc|Address[18]~61 ))

	.dataa(gnd),
	.datab(\pc|Address [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[18]~61 ),
	.combout(\pc|Address[19]~62_combout ),
	.cout(\pc|Address[19]~63 ));
// synopsys translate_off
defparam \pc|Address[19]~62 .lut_mask = 16'hC30C;
defparam \pc|Address[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N5
dffeas \pc|Address[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[19]~62_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[19] .is_wysiwyg = "true";
defparam \pc|Address[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N4
cycloneive_lcell_comb \regfile|i_data[19]~66 (
// Equation(s):
// \regfile|i_data[19]~66_combout  = (\pc|Address [19] & (!\regfile|i_data[18]~65 )) # (!\pc|Address [19] & ((\regfile|i_data[18]~65 ) # (GND)))
// \regfile|i_data[19]~67  = CARRY((!\regfile|i_data[18]~65 ) # (!\pc|Address [19]))

	.dataa(\pc|Address [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[18]~65 ),
	.combout(\regfile|i_data[19]~66_combout ),
	.cout(\regfile|i_data[19]~67 ));
// synopsys translate_off
defparam \regfile|i_data[19]~66 .lut_mask = 16'h5A5F;
defparam \regfile|i_data[19]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N6
cycloneive_lcell_comb \pc|Address[20]~64 (
// Equation(s):
// \pc|Address[20]~64_combout  = (\pc|Address [20] & (!\pc|Address[19]~63 )) # (!\pc|Address [20] & ((\pc|Address[19]~63 ) # (GND)))
// \pc|Address[20]~65  = CARRY((!\pc|Address[19]~63 ) # (!\pc|Address [20]))

	.dataa(\pc|Address [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[19]~63 ),
	.combout(\pc|Address[20]~64_combout ),
	.cout(\pc|Address[20]~65 ));
// synopsys translate_off
defparam \pc|Address[20]~64 .lut_mask = 16'h5A5F;
defparam \pc|Address[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N7
dffeas \pc|Address[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[20]~64_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[20] .is_wysiwyg = "true";
defparam \pc|Address[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N6
cycloneive_lcell_comb \regfile|i_data[20]~68 (
// Equation(s):
// \regfile|i_data[20]~68_combout  = (\pc|Address [20] & (\regfile|i_data[19]~67  $ (GND))) # (!\pc|Address [20] & (!\regfile|i_data[19]~67  & VCC))
// \regfile|i_data[20]~69  = CARRY((\pc|Address [20] & !\regfile|i_data[19]~67 ))

	.dataa(\pc|Address [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[19]~67 ),
	.combout(\regfile|i_data[20]~68_combout ),
	.cout(\regfile|i_data[20]~69 ));
// synopsys translate_off
defparam \regfile|i_data[20]~68 .lut_mask = 16'hA50A;
defparam \regfile|i_data[20]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
cycloneive_lcell_comb \pc|Address[21]~66 (
// Equation(s):
// \pc|Address[21]~66_combout  = (\pc|Address [21] & (\pc|Address[20]~65  $ (GND))) # (!\pc|Address [21] & (!\pc|Address[20]~65  & VCC))
// \pc|Address[21]~67  = CARRY((\pc|Address [21] & !\pc|Address[20]~65 ))

	.dataa(gnd),
	.datab(\pc|Address [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[20]~65 ),
	.combout(\pc|Address[21]~66_combout ),
	.cout(\pc|Address[21]~67 ));
// synopsys translate_off
defparam \pc|Address[21]~66 .lut_mask = 16'hC30C;
defparam \pc|Address[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N9
dffeas \pc|Address[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[21]~66_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[21] .is_wysiwyg = "true";
defparam \pc|Address[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N8
cycloneive_lcell_comb \regfile|i_data[21]~70 (
// Equation(s):
// \regfile|i_data[21]~70_combout  = (\pc|Address [21] & (!\regfile|i_data[20]~69 )) # (!\pc|Address [21] & ((\regfile|i_data[20]~69 ) # (GND)))
// \regfile|i_data[21]~71  = CARRY((!\regfile|i_data[20]~69 ) # (!\pc|Address [21]))

	.dataa(\pc|Address [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[20]~69 ),
	.combout(\regfile|i_data[21]~70_combout ),
	.cout(\regfile|i_data[21]~71 ));
// synopsys translate_off
defparam \regfile|i_data[21]~70 .lut_mask = 16'h5A5F;
defparam \regfile|i_data[21]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
cycloneive_lcell_comb \pc|Address[22]~68 (
// Equation(s):
// \pc|Address[22]~68_combout  = (\pc|Address [22] & (!\pc|Address[21]~67 )) # (!\pc|Address [22] & ((\pc|Address[21]~67 ) # (GND)))
// \pc|Address[22]~69  = CARRY((!\pc|Address[21]~67 ) # (!\pc|Address [22]))

	.dataa(\pc|Address [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[21]~67 ),
	.combout(\pc|Address[22]~68_combout ),
	.cout(\pc|Address[22]~69 ));
// synopsys translate_off
defparam \pc|Address[22]~68 .lut_mask = 16'h5A5F;
defparam \pc|Address[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N11
dffeas \pc|Address[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[22]~68_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[22] .is_wysiwyg = "true";
defparam \pc|Address[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N10
cycloneive_lcell_comb \regfile|i_data[22]~72 (
// Equation(s):
// \regfile|i_data[22]~72_combout  = (\pc|Address [22] & (\regfile|i_data[21]~71  $ (GND))) # (!\pc|Address [22] & (!\regfile|i_data[21]~71  & VCC))
// \regfile|i_data[22]~73  = CARRY((\pc|Address [22] & !\regfile|i_data[21]~71 ))

	.dataa(\pc|Address [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[21]~71 ),
	.combout(\regfile|i_data[22]~72_combout ),
	.cout(\regfile|i_data[22]~73 ));
// synopsys translate_off
defparam \regfile|i_data[22]~72 .lut_mask = 16'hA50A;
defparam \regfile|i_data[22]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N12
cycloneive_lcell_comb \pc|Address[23]~70 (
// Equation(s):
// \pc|Address[23]~70_combout  = (\pc|Address [23] & (\pc|Address[22]~69  $ (GND))) # (!\pc|Address [23] & (!\pc|Address[22]~69  & VCC))
// \pc|Address[23]~71  = CARRY((\pc|Address [23] & !\pc|Address[22]~69 ))

	.dataa(\pc|Address [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[22]~69 ),
	.combout(\pc|Address[23]~70_combout ),
	.cout(\pc|Address[23]~71 ));
// synopsys translate_off
defparam \pc|Address[23]~70 .lut_mask = 16'hA50A;
defparam \pc|Address[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N13
dffeas \pc|Address[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[23]~70_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[23] .is_wysiwyg = "true";
defparam \pc|Address[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N12
cycloneive_lcell_comb \regfile|i_data[23]~74 (
// Equation(s):
// \regfile|i_data[23]~74_combout  = (\pc|Address [23] & (!\regfile|i_data[22]~73 )) # (!\pc|Address [23] & ((\regfile|i_data[22]~73 ) # (GND)))
// \regfile|i_data[23]~75  = CARRY((!\regfile|i_data[22]~73 ) # (!\pc|Address [23]))

	.dataa(\pc|Address [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[22]~73 ),
	.combout(\regfile|i_data[23]~74_combout ),
	.cout(\regfile|i_data[23]~75 ));
// synopsys translate_off
defparam \regfile|i_data[23]~74 .lut_mask = 16'h5A5F;
defparam \regfile|i_data[23]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N14
cycloneive_lcell_comb \pc|Address[24]~72 (
// Equation(s):
// \pc|Address[24]~72_combout  = (\pc|Address [24] & (!\pc|Address[23]~71 )) # (!\pc|Address [24] & ((\pc|Address[23]~71 ) # (GND)))
// \pc|Address[24]~73  = CARRY((!\pc|Address[23]~71 ) # (!\pc|Address [24]))

	.dataa(gnd),
	.datab(\pc|Address [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[23]~71 ),
	.combout(\pc|Address[24]~72_combout ),
	.cout(\pc|Address[24]~73 ));
// synopsys translate_off
defparam \pc|Address[24]~72 .lut_mask = 16'h3C3F;
defparam \pc|Address[24]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N15
dffeas \pc|Address[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[24]~72_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[24] .is_wysiwyg = "true";
defparam \pc|Address[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N14
cycloneive_lcell_comb \regfile|i_data[24]~76 (
// Equation(s):
// \regfile|i_data[24]~76_combout  = (\pc|Address [24] & (\regfile|i_data[23]~75  $ (GND))) # (!\pc|Address [24] & (!\regfile|i_data[23]~75  & VCC))
// \regfile|i_data[24]~77  = CARRY((\pc|Address [24] & !\regfile|i_data[23]~75 ))

	.dataa(\pc|Address [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[23]~75 ),
	.combout(\regfile|i_data[24]~76_combout ),
	.cout(\regfile|i_data[24]~77 ));
// synopsys translate_off
defparam \regfile|i_data[24]~76 .lut_mask = 16'hA50A;
defparam \regfile|i_data[24]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N17
dffeas \ALUM2DR|o_data[24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[24] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N15
dffeas \regfile|i_data[24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[24]~76_combout ),
	.asdata(\ALUM2DR|o_data [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[24] .is_wysiwyg = "true";
defparam \regfile|i_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N16
cycloneive_lcell_comb \pc|Address[25]~74 (
// Equation(s):
// \pc|Address[25]~74_combout  = (\pc|Address [25] & (\pc|Address[24]~73  $ (GND))) # (!\pc|Address [25] & (!\pc|Address[24]~73  & VCC))
// \pc|Address[25]~75  = CARRY((\pc|Address [25] & !\pc|Address[24]~73 ))

	.dataa(gnd),
	.datab(\pc|Address [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[24]~73 ),
	.combout(\pc|Address[25]~74_combout ),
	.cout(\pc|Address[25]~75 ));
// synopsys translate_off
defparam \pc|Address[25]~74 .lut_mask = 16'hC30C;
defparam \pc|Address[25]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N17
dffeas \pc|Address[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[25]~74_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[25] .is_wysiwyg = "true";
defparam \pc|Address[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N16
cycloneive_lcell_comb \regfile|i_data[25]~78 (
// Equation(s):
// \regfile|i_data[25]~78_combout  = (\pc|Address [25] & (!\regfile|i_data[24]~77 )) # (!\pc|Address [25] & ((\regfile|i_data[24]~77 ) # (GND)))
// \regfile|i_data[25]~79  = CARRY((!\regfile|i_data[24]~77 ) # (!\pc|Address [25]))

	.dataa(\pc|Address [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[24]~77 ),
	.combout(\regfile|i_data[25]~78_combout ),
	.cout(\regfile|i_data[25]~79 ));
// synopsys translate_off
defparam \regfile|i_data[25]~78 .lut_mask = 16'h5A5F;
defparam \regfile|i_data[25]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N18
cycloneive_lcell_comb \pc|Address[26]~76 (
// Equation(s):
// \pc|Address[26]~76_combout  = (\pc|Address [26] & (!\pc|Address[25]~75 )) # (!\pc|Address [26] & ((\pc|Address[25]~75 ) # (GND)))
// \pc|Address[26]~77  = CARRY((!\pc|Address[25]~75 ) # (!\pc|Address [26]))

	.dataa(gnd),
	.datab(\pc|Address [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[25]~75 ),
	.combout(\pc|Address[26]~76_combout ),
	.cout(\pc|Address[26]~77 ));
// synopsys translate_off
defparam \pc|Address[26]~76 .lut_mask = 16'h3C3F;
defparam \pc|Address[26]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N19
dffeas \pc|Address[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[26]~76_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[26] .is_wysiwyg = "true";
defparam \pc|Address[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N18
cycloneive_lcell_comb \regfile|i_data[26]~80 (
// Equation(s):
// \regfile|i_data[26]~80_combout  = (\pc|Address [26] & (\regfile|i_data[25]~79  $ (GND))) # (!\pc|Address [26] & (!\regfile|i_data[25]~79  & VCC))
// \regfile|i_data[26]~81  = CARRY((\pc|Address [26] & !\regfile|i_data[25]~79 ))

	.dataa(gnd),
	.datab(\pc|Address [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[25]~79 ),
	.combout(\regfile|i_data[26]~80_combout ),
	.cout(\regfile|i_data[26]~81 ));
// synopsys translate_off
defparam \regfile|i_data[26]~80 .lut_mask = 16'hC30C;
defparam \regfile|i_data[26]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cycloneive_lcell_comb \pc|Address[27]~78 (
// Equation(s):
// \pc|Address[27]~78_combout  = (\pc|Address [27] & (\pc|Address[26]~77  $ (GND))) # (!\pc|Address [27] & (!\pc|Address[26]~77  & VCC))
// \pc|Address[27]~79  = CARRY((\pc|Address [27] & !\pc|Address[26]~77 ))

	.dataa(gnd),
	.datab(\pc|Address [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[26]~77 ),
	.combout(\pc|Address[27]~78_combout ),
	.cout(\pc|Address[27]~79 ));
// synopsys translate_off
defparam \pc|Address[27]~78 .lut_mask = 16'hC30C;
defparam \pc|Address[27]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N21
dffeas \pc|Address[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[27]~78_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[27] .is_wysiwyg = "true";
defparam \pc|Address[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N20
cycloneive_lcell_comb \regfile|i_data[27]~82 (
// Equation(s):
// \regfile|i_data[27]~82_combout  = (\pc|Address [27] & (!\regfile|i_data[26]~81 )) # (!\pc|Address [27] & ((\regfile|i_data[26]~81 ) # (GND)))
// \regfile|i_data[27]~83  = CARRY((!\regfile|i_data[26]~81 ) # (!\pc|Address [27]))

	.dataa(gnd),
	.datab(\pc|Address [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[26]~81 ),
	.combout(\regfile|i_data[27]~82_combout ),
	.cout(\regfile|i_data[27]~83 ));
// synopsys translate_off
defparam \regfile|i_data[27]~82 .lut_mask = 16'h3C3F;
defparam \regfile|i_data[27]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
cycloneive_lcell_comb \pc|Address[28]~80 (
// Equation(s):
// \pc|Address[28]~80_combout  = (\pc|Address [28] & (!\pc|Address[27]~79 )) # (!\pc|Address [28] & ((\pc|Address[27]~79 ) # (GND)))
// \pc|Address[28]~81  = CARRY((!\pc|Address[27]~79 ) # (!\pc|Address [28]))

	.dataa(\pc|Address [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[27]~79 ),
	.combout(\pc|Address[28]~80_combout ),
	.cout(\pc|Address[28]~81 ));
// synopsys translate_off
defparam \pc|Address[28]~80 .lut_mask = 16'h5A5F;
defparam \pc|Address[28]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N23
dffeas \pc|Address[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[28]~80_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[28] .is_wysiwyg = "true";
defparam \pc|Address[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N22
cycloneive_lcell_comb \regfile|i_data[28]~84 (
// Equation(s):
// \regfile|i_data[28]~84_combout  = (\pc|Address [28] & (\regfile|i_data[27]~83  $ (GND))) # (!\pc|Address [28] & (!\regfile|i_data[27]~83  & VCC))
// \regfile|i_data[28]~85  = CARRY((\pc|Address [28] & !\regfile|i_data[27]~83 ))

	.dataa(gnd),
	.datab(\pc|Address [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[27]~83 ),
	.combout(\regfile|i_data[28]~84_combout ),
	.cout(\regfile|i_data[28]~85 ));
// synopsys translate_off
defparam \regfile|i_data[28]~84 .lut_mask = 16'hC30C;
defparam \regfile|i_data[28]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cycloneive_lcell_comb \pc|Address[29]~82 (
// Equation(s):
// \pc|Address[29]~82_combout  = (\pc|Address [29] & (\pc|Address[28]~81  $ (GND))) # (!\pc|Address [29] & (!\pc|Address[28]~81  & VCC))
// \pc|Address[29]~83  = CARRY((\pc|Address [29] & !\pc|Address[28]~81 ))

	.dataa(gnd),
	.datab(\pc|Address [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[28]~81 ),
	.combout(\pc|Address[29]~82_combout ),
	.cout(\pc|Address[29]~83 ));
// synopsys translate_off
defparam \pc|Address[29]~82 .lut_mask = 16'hC30C;
defparam \pc|Address[29]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N25
dffeas \pc|Address[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[29]~82_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[29] .is_wysiwyg = "true";
defparam \pc|Address[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N24
cycloneive_lcell_comb \regfile|i_data[29]~86 (
// Equation(s):
// \regfile|i_data[29]~86_combout  = (\pc|Address [29] & (!\regfile|i_data[28]~85 )) # (!\pc|Address [29] & ((\regfile|i_data[28]~85 ) # (GND)))
// \regfile|i_data[29]~87  = CARRY((!\regfile|i_data[28]~85 ) # (!\pc|Address [29]))

	.dataa(gnd),
	.datab(\pc|Address [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[28]~85 ),
	.combout(\regfile|i_data[29]~86_combout ),
	.cout(\regfile|i_data[29]~87 ));
// synopsys translate_off
defparam \regfile|i_data[29]~86 .lut_mask = 16'h3C3F;
defparam \regfile|i_data[29]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N26
cycloneive_lcell_comb \pc|Address[30]~84 (
// Equation(s):
// \pc|Address[30]~84_combout  = (\pc|Address [30] & (!\pc|Address[29]~83 )) # (!\pc|Address [30] & ((\pc|Address[29]~83 ) # (GND)))
// \pc|Address[30]~85  = CARRY((!\pc|Address[29]~83 ) # (!\pc|Address [30]))

	.dataa(\pc|Address [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|Address[29]~83 ),
	.combout(\pc|Address[30]~84_combout ),
	.cout(\pc|Address[30]~85 ));
// synopsys translate_off
defparam \pc|Address[30]~84 .lut_mask = 16'h5A5F;
defparam \pc|Address[30]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N27
dffeas \pc|Address[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[30]~84_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[30] .is_wysiwyg = "true";
defparam \pc|Address[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N26
cycloneive_lcell_comb \regfile|i_data[30]~88 (
// Equation(s):
// \regfile|i_data[30]~88_combout  = (\pc|Address [30] & (\regfile|i_data[29]~87  $ (GND))) # (!\pc|Address [30] & (!\regfile|i_data[29]~87  & VCC))
// \regfile|i_data[30]~89  = CARRY((\pc|Address [30] & !\regfile|i_data[29]~87 ))

	.dataa(gnd),
	.datab(\pc|Address [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\regfile|i_data[29]~87 ),
	.combout(\regfile|i_data[30]~88_combout ),
	.cout(\regfile|i_data[30]~89 ));
// synopsys translate_off
defparam \regfile|i_data[30]~88 .lut_mask = 16'hC30C;
defparam \regfile|i_data[30]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cycloneive_lcell_comb \pc|Address[31]~86 (
// Equation(s):
// \pc|Address[31]~86_combout  = \pc|Address[30]~85  $ (!\pc|Address [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|Address [31]),
	.cin(\pc|Address[30]~85 ),
	.combout(\pc|Address[31]~86_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Address[31]~86 .lut_mask = 16'hF00F;
defparam \pc|Address[31]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y25_N29
dffeas \pc|Address[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|Address[31]~86_combout ),
	.asdata(vcc),
	.clrn(\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control|state.sif~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|Address [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|Address[31] .is_wysiwyg = "true";
defparam \pc|Address[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N28
cycloneive_lcell_comb \regfile|i_data[31]~90 (
// Equation(s):
// \regfile|i_data[31]~90_combout  = \regfile|i_data[30]~89  $ (\pc|Address [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|Address [31]),
	.cin(\regfile|i_data[30]~89 ),
	.combout(\regfile|i_data[31]~90_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|i_data[31]~90 .lut_mask = 16'h0FF0;
defparam \regfile|i_data[31]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X25_Y25_N0
cycloneive_ram_block \regfile|register_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\control|state.wb1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\regfile|i_data [31],\regfile|i_data [30],\regfile|i_data [29],\regfile|i_data [28],\regfile|i_data [27],\regfile|i_data [26],\regfile|i_data [25],\regfile|i_data [24],\regfile|i_data [23],\regfile|i_data [22],\regfile|i_data [21],\regfile|i_data [20],\regfile|i_data [19],\regfile|i_data [18]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\regfile|register_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\regfile|register_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .init_file = "db/mcpu.ram0_RegFile_be88a862.hdl.mif";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "RegFile:regfile|altsyncram:register_rtl_0|altsyncram_im22:auto_generated|ALTSYNCRAM";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 1;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 18;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 1;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 1;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock0";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 18;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 1;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock0";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 36'h000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneive_lcell_comb \ADR|o_data[31]~feeder (
// Equation(s):
// \ADR|o_data[31]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a31 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a31 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADR|o_data[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[31]~feeder .lut_mask = 16'hF0F0;
defparam \ADR|o_data[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N13
dffeas \ADR|o_data[31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[31] .is_wysiwyg = "true";
defparam \ADR|o_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cycloneive_lcell_comb \BDR|o_data[31]~feeder (
// Equation(s):
// \BDR|o_data[31]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BDR|o_data[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[31]~feeder .lut_mask = 16'hF0F0;
defparam \BDR|o_data[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N31
dffeas \BDR|o_data[31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[31] .is_wysiwyg = "true";
defparam \BDR|o_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneive_lcell_comb \BDR|o_data[30]~feeder (
// Equation(s):
// \BDR|o_data[30]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[30]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N5
dffeas \BDR|o_data[30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[30] .is_wysiwyg = "true";
defparam \BDR|o_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneive_lcell_comb \BDR|o_data[29]~feeder (
// Equation(s):
// \BDR|o_data[29]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[29]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N19
dffeas \BDR|o_data[29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[29] .is_wysiwyg = "true";
defparam \BDR|o_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneive_lcell_comb \BDR|o_data[28]~feeder (
// Equation(s):
// \BDR|o_data[28]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[28]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N29
dffeas \BDR|o_data[28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[28] .is_wysiwyg = "true";
defparam \BDR|o_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneive_lcell_comb \ADR|o_data[27]~feeder (
// Equation(s):
// \ADR|o_data[27]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a27 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\ADR|o_data[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[27]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N29
dffeas \ADR|o_data[27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[27] .is_wysiwyg = "true";
defparam \ADR|o_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneive_lcell_comb \ADR|o_data[26]~feeder (
// Equation(s):
// \ADR|o_data[26]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a26 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\ADR|o_data[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[26]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N27
dffeas \ADR|o_data[26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[26] .is_wysiwyg = "true";
defparam \ADR|o_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneive_lcell_comb \ADR|o_data[25]~feeder (
// Equation(s):
// \ADR|o_data[25]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a25 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\ADR|o_data[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[25]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N1
dffeas \ADR|o_data[25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[25] .is_wysiwyg = "true";
defparam \ADR|o_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneive_lcell_comb \ADR|o_data[24]~feeder (
// Equation(s):
// \ADR|o_data[24]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a24 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\ADR|o_data[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[24]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N23
dffeas \ADR|o_data[24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[24] .is_wysiwyg = "true";
defparam \ADR|o_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cycloneive_lcell_comb \ADR|o_data[23]~feeder (
// Equation(s):
// \ADR|o_data[23]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a23 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\ADR|o_data[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[23]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N13
dffeas \ADR|o_data[23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[23] .is_wysiwyg = "true";
defparam \ADR|o_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cycloneive_lcell_comb \ADR|o_data[22]~feeder (
// Equation(s):
// \ADR|o_data[22]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a22 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\ADR|o_data[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[22]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N19
dffeas \ADR|o_data[22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[22] .is_wysiwyg = "true";
defparam \ADR|o_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cycloneive_lcell_comb \ADR|o_data[21]~feeder (
// Equation(s):
// \ADR|o_data[21]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\ADR|o_data[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[21]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N9
dffeas \ADR|o_data[21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[21] .is_wysiwyg = "true";
defparam \ADR|o_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneive_lcell_comb \ADR|o_data[20]~feeder (
// Equation(s):
// \ADR|o_data[20]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a20 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a20 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADR|o_data[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[20]~feeder .lut_mask = 16'hF0F0;
defparam \ADR|o_data[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N11
dffeas \ADR|o_data[20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[20] .is_wysiwyg = "true";
defparam \ADR|o_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneive_lcell_comb \ADR|o_data[19]~feeder (
// Equation(s):
// \ADR|o_data[19]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a19 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a19 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADR|o_data[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[19]~feeder .lut_mask = 16'hF0F0;
defparam \ADR|o_data[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N17
dffeas \ADR|o_data[19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[19] .is_wysiwyg = "true";
defparam \ADR|o_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cycloneive_lcell_comb \BDR|o_data[18]~feeder (
// Equation(s):
// \BDR|o_data[18]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BDR|o_data[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[18]~feeder .lut_mask = 16'hF0F0;
defparam \BDR|o_data[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N7
dffeas \BDR|o_data[18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[18] .is_wysiwyg = "true";
defparam \BDR|o_data[18] .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y26_N0
cycloneive_ram_block \regfile|register_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\control|state.wb1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regfile|i_data [17],\regfile|i_data [16],\regfile|i_data [15],\regfile|i_data [14],\regfile|i_data [13],\regfile|i_data [12],\regfile|i_data [11],\regfile|i_data [10],\regfile|i_data [9],\regfile|i_data [8],\regfile|i_data [7],\regfile|i_data [6],\regfile|i_data [5],\regfile|i_data [4],\regfile|i_data [3],\regfile|i_data [2],
\regfile|i_data [1],\regfile|i_data [0]}),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\regfile|register_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\regfile|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .init_file = "db/mcpu.ram0_RegFile_be88a862.hdl.mif";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RegFile:regfile|altsyncram:register_rtl_0|altsyncram_im22:auto_generated|ALTSYNCRAM";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \regfile|register_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 36'h000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneive_lcell_comb \BDR|o_data[17]~feeder (
// Equation(s):
// \BDR|o_data[17]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[17]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N25
dffeas \BDR|o_data[17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[17] .is_wysiwyg = "true";
defparam \BDR|o_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cycloneive_lcell_comb \ADR|o_data[16]~feeder (
// Equation(s):
// \ADR|o_data[16]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a16 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\ADR|o_data[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[16]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N15
dffeas \ADR|o_data[16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[16] .is_wysiwyg = "true";
defparam \ADR|o_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cycloneive_lcell_comb \BDR|o_data[15]~feeder (
// Equation(s):
// \BDR|o_data[15]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[15]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N21
dffeas \BDR|o_data[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[15] .is_wysiwyg = "true";
defparam \BDR|o_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cycloneive_lcell_comb \BDR|o_data[14]~feeder (
// Equation(s):
// \BDR|o_data[14]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[14]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N25
dffeas \BDR|o_data[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[14] .is_wysiwyg = "true";
defparam \BDR|o_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneive_lcell_comb \BDR|o_data[13]~feeder (
// Equation(s):
// \BDR|o_data[13]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[13]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N11
dffeas \BDR|o_data[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[13] .is_wysiwyg = "true";
defparam \BDR|o_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneive_lcell_comb \BDR|o_data[12]~feeder (
// Equation(s):
// \BDR|o_data[12]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[12]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N25
dffeas \BDR|o_data[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[12] .is_wysiwyg = "true";
defparam \BDR|o_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneive_lcell_comb \BDR|o_data[11]~feeder (
// Equation(s):
// \BDR|o_data[11]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BDR|o_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[11]~feeder .lut_mask = 16'hF0F0;
defparam \BDR|o_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N15
dffeas \BDR|o_data[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[11] .is_wysiwyg = "true";
defparam \BDR|o_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N4
cycloneive_lcell_comb \ADR|o_data[10]~feeder (
// Equation(s):
// \ADR|o_data[10]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a10 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a10 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADR|o_data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[10]~feeder .lut_mask = 16'hF0F0;
defparam \ADR|o_data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N5
dffeas \ADR|o_data[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[10] .is_wysiwyg = "true";
defparam \ADR|o_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N30
cycloneive_lcell_comb \ADR|o_data[9]~feeder (
// Equation(s):
// \ADR|o_data[9]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a9 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a9 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADR|o_data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[9]~feeder .lut_mask = 16'hF0F0;
defparam \ADR|o_data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N31
dffeas \ADR|o_data[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[9] .is_wysiwyg = "true";
defparam \ADR|o_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneive_lcell_comb \BDR|o_data[8]~feeder (
// Equation(s):
// \BDR|o_data[8]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[8]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N1
dffeas \BDR|o_data[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[8] .is_wysiwyg = "true";
defparam \BDR|o_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneive_lcell_comb \BDR|o_data[7]~feeder (
// Equation(s):
// \BDR|o_data[7]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[7]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N9
dffeas \BDR|o_data[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[7] .is_wysiwyg = "true";
defparam \BDR|o_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cycloneive_lcell_comb \ADR|o_data[6]~feeder (
// Equation(s):
// \ADR|o_data[6]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a6 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\ADR|o_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[6]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N23
dffeas \ADR|o_data[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[6] .is_wysiwyg = "true";
defparam \ADR|o_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneive_lcell_comb \BDR|o_data[5]~feeder (
// Equation(s):
// \BDR|o_data[5]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BDR|o_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[5]~feeder .lut_mask = 16'hF0F0;
defparam \BDR|o_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N17
dffeas \BDR|o_data[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[5] .is_wysiwyg = "true";
defparam \BDR|o_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
cycloneive_lcell_comb \ADR|o_data[4]~feeder (
// Equation(s):
// \ADR|o_data[4]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a4 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\ADR|o_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[4]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N19
dffeas \ADR|o_data[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[4] .is_wysiwyg = "true";
defparam \ADR|o_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cycloneive_lcell_comb \BDR|o_data[3]~feeder (
// Equation(s):
// \BDR|o_data[3]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[3]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N23
dffeas \BDR|o_data[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[3] .is_wysiwyg = "true";
defparam \BDR|o_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneive_lcell_comb \BDR|o_data[2]~feeder (
// Equation(s):
// \BDR|o_data[2]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BDR|o_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[2]~feeder .lut_mask = 16'hF0F0;
defparam \BDR|o_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N29
dffeas \BDR|o_data[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[2] .is_wysiwyg = "true";
defparam \BDR|o_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cycloneive_lcell_comb \ADR|o_data[1]~feeder (
// Equation(s):
// \ADR|o_data[1]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a1 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\ADR|o_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[1]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N7
dffeas \ADR|o_data[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[1] .is_wysiwyg = "true";
defparam \ADR|o_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneive_lcell_comb \BDR|o_data[0]~feeder (
// Equation(s):
// \BDR|o_data[0]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[0]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N13
dffeas \BDR|o_data[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[0] .is_wysiwyg = "true";
defparam \BDR|o_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneive_lcell_comb \alu|Add0~0 (
// Equation(s):
// \alu|Add0~0_combout  = (\ADR|o_data [0] & (\BDR|o_data [0] $ (VCC))) # (!\ADR|o_data [0] & (\BDR|o_data [0] & VCC))
// \alu|Add0~1  = CARRY((\ADR|o_data [0] & \BDR|o_data [0]))

	.dataa(\ADR|o_data [0]),
	.datab(\BDR|o_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add0~0_combout ),
	.cout(\alu|Add0~1 ));
// synopsys translate_off
defparam \alu|Add0~0 .lut_mask = 16'h6688;
defparam \alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneive_lcell_comb \alu|Add0~2 (
// Equation(s):
// \alu|Add0~2_combout  = (\BDR|o_data [1] & ((\ADR|o_data [1] & (\alu|Add0~1  & VCC)) # (!\ADR|o_data [1] & (!\alu|Add0~1 )))) # (!\BDR|o_data [1] & ((\ADR|o_data [1] & (!\alu|Add0~1 )) # (!\ADR|o_data [1] & ((\alu|Add0~1 ) # (GND)))))
// \alu|Add0~3  = CARRY((\BDR|o_data [1] & (!\ADR|o_data [1] & !\alu|Add0~1 )) # (!\BDR|o_data [1] & ((!\alu|Add0~1 ) # (!\ADR|o_data [1]))))

	.dataa(\BDR|o_data [1]),
	.datab(\ADR|o_data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~1 ),
	.combout(\alu|Add0~2_combout ),
	.cout(\alu|Add0~3 ));
// synopsys translate_off
defparam \alu|Add0~2 .lut_mask = 16'h9617;
defparam \alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneive_lcell_comb \alu|Add0~4 (
// Equation(s):
// \alu|Add0~4_combout  = ((\ADR|o_data [2] $ (\BDR|o_data [2] $ (!\alu|Add0~3 )))) # (GND)
// \alu|Add0~5  = CARRY((\ADR|o_data [2] & ((\BDR|o_data [2]) # (!\alu|Add0~3 ))) # (!\ADR|o_data [2] & (\BDR|o_data [2] & !\alu|Add0~3 )))

	.dataa(\ADR|o_data [2]),
	.datab(\BDR|o_data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~3 ),
	.combout(\alu|Add0~4_combout ),
	.cout(\alu|Add0~5 ));
// synopsys translate_off
defparam \alu|Add0~4 .lut_mask = 16'h698E;
defparam \alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneive_lcell_comb \alu|Add0~6 (
// Equation(s):
// \alu|Add0~6_combout  = (\ADR|o_data [3] & ((\BDR|o_data [3] & (\alu|Add0~5  & VCC)) # (!\BDR|o_data [3] & (!\alu|Add0~5 )))) # (!\ADR|o_data [3] & ((\BDR|o_data [3] & (!\alu|Add0~5 )) # (!\BDR|o_data [3] & ((\alu|Add0~5 ) # (GND)))))
// \alu|Add0~7  = CARRY((\ADR|o_data [3] & (!\BDR|o_data [3] & !\alu|Add0~5 )) # (!\ADR|o_data [3] & ((!\alu|Add0~5 ) # (!\BDR|o_data [3]))))

	.dataa(\ADR|o_data [3]),
	.datab(\BDR|o_data [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~5 ),
	.combout(\alu|Add0~6_combout ),
	.cout(\alu|Add0~7 ));
// synopsys translate_off
defparam \alu|Add0~6 .lut_mask = 16'h9617;
defparam \alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneive_lcell_comb \alu|Add0~8 (
// Equation(s):
// \alu|Add0~8_combout  = ((\BDR|o_data [4] $ (\ADR|o_data [4] $ (!\alu|Add0~7 )))) # (GND)
// \alu|Add0~9  = CARRY((\BDR|o_data [4] & ((\ADR|o_data [4]) # (!\alu|Add0~7 ))) # (!\BDR|o_data [4] & (\ADR|o_data [4] & !\alu|Add0~7 )))

	.dataa(\BDR|o_data [4]),
	.datab(\ADR|o_data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~7 ),
	.combout(\alu|Add0~8_combout ),
	.cout(\alu|Add0~9 ));
// synopsys translate_off
defparam \alu|Add0~8 .lut_mask = 16'h698E;
defparam \alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneive_lcell_comb \alu|Add0~10 (
// Equation(s):
// \alu|Add0~10_combout  = (\ADR|o_data [5] & ((\BDR|o_data [5] & (\alu|Add0~9  & VCC)) # (!\BDR|o_data [5] & (!\alu|Add0~9 )))) # (!\ADR|o_data [5] & ((\BDR|o_data [5] & (!\alu|Add0~9 )) # (!\BDR|o_data [5] & ((\alu|Add0~9 ) # (GND)))))
// \alu|Add0~11  = CARRY((\ADR|o_data [5] & (!\BDR|o_data [5] & !\alu|Add0~9 )) # (!\ADR|o_data [5] & ((!\alu|Add0~9 ) # (!\BDR|o_data [5]))))

	.dataa(\ADR|o_data [5]),
	.datab(\BDR|o_data [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~9 ),
	.combout(\alu|Add0~10_combout ),
	.cout(\alu|Add0~11 ));
// synopsys translate_off
defparam \alu|Add0~10 .lut_mask = 16'h9617;
defparam \alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneive_lcell_comb \alu|Add0~12 (
// Equation(s):
// \alu|Add0~12_combout  = ((\BDR|o_data [6] $ (\ADR|o_data [6] $ (!\alu|Add0~11 )))) # (GND)
// \alu|Add0~13  = CARRY((\BDR|o_data [6] & ((\ADR|o_data [6]) # (!\alu|Add0~11 ))) # (!\BDR|o_data [6] & (\ADR|o_data [6] & !\alu|Add0~11 )))

	.dataa(\BDR|o_data [6]),
	.datab(\ADR|o_data [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~11 ),
	.combout(\alu|Add0~12_combout ),
	.cout(\alu|Add0~13 ));
// synopsys translate_off
defparam \alu|Add0~12 .lut_mask = 16'h698E;
defparam \alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cycloneive_lcell_comb \alu|Add0~14 (
// Equation(s):
// \alu|Add0~14_combout  = (\ADR|o_data [7] & ((\BDR|o_data [7] & (\alu|Add0~13  & VCC)) # (!\BDR|o_data [7] & (!\alu|Add0~13 )))) # (!\ADR|o_data [7] & ((\BDR|o_data [7] & (!\alu|Add0~13 )) # (!\BDR|o_data [7] & ((\alu|Add0~13 ) # (GND)))))
// \alu|Add0~15  = CARRY((\ADR|o_data [7] & (!\BDR|o_data [7] & !\alu|Add0~13 )) # (!\ADR|o_data [7] & ((!\alu|Add0~13 ) # (!\BDR|o_data [7]))))

	.dataa(\ADR|o_data [7]),
	.datab(\BDR|o_data [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~13 ),
	.combout(\alu|Add0~14_combout ),
	.cout(\alu|Add0~15 ));
// synopsys translate_off
defparam \alu|Add0~14 .lut_mask = 16'h9617;
defparam \alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneive_lcell_comb \alu|Add0~16 (
// Equation(s):
// \alu|Add0~16_combout  = ((\ADR|o_data [8] $ (\BDR|o_data [8] $ (!\alu|Add0~15 )))) # (GND)
// \alu|Add0~17  = CARRY((\ADR|o_data [8] & ((\BDR|o_data [8]) # (!\alu|Add0~15 ))) # (!\ADR|o_data [8] & (\BDR|o_data [8] & !\alu|Add0~15 )))

	.dataa(\ADR|o_data [8]),
	.datab(\BDR|o_data [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~15 ),
	.combout(\alu|Add0~16_combout ),
	.cout(\alu|Add0~17 ));
// synopsys translate_off
defparam \alu|Add0~16 .lut_mask = 16'h698E;
defparam \alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cycloneive_lcell_comb \alu|Add0~18 (
// Equation(s):
// \alu|Add0~18_combout  = (\BDR|o_data [9] & ((\ADR|o_data [9] & (\alu|Add0~17  & VCC)) # (!\ADR|o_data [9] & (!\alu|Add0~17 )))) # (!\BDR|o_data [9] & ((\ADR|o_data [9] & (!\alu|Add0~17 )) # (!\ADR|o_data [9] & ((\alu|Add0~17 ) # (GND)))))
// \alu|Add0~19  = CARRY((\BDR|o_data [9] & (!\ADR|o_data [9] & !\alu|Add0~17 )) # (!\BDR|o_data [9] & ((!\alu|Add0~17 ) # (!\ADR|o_data [9]))))

	.dataa(\BDR|o_data [9]),
	.datab(\ADR|o_data [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~17 ),
	.combout(\alu|Add0~18_combout ),
	.cout(\alu|Add0~19 ));
// synopsys translate_off
defparam \alu|Add0~18 .lut_mask = 16'h9617;
defparam \alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneive_lcell_comb \alu|Add0~20 (
// Equation(s):
// \alu|Add0~20_combout  = ((\BDR|o_data [10] $ (\ADR|o_data [10] $ (!\alu|Add0~19 )))) # (GND)
// \alu|Add0~21  = CARRY((\BDR|o_data [10] & ((\ADR|o_data [10]) # (!\alu|Add0~19 ))) # (!\BDR|o_data [10] & (\ADR|o_data [10] & !\alu|Add0~19 )))

	.dataa(\BDR|o_data [10]),
	.datab(\ADR|o_data [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~19 ),
	.combout(\alu|Add0~20_combout ),
	.cout(\alu|Add0~21 ));
// synopsys translate_off
defparam \alu|Add0~20 .lut_mask = 16'h698E;
defparam \alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneive_lcell_comb \alu|Add0~22 (
// Equation(s):
// \alu|Add0~22_combout  = (\ADR|o_data [11] & ((\BDR|o_data [11] & (\alu|Add0~21  & VCC)) # (!\BDR|o_data [11] & (!\alu|Add0~21 )))) # (!\ADR|o_data [11] & ((\BDR|o_data [11] & (!\alu|Add0~21 )) # (!\BDR|o_data [11] & ((\alu|Add0~21 ) # (GND)))))
// \alu|Add0~23  = CARRY((\ADR|o_data [11] & (!\BDR|o_data [11] & !\alu|Add0~21 )) # (!\ADR|o_data [11] & ((!\alu|Add0~21 ) # (!\BDR|o_data [11]))))

	.dataa(\ADR|o_data [11]),
	.datab(\BDR|o_data [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~21 ),
	.combout(\alu|Add0~22_combout ),
	.cout(\alu|Add0~23 ));
// synopsys translate_off
defparam \alu|Add0~22 .lut_mask = 16'h9617;
defparam \alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneive_lcell_comb \alu|Add0~24 (
// Equation(s):
// \alu|Add0~24_combout  = ((\ADR|o_data [12] $ (\BDR|o_data [12] $ (!\alu|Add0~23 )))) # (GND)
// \alu|Add0~25  = CARRY((\ADR|o_data [12] & ((\BDR|o_data [12]) # (!\alu|Add0~23 ))) # (!\ADR|o_data [12] & (\BDR|o_data [12] & !\alu|Add0~23 )))

	.dataa(\ADR|o_data [12]),
	.datab(\BDR|o_data [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~23 ),
	.combout(\alu|Add0~24_combout ),
	.cout(\alu|Add0~25 ));
// synopsys translate_off
defparam \alu|Add0~24 .lut_mask = 16'h698E;
defparam \alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneive_lcell_comb \alu|Add0~26 (
// Equation(s):
// \alu|Add0~26_combout  = (\ADR|o_data [13] & ((\BDR|o_data [13] & (\alu|Add0~25  & VCC)) # (!\BDR|o_data [13] & (!\alu|Add0~25 )))) # (!\ADR|o_data [13] & ((\BDR|o_data [13] & (!\alu|Add0~25 )) # (!\BDR|o_data [13] & ((\alu|Add0~25 ) # (GND)))))
// \alu|Add0~27  = CARRY((\ADR|o_data [13] & (!\BDR|o_data [13] & !\alu|Add0~25 )) # (!\ADR|o_data [13] & ((!\alu|Add0~25 ) # (!\BDR|o_data [13]))))

	.dataa(\ADR|o_data [13]),
	.datab(\BDR|o_data [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~25 ),
	.combout(\alu|Add0~26_combout ),
	.cout(\alu|Add0~27 ));
// synopsys translate_off
defparam \alu|Add0~26 .lut_mask = 16'h9617;
defparam \alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cycloneive_lcell_comb \alu|Add0~28 (
// Equation(s):
// \alu|Add0~28_combout  = ((\ADR|o_data [14] $ (\BDR|o_data [14] $ (!\alu|Add0~27 )))) # (GND)
// \alu|Add0~29  = CARRY((\ADR|o_data [14] & ((\BDR|o_data [14]) # (!\alu|Add0~27 ))) # (!\ADR|o_data [14] & (\BDR|o_data [14] & !\alu|Add0~27 )))

	.dataa(\ADR|o_data [14]),
	.datab(\BDR|o_data [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~27 ),
	.combout(\alu|Add0~28_combout ),
	.cout(\alu|Add0~29 ));
// synopsys translate_off
defparam \alu|Add0~28 .lut_mask = 16'h698E;
defparam \alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneive_lcell_comb \alu|Add0~30 (
// Equation(s):
// \alu|Add0~30_combout  = (\ADR|o_data [15] & ((\BDR|o_data [15] & (\alu|Add0~29  & VCC)) # (!\BDR|o_data [15] & (!\alu|Add0~29 )))) # (!\ADR|o_data [15] & ((\BDR|o_data [15] & (!\alu|Add0~29 )) # (!\BDR|o_data [15] & ((\alu|Add0~29 ) # (GND)))))
// \alu|Add0~31  = CARRY((\ADR|o_data [15] & (!\BDR|o_data [15] & !\alu|Add0~29 )) # (!\ADR|o_data [15] & ((!\alu|Add0~29 ) # (!\BDR|o_data [15]))))

	.dataa(\ADR|o_data [15]),
	.datab(\BDR|o_data [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~29 ),
	.combout(\alu|Add0~30_combout ),
	.cout(\alu|Add0~31 ));
// synopsys translate_off
defparam \alu|Add0~30 .lut_mask = 16'h9617;
defparam \alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneive_lcell_comb \alu|Add0~32 (
// Equation(s):
// \alu|Add0~32_combout  = ((\BDR|o_data [16] $ (\ADR|o_data [16] $ (!\alu|Add0~31 )))) # (GND)
// \alu|Add0~33  = CARRY((\BDR|o_data [16] & ((\ADR|o_data [16]) # (!\alu|Add0~31 ))) # (!\BDR|o_data [16] & (\ADR|o_data [16] & !\alu|Add0~31 )))

	.dataa(\BDR|o_data [16]),
	.datab(\ADR|o_data [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~31 ),
	.combout(\alu|Add0~32_combout ),
	.cout(\alu|Add0~33 ));
// synopsys translate_off
defparam \alu|Add0~32 .lut_mask = 16'h698E;
defparam \alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cycloneive_lcell_comb \alu|Add0~34 (
// Equation(s):
// \alu|Add0~34_combout  = (\ADR|o_data [17] & ((\BDR|o_data [17] & (\alu|Add0~33  & VCC)) # (!\BDR|o_data [17] & (!\alu|Add0~33 )))) # (!\ADR|o_data [17] & ((\BDR|o_data [17] & (!\alu|Add0~33 )) # (!\BDR|o_data [17] & ((\alu|Add0~33 ) # (GND)))))
// \alu|Add0~35  = CARRY((\ADR|o_data [17] & (!\BDR|o_data [17] & !\alu|Add0~33 )) # (!\ADR|o_data [17] & ((!\alu|Add0~33 ) # (!\BDR|o_data [17]))))

	.dataa(\ADR|o_data [17]),
	.datab(\BDR|o_data [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~33 ),
	.combout(\alu|Add0~34_combout ),
	.cout(\alu|Add0~35 ));
// synopsys translate_off
defparam \alu|Add0~34 .lut_mask = 16'h9617;
defparam \alu|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N3
dffeas \ALUM2DR|o_data[17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[17] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N1
dffeas \regfile|i_data[17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[17]~62_combout ),
	.asdata(\ALUM2DR|o_data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[17] .is_wysiwyg = "true";
defparam \regfile|i_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneive_lcell_comb \BDR|o_data[16]~feeder (
// Equation(s):
// \BDR|o_data[16]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[16]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N5
dffeas \BDR|o_data[16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[16] .is_wysiwyg = "true";
defparam \BDR|o_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N1
dffeas \ALUM2DR|o_data[16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[16] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N31
dffeas \regfile|i_data[16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[16]~60_combout ),
	.asdata(\ALUM2DR|o_data [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[16] .is_wysiwyg = "true";
defparam \regfile|i_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cycloneive_lcell_comb \ADR|o_data[15]~feeder (
// Equation(s):
// \ADR|o_data[15]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\ADR|o_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[15]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N3
dffeas \ADR|o_data[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[15] .is_wysiwyg = "true";
defparam \ADR|o_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N31
dffeas \ALUM2DR|o_data[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[15] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N29
dffeas \regfile|i_data[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[15]~58_combout ),
	.asdata(\ALUM2DR|o_data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[15] .is_wysiwyg = "true";
defparam \regfile|i_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cycloneive_lcell_comb \ADR|o_data[14]~feeder (
// Equation(s):
// \ADR|o_data[14]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a14 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a14 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADR|o_data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[14]~feeder .lut_mask = 16'hF0F0;
defparam \ADR|o_data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N11
dffeas \ADR|o_data[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[14] .is_wysiwyg = "true";
defparam \ADR|o_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N29
dffeas \ALUM2DR|o_data[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[14] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N27
dffeas \regfile|i_data[14] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[14]~56_combout ),
	.asdata(\ALUM2DR|o_data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[14] .is_wysiwyg = "true";
defparam \regfile|i_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cycloneive_lcell_comb \ADR|o_data[13]~feeder (
// Equation(s):
// \ADR|o_data[13]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\ADR|o_data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[13]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N27
dffeas \ADR|o_data[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[13] .is_wysiwyg = "true";
defparam \ADR|o_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N27
dffeas \ALUM2DR|o_data[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[13] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N25
dffeas \regfile|i_data[13] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[13]~54_combout ),
	.asdata(\ALUM2DR|o_data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[13] .is_wysiwyg = "true";
defparam \regfile|i_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneive_lcell_comb \ADR|o_data[12]~feeder (
// Equation(s):
// \ADR|o_data[12]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a12 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\ADR|o_data[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[12]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N13
dffeas \ADR|o_data[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[12] .is_wysiwyg = "true";
defparam \ADR|o_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N25
dffeas \ALUM2DR|o_data[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[12] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N23
dffeas \regfile|i_data[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[12]~52_combout ),
	.asdata(\ALUM2DR|o_data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[12] .is_wysiwyg = "true";
defparam \regfile|i_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
cycloneive_lcell_comb \ADR|o_data[11]~feeder (
// Equation(s):
// \ADR|o_data[11]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a11 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a11 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADR|o_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[11]~feeder .lut_mask = 16'hF0F0;
defparam \ADR|o_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N15
dffeas \ADR|o_data[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[11] .is_wysiwyg = "true";
defparam \ADR|o_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N23
dffeas \ALUM2DR|o_data[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[11] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N21
dffeas \regfile|i_data[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[11]~50_combout ),
	.asdata(\ALUM2DR|o_data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[11] .is_wysiwyg = "true";
defparam \regfile|i_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneive_lcell_comb \BDR|o_data[10]~feeder (
// Equation(s):
// \BDR|o_data[10]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BDR|o_data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[10]~feeder .lut_mask = 16'hF0F0;
defparam \BDR|o_data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N21
dffeas \BDR|o_data[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[10] .is_wysiwyg = "true";
defparam \BDR|o_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N21
dffeas \ALUM2DR|o_data[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[10] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N19
dffeas \regfile|i_data[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[10]~48_combout ),
	.asdata(\ALUM2DR|o_data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[10] .is_wysiwyg = "true";
defparam \regfile|i_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneive_lcell_comb \BDR|o_data[9]~feeder (
// Equation(s):
// \BDR|o_data[9]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BDR|o_data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[9]~feeder .lut_mask = 16'hF0F0;
defparam \BDR|o_data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N27
dffeas \BDR|o_data[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[9] .is_wysiwyg = "true";
defparam \BDR|o_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N19
dffeas \ALUM2DR|o_data[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[9] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N17
dffeas \regfile|i_data[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[9]~46_combout ),
	.asdata(\ALUM2DR|o_data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[9] .is_wysiwyg = "true";
defparam \regfile|i_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneive_lcell_comb \ADR|o_data[8]~feeder (
// Equation(s):
// \ADR|o_data[8]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a8 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a8 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADR|o_data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[8]~feeder .lut_mask = 16'hF0F0;
defparam \ADR|o_data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N1
dffeas \ADR|o_data[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[8] .is_wysiwyg = "true";
defparam \ADR|o_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N17
dffeas \ALUM2DR|o_data[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[8] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N15
dffeas \regfile|i_data[8] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[8]~44_combout ),
	.asdata(\ALUM2DR|o_data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[8] .is_wysiwyg = "true";
defparam \regfile|i_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cycloneive_lcell_comb \ADR|o_data[7]~feeder (
// Equation(s):
// \ADR|o_data[7]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\ADR|o_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[7]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N7
dffeas \ADR|o_data[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[7] .is_wysiwyg = "true";
defparam \ADR|o_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N15
dffeas \ALUM2DR|o_data[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[7] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N13
dffeas \regfile|i_data[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[7]~42_combout ),
	.asdata(\ALUM2DR|o_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[7] .is_wysiwyg = "true";
defparam \regfile|i_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneive_lcell_comb \BDR|o_data[6]~feeder (
// Equation(s):
// \BDR|o_data[6]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[6]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N31
dffeas \BDR|o_data[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[6] .is_wysiwyg = "true";
defparam \BDR|o_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N13
dffeas \ALUM2DR|o_data[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[6] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N11
dffeas \regfile|i_data[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[6]~40_combout ),
	.asdata(\ALUM2DR|o_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[6] .is_wysiwyg = "true";
defparam \regfile|i_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneive_lcell_comb \ADR|o_data[5]~feeder (
// Equation(s):
// \ADR|o_data[5]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a5 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a5 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADR|o_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[5]~feeder .lut_mask = 16'hF0F0;
defparam \ADR|o_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N17
dffeas \ADR|o_data[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[5] .is_wysiwyg = "true";
defparam \ADR|o_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N11
dffeas \ALUM2DR|o_data[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[5] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N9
dffeas \regfile|i_data[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[5]~38_combout ),
	.asdata(\ALUM2DR|o_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[5] .is_wysiwyg = "true";
defparam \regfile|i_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneive_lcell_comb \BDR|o_data[4]~feeder (
// Equation(s):
// \BDR|o_data[4]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[4]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N3
dffeas \BDR|o_data[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[4] .is_wysiwyg = "true";
defparam \BDR|o_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N9
dffeas \ALUM2DR|o_data[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[4] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N7
dffeas \regfile|i_data[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[4]~36_combout ),
	.asdata(\ALUM2DR|o_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[4] .is_wysiwyg = "true";
defparam \regfile|i_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneive_lcell_comb \ADR|o_data[3]~feeder (
// Equation(s):
// \ADR|o_data[3]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\ADR|o_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[3]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N5
dffeas \ADR|o_data[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[3] .is_wysiwyg = "true";
defparam \ADR|o_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N7
dffeas \ALUM2DR|o_data[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[3] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N5
dffeas \regfile|i_data[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[3]~34_combout ),
	.asdata(\ALUM2DR|o_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[3] .is_wysiwyg = "true";
defparam \regfile|i_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cycloneive_lcell_comb \ADR|o_data[2]~feeder (
// Equation(s):
// \ADR|o_data[2]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a2 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\ADR|o_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[2]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N9
dffeas \ADR|o_data[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[2] .is_wysiwyg = "true";
defparam \ADR|o_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N5
dffeas \ALUM2DR|o_data[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[2] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N3
dffeas \regfile|i_data[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[2]~32_combout ),
	.asdata(\ALUM2DR|o_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[2] .is_wysiwyg = "true";
defparam \regfile|i_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneive_lcell_comb \BDR|o_data[1]~feeder (
// Equation(s):
// \BDR|o_data[1]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[1]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N19
dffeas \BDR|o_data[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[1] .is_wysiwyg = "true";
defparam \BDR|o_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N3
dffeas \ALUM2DR|o_data[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[1] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
cycloneive_lcell_comb \regfile|i_data~31 (
// Equation(s):
// \regfile|i_data~31_combout  = (\ALUM2DR|o_data [1] & \control|state.wb1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUM2DR|o_data [1]),
	.datad(\control|state.wb1~q ),
	.cin(gnd),
	.combout(\regfile|i_data~31_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|i_data~31 .lut_mask = 16'hF000;
defparam \regfile|i_data~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N7
dffeas \regfile|i_data[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[1] .is_wysiwyg = "true";
defparam \regfile|i_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cycloneive_lcell_comb \ADR|o_data[0]~feeder (
// Equation(s):
// \ADR|o_data[0]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a0~portadataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\ADR|o_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[0]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N29
dffeas \ADR|o_data[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[0] .is_wysiwyg = "true";
defparam \ADR|o_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N1
dffeas \ALUM2DR|o_data[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[0] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cycloneive_lcell_comb \regfile|i_data~30 (
// Equation(s):
// \regfile|i_data~30_combout  = (\ALUM2DR|o_data [0] & \control|state.wb1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUM2DR|o_data [0]),
	.datad(\control|state.wb1~q ),
	.cin(gnd),
	.combout(\regfile|i_data~30_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|i_data~30 .lut_mask = 16'hF000;
defparam \regfile|i_data~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N17
dffeas \regfile|i_data[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[0] .is_wysiwyg = "true";
defparam \regfile|i_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneive_lcell_comb \ADR|o_data[17]~feeder (
// Equation(s):
// \ADR|o_data[17]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\ADR|o_data[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[17]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N25
dffeas \ADR|o_data[17] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[17] .is_wysiwyg = "true";
defparam \ADR|o_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cycloneive_lcell_comb \alu|Add0~36 (
// Equation(s):
// \alu|Add0~36_combout  = ((\ADR|o_data [18] $ (\BDR|o_data [18] $ (!\alu|Add0~35 )))) # (GND)
// \alu|Add0~37  = CARRY((\ADR|o_data [18] & ((\BDR|o_data [18]) # (!\alu|Add0~35 ))) # (!\ADR|o_data [18] & (\BDR|o_data [18] & !\alu|Add0~35 )))

	.dataa(\ADR|o_data [18]),
	.datab(\BDR|o_data [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~35 ),
	.combout(\alu|Add0~36_combout ),
	.cout(\alu|Add0~37 ));
// synopsys translate_off
defparam \alu|Add0~36 .lut_mask = 16'h698E;
defparam \alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cycloneive_lcell_comb \alu|Add0~38 (
// Equation(s):
// \alu|Add0~38_combout  = (\BDR|o_data [19] & ((\ADR|o_data [19] & (\alu|Add0~37  & VCC)) # (!\ADR|o_data [19] & (!\alu|Add0~37 )))) # (!\BDR|o_data [19] & ((\ADR|o_data [19] & (!\alu|Add0~37 )) # (!\ADR|o_data [19] & ((\alu|Add0~37 ) # (GND)))))
// \alu|Add0~39  = CARRY((\BDR|o_data [19] & (!\ADR|o_data [19] & !\alu|Add0~37 )) # (!\BDR|o_data [19] & ((!\alu|Add0~37 ) # (!\ADR|o_data [19]))))

	.dataa(\BDR|o_data [19]),
	.datab(\ADR|o_data [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~37 ),
	.combout(\alu|Add0~38_combout ),
	.cout(\alu|Add0~39 ));
// synopsys translate_off
defparam \alu|Add0~38 .lut_mask = 16'h9617;
defparam \alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cycloneive_lcell_comb \alu|Add0~40 (
// Equation(s):
// \alu|Add0~40_combout  = ((\BDR|o_data [20] $ (\ADR|o_data [20] $ (!\alu|Add0~39 )))) # (GND)
// \alu|Add0~41  = CARRY((\BDR|o_data [20] & ((\ADR|o_data [20]) # (!\alu|Add0~39 ))) # (!\BDR|o_data [20] & (\ADR|o_data [20] & !\alu|Add0~39 )))

	.dataa(\BDR|o_data [20]),
	.datab(\ADR|o_data [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~39 ),
	.combout(\alu|Add0~40_combout ),
	.cout(\alu|Add0~41 ));
// synopsys translate_off
defparam \alu|Add0~40 .lut_mask = 16'h698E;
defparam \alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneive_lcell_comb \alu|Add0~42 (
// Equation(s):
// \alu|Add0~42_combout  = (\BDR|o_data [21] & ((\ADR|o_data [21] & (\alu|Add0~41  & VCC)) # (!\ADR|o_data [21] & (!\alu|Add0~41 )))) # (!\BDR|o_data [21] & ((\ADR|o_data [21] & (!\alu|Add0~41 )) # (!\ADR|o_data [21] & ((\alu|Add0~41 ) # (GND)))))
// \alu|Add0~43  = CARRY((\BDR|o_data [21] & (!\ADR|o_data [21] & !\alu|Add0~41 )) # (!\BDR|o_data [21] & ((!\alu|Add0~41 ) # (!\ADR|o_data [21]))))

	.dataa(\BDR|o_data [21]),
	.datab(\ADR|o_data [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~41 ),
	.combout(\alu|Add0~42_combout ),
	.cout(\alu|Add0~43 ));
// synopsys translate_off
defparam \alu|Add0~42 .lut_mask = 16'h9617;
defparam \alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneive_lcell_comb \alu|Add0~44 (
// Equation(s):
// \alu|Add0~44_combout  = ((\BDR|o_data [22] $ (\ADR|o_data [22] $ (!\alu|Add0~43 )))) # (GND)
// \alu|Add0~45  = CARRY((\BDR|o_data [22] & ((\ADR|o_data [22]) # (!\alu|Add0~43 ))) # (!\BDR|o_data [22] & (\ADR|o_data [22] & !\alu|Add0~43 )))

	.dataa(\BDR|o_data [22]),
	.datab(\ADR|o_data [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~43 ),
	.combout(\alu|Add0~44_combout ),
	.cout(\alu|Add0~45 ));
// synopsys translate_off
defparam \alu|Add0~44 .lut_mask = 16'h698E;
defparam \alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cycloneive_lcell_comb \alu|Add0~46 (
// Equation(s):
// \alu|Add0~46_combout  = (\BDR|o_data [23] & ((\ADR|o_data [23] & (\alu|Add0~45  & VCC)) # (!\ADR|o_data [23] & (!\alu|Add0~45 )))) # (!\BDR|o_data [23] & ((\ADR|o_data [23] & (!\alu|Add0~45 )) # (!\ADR|o_data [23] & ((\alu|Add0~45 ) # (GND)))))
// \alu|Add0~47  = CARRY((\BDR|o_data [23] & (!\ADR|o_data [23] & !\alu|Add0~45 )) # (!\BDR|o_data [23] & ((!\alu|Add0~45 ) # (!\ADR|o_data [23]))))

	.dataa(\BDR|o_data [23]),
	.datab(\ADR|o_data [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~45 ),
	.combout(\alu|Add0~46_combout ),
	.cout(\alu|Add0~47 ));
// synopsys translate_off
defparam \alu|Add0~46 .lut_mask = 16'h9617;
defparam \alu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneive_lcell_comb \alu|Add0~48 (
// Equation(s):
// \alu|Add0~48_combout  = ((\BDR|o_data [24] $ (\ADR|o_data [24] $ (!\alu|Add0~47 )))) # (GND)
// \alu|Add0~49  = CARRY((\BDR|o_data [24] & ((\ADR|o_data [24]) # (!\alu|Add0~47 ))) # (!\BDR|o_data [24] & (\ADR|o_data [24] & !\alu|Add0~47 )))

	.dataa(\BDR|o_data [24]),
	.datab(\ADR|o_data [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~47 ),
	.combout(\alu|Add0~48_combout ),
	.cout(\alu|Add0~49 ));
// synopsys translate_off
defparam \alu|Add0~48 .lut_mask = 16'h698E;
defparam \alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cycloneive_lcell_comb \alu|Add0~50 (
// Equation(s):
// \alu|Add0~50_combout  = (\BDR|o_data [25] & ((\ADR|o_data [25] & (\alu|Add0~49  & VCC)) # (!\ADR|o_data [25] & (!\alu|Add0~49 )))) # (!\BDR|o_data [25] & ((\ADR|o_data [25] & (!\alu|Add0~49 )) # (!\ADR|o_data [25] & ((\alu|Add0~49 ) # (GND)))))
// \alu|Add0~51  = CARRY((\BDR|o_data [25] & (!\ADR|o_data [25] & !\alu|Add0~49 )) # (!\BDR|o_data [25] & ((!\alu|Add0~49 ) # (!\ADR|o_data [25]))))

	.dataa(\BDR|o_data [25]),
	.datab(\ADR|o_data [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~49 ),
	.combout(\alu|Add0~50_combout ),
	.cout(\alu|Add0~51 ));
// synopsys translate_off
defparam \alu|Add0~50 .lut_mask = 16'h9617;
defparam \alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cycloneive_lcell_comb \alu|Add0~52 (
// Equation(s):
// \alu|Add0~52_combout  = ((\BDR|o_data [26] $ (\ADR|o_data [26] $ (!\alu|Add0~51 )))) # (GND)
// \alu|Add0~53  = CARRY((\BDR|o_data [26] & ((\ADR|o_data [26]) # (!\alu|Add0~51 ))) # (!\BDR|o_data [26] & (\ADR|o_data [26] & !\alu|Add0~51 )))

	.dataa(\BDR|o_data [26]),
	.datab(\ADR|o_data [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~51 ),
	.combout(\alu|Add0~52_combout ),
	.cout(\alu|Add0~53 ));
// synopsys translate_off
defparam \alu|Add0~52 .lut_mask = 16'h698E;
defparam \alu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cycloneive_lcell_comb \alu|Add0~54 (
// Equation(s):
// \alu|Add0~54_combout  = (\BDR|o_data [27] & ((\ADR|o_data [27] & (\alu|Add0~53  & VCC)) # (!\ADR|o_data [27] & (!\alu|Add0~53 )))) # (!\BDR|o_data [27] & ((\ADR|o_data [27] & (!\alu|Add0~53 )) # (!\ADR|o_data [27] & ((\alu|Add0~53 ) # (GND)))))
// \alu|Add0~55  = CARRY((\BDR|o_data [27] & (!\ADR|o_data [27] & !\alu|Add0~53 )) # (!\BDR|o_data [27] & ((!\alu|Add0~53 ) # (!\ADR|o_data [27]))))

	.dataa(\BDR|o_data [27]),
	.datab(\ADR|o_data [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~53 ),
	.combout(\alu|Add0~54_combout ),
	.cout(\alu|Add0~55 ));
// synopsys translate_off
defparam \alu|Add0~54 .lut_mask = 16'h9617;
defparam \alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cycloneive_lcell_comb \alu|Add0~56 (
// Equation(s):
// \alu|Add0~56_combout  = ((\ADR|o_data [28] $ (\BDR|o_data [28] $ (!\alu|Add0~55 )))) # (GND)
// \alu|Add0~57  = CARRY((\ADR|o_data [28] & ((\BDR|o_data [28]) # (!\alu|Add0~55 ))) # (!\ADR|o_data [28] & (\BDR|o_data [28] & !\alu|Add0~55 )))

	.dataa(\ADR|o_data [28]),
	.datab(\BDR|o_data [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~55 ),
	.combout(\alu|Add0~56_combout ),
	.cout(\alu|Add0~57 ));
// synopsys translate_off
defparam \alu|Add0~56 .lut_mask = 16'h698E;
defparam \alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cycloneive_lcell_comb \alu|Add0~58 (
// Equation(s):
// \alu|Add0~58_combout  = (\ADR|o_data [29] & ((\BDR|o_data [29] & (\alu|Add0~57  & VCC)) # (!\BDR|o_data [29] & (!\alu|Add0~57 )))) # (!\ADR|o_data [29] & ((\BDR|o_data [29] & (!\alu|Add0~57 )) # (!\BDR|o_data [29] & ((\alu|Add0~57 ) # (GND)))))
// \alu|Add0~59  = CARRY((\ADR|o_data [29] & (!\BDR|o_data [29] & !\alu|Add0~57 )) # (!\ADR|o_data [29] & ((!\alu|Add0~57 ) # (!\BDR|o_data [29]))))

	.dataa(\ADR|o_data [29]),
	.datab(\BDR|o_data [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~57 ),
	.combout(\alu|Add0~58_combout ),
	.cout(\alu|Add0~59 ));
// synopsys translate_off
defparam \alu|Add0~58 .lut_mask = 16'h9617;
defparam \alu|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cycloneive_lcell_comb \alu|Add0~60 (
// Equation(s):
// \alu|Add0~60_combout  = ((\ADR|o_data [30] $ (\BDR|o_data [30] $ (!\alu|Add0~59 )))) # (GND)
// \alu|Add0~61  = CARRY((\ADR|o_data [30] & ((\BDR|o_data [30]) # (!\alu|Add0~59 ))) # (!\ADR|o_data [30] & (\BDR|o_data [30] & !\alu|Add0~59 )))

	.dataa(\ADR|o_data [30]),
	.datab(\BDR|o_data [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~59 ),
	.combout(\alu|Add0~60_combout ),
	.cout(\alu|Add0~61 ));
// synopsys translate_off
defparam \alu|Add0~60 .lut_mask = 16'h698E;
defparam \alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cycloneive_lcell_comb \alu|Add0~62 (
// Equation(s):
// \alu|Add0~62_combout  = \ADR|o_data [31] $ (\alu|Add0~61  $ (\BDR|o_data [31]))

	.dataa(gnd),
	.datab(\ADR|o_data [31]),
	.datac(gnd),
	.datad(\BDR|o_data [31]),
	.cin(\alu|Add0~61 ),
	.combout(\alu|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~62 .lut_mask = 16'hC33C;
defparam \alu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y25_N31
dffeas \ALUM2DR|o_data[31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[31] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N29
dffeas \regfile|i_data[31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[31]~90_combout ),
	.asdata(\ALUM2DR|o_data [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[31] .is_wysiwyg = "true";
defparam \regfile|i_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneive_lcell_comb \ADR|o_data[30]~feeder (
// Equation(s):
// \ADR|o_data[30]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a30 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a30 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADR|o_data[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[30]~feeder .lut_mask = 16'hF0F0;
defparam \ADR|o_data[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N3
dffeas \ADR|o_data[30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[30] .is_wysiwyg = "true";
defparam \ADR|o_data[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N29
dffeas \ALUM2DR|o_data[30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[30] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N27
dffeas \regfile|i_data[30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[30]~88_combout ),
	.asdata(\ALUM2DR|o_data [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[30] .is_wysiwyg = "true";
defparam \regfile|i_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneive_lcell_comb \ADR|o_data[29]~feeder (
// Equation(s):
// \ADR|o_data[29]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a29 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\ADR|o_data[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[29]~feeder .lut_mask = 16'hFF00;
defparam \ADR|o_data[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N21
dffeas \ADR|o_data[29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[29] .is_wysiwyg = "true";
defparam \ADR|o_data[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N27
dffeas \ALUM2DR|o_data[29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[29] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N25
dffeas \regfile|i_data[29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[29]~86_combout ),
	.asdata(\ALUM2DR|o_data [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[29] .is_wysiwyg = "true";
defparam \regfile|i_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cycloneive_lcell_comb \ADR|o_data[28]~feeder (
// Equation(s):
// \ADR|o_data[28]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a28 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a28 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADR|o_data[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[28]~feeder .lut_mask = 16'hF0F0;
defparam \ADR|o_data[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N31
dffeas \ADR|o_data[28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[28] .is_wysiwyg = "true";
defparam \ADR|o_data[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N25
dffeas \ALUM2DR|o_data[28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[28] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N23
dffeas \regfile|i_data[28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[28]~84_combout ),
	.asdata(\ALUM2DR|o_data [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[28] .is_wysiwyg = "true";
defparam \regfile|i_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneive_lcell_comb \BDR|o_data[27]~feeder (
// Equation(s):
// \BDR|o_data[27]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BDR|o_data[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[27]~feeder .lut_mask = 16'hF0F0;
defparam \BDR|o_data[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N27
dffeas \BDR|o_data[27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[27] .is_wysiwyg = "true";
defparam \BDR|o_data[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N23
dffeas \ALUM2DR|o_data[27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[27] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N21
dffeas \regfile|i_data[27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[27]~82_combout ),
	.asdata(\ALUM2DR|o_data [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[27] .is_wysiwyg = "true";
defparam \regfile|i_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneive_lcell_comb \BDR|o_data[26]~feeder (
// Equation(s):
// \BDR|o_data[26]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[26]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N21
dffeas \BDR|o_data[26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[26] .is_wysiwyg = "true";
defparam \BDR|o_data[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N21
dffeas \ALUM2DR|o_data[26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[26] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N19
dffeas \regfile|i_data[26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[26]~80_combout ),
	.asdata(\ALUM2DR|o_data [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[26] .is_wysiwyg = "true";
defparam \regfile|i_data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneive_lcell_comb \BDR|o_data[25]~feeder (
// Equation(s):
// \BDR|o_data[25]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[25]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N15
dffeas \BDR|o_data[25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[25] .is_wysiwyg = "true";
defparam \BDR|o_data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N19
dffeas \ALUM2DR|o_data[25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[25] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N17
dffeas \regfile|i_data[25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[25]~78_combout ),
	.asdata(\ALUM2DR|o_data [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[25] .is_wysiwyg = "true";
defparam \regfile|i_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneive_lcell_comb \BDR|o_data[23]~feeder (
// Equation(s):
// \BDR|o_data[23]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BDR|o_data[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[23]~feeder .lut_mask = 16'hF0F0;
defparam \BDR|o_data[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N3
dffeas \BDR|o_data[23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[23] .is_wysiwyg = "true";
defparam \BDR|o_data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N15
dffeas \ALUM2DR|o_data[23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[23] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N13
dffeas \regfile|i_data[23] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[23]~74_combout ),
	.asdata(\ALUM2DR|o_data [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[23] .is_wysiwyg = "true";
defparam \regfile|i_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneive_lcell_comb \BDR|o_data[22]~feeder (
// Equation(s):
// \BDR|o_data[22]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[22]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N9
dffeas \BDR|o_data[22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[22] .is_wysiwyg = "true";
defparam \BDR|o_data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N13
dffeas \ALUM2DR|o_data[22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[22] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N11
dffeas \regfile|i_data[22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[22]~72_combout ),
	.asdata(\ALUM2DR|o_data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[22] .is_wysiwyg = "true";
defparam \regfile|i_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneive_lcell_comb \BDR|o_data[21]~feeder (
// Equation(s):
// \BDR|o_data[21]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regfile|register_rtl_0|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\BDR|o_data[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[21]~feeder .lut_mask = 16'hFF00;
defparam \BDR|o_data[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N11
dffeas \BDR|o_data[21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[21] .is_wysiwyg = "true";
defparam \BDR|o_data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N11
dffeas \ALUM2DR|o_data[21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[21] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N9
dffeas \regfile|i_data[21] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[21]~70_combout ),
	.asdata(\ALUM2DR|o_data [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[21] .is_wysiwyg = "true";
defparam \regfile|i_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneive_lcell_comb \BDR|o_data[20]~feeder (
// Equation(s):
// \BDR|o_data[20]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BDR|o_data[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[20]~feeder .lut_mask = 16'hF0F0;
defparam \BDR|o_data[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N1
dffeas \BDR|o_data[20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[20] .is_wysiwyg = "true";
defparam \BDR|o_data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N9
dffeas \ALUM2DR|o_data[20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[20] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N7
dffeas \regfile|i_data[20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[20]~68_combout ),
	.asdata(\ALUM2DR|o_data [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[20] .is_wysiwyg = "true";
defparam \regfile|i_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N30
cycloneive_lcell_comb \BDR|o_data[19]~feeder (
// Equation(s):
// \BDR|o_data[19]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BDR|o_data[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[19]~feeder .lut_mask = 16'hF0F0;
defparam \BDR|o_data[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N31
dffeas \BDR|o_data[19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[19] .is_wysiwyg = "true";
defparam \BDR|o_data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N7
dffeas \ALUM2DR|o_data[19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[19] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N5
dffeas \regfile|i_data[19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[19]~66_combout ),
	.asdata(\ALUM2DR|o_data [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[19] .is_wysiwyg = "true";
defparam \regfile|i_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneive_lcell_comb \ADR|o_data[18]~feeder (
// Equation(s):
// \ADR|o_data[18]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a18~portadataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADR|o_data[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ADR|o_data[18]~feeder .lut_mask = 16'hF0F0;
defparam \ADR|o_data[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N7
dffeas \ADR|o_data[18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ADR|o_data[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADR|o_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ADR|o_data[18] .is_wysiwyg = "true";
defparam \ADR|o_data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N5
dffeas \ALUM2DR|o_data[18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\alu|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUM2DR|o_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUM2DR|o_data[18] .is_wysiwyg = "true";
defparam \ALUM2DR|o_data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N3
dffeas \regfile|i_data[18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\regfile|i_data[18]~64_combout ),
	.asdata(\ALUM2DR|o_data [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|state.wb1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|i_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|i_data[18] .is_wysiwyg = "true";
defparam \regfile|i_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneive_lcell_comb \BDR|o_data[24]~feeder (
// Equation(s):
// \BDR|o_data[24]~feeder_combout  = \regfile|register_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 

	.dataa(gnd),
	.datab(gnd),
	.datac(\regfile|register_rtl_0|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BDR|o_data[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BDR|o_data[24]~feeder .lut_mask = 16'hF0F0;
defparam \BDR|o_data[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N17
dffeas \BDR|o_data[24] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\BDR|o_data[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BDR|o_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \BDR|o_data[24] .is_wysiwyg = "true";
defparam \BDR|o_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneive_lcell_comb \alu|WideOr0~8 (
// Equation(s):
// \alu|WideOr0~8_combout  = (\alu|Add0~48_combout ) # ((\alu|Add0~50_combout ) # ((\alu|Add0~52_combout ) # (\alu|Add0~54_combout )))

	.dataa(\alu|Add0~48_combout ),
	.datab(\alu|Add0~50_combout ),
	.datac(\alu|Add0~52_combout ),
	.datad(\alu|Add0~54_combout ),
	.cin(gnd),
	.combout(\alu|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideOr0~8 .lut_mask = 16'hFFFE;
defparam \alu|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneive_lcell_comb \alu|WideOr0~1 (
// Equation(s):
// \alu|WideOr0~1_combout  = (\alu|Add0~14_combout ) # ((\alu|Add0~12_combout ) # ((\alu|Add0~10_combout ) # (\alu|Add0~8_combout )))

	.dataa(\alu|Add0~14_combout ),
	.datab(\alu|Add0~12_combout ),
	.datac(\alu|Add0~10_combout ),
	.datad(\alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\alu|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \alu|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneive_lcell_comb \alu|WideOr0~2 (
// Equation(s):
// \alu|WideOr0~2_combout  = (\alu|Add0~22_combout ) # ((\alu|Add0~20_combout ) # ((\alu|Add0~16_combout ) # (\alu|Add0~18_combout )))

	.dataa(\alu|Add0~22_combout ),
	.datab(\alu|Add0~20_combout ),
	.datac(\alu|Add0~16_combout ),
	.datad(\alu|Add0~18_combout ),
	.cin(gnd),
	.combout(\alu|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \alu|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneive_lcell_comb \alu|WideOr0~3 (
// Equation(s):
// \alu|WideOr0~3_combout  = (\alu|Add0~28_combout ) # ((\alu|Add0~26_combout ) # ((\alu|Add0~30_combout ) # (\alu|Add0~24_combout )))

	.dataa(\alu|Add0~28_combout ),
	.datab(\alu|Add0~26_combout ),
	.datac(\alu|Add0~30_combout ),
	.datad(\alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\alu|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideOr0~3 .lut_mask = 16'hFFFE;
defparam \alu|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneive_lcell_comb \alu|WideOr0~0 (
// Equation(s):
// \alu|WideOr0~0_combout  = (\alu|Add0~2_combout ) # ((\alu|Add0~4_combout ) # ((\alu|Add0~0_combout ) # (\alu|Add0~6_combout )))

	.dataa(\alu|Add0~2_combout ),
	.datab(\alu|Add0~4_combout ),
	.datac(\alu|Add0~0_combout ),
	.datad(\alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\alu|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \alu|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneive_lcell_comb \alu|WideOr0~4 (
// Equation(s):
// \alu|WideOr0~4_combout  = (\alu|WideOr0~1_combout ) # ((\alu|WideOr0~2_combout ) # ((\alu|WideOr0~3_combout ) # (\alu|WideOr0~0_combout )))

	.dataa(\alu|WideOr0~1_combout ),
	.datab(\alu|WideOr0~2_combout ),
	.datac(\alu|WideOr0~3_combout ),
	.datad(\alu|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\alu|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideOr0~4 .lut_mask = 16'hFFFE;
defparam \alu|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneive_lcell_comb \alu|WideOr0~9 (
// Equation(s):
// \alu|WideOr0~9_combout  = (\alu|Add0~60_combout ) # ((\alu|Add0~58_combout ) # ((\alu|Add0~62_combout ) # (\alu|Add0~56_combout )))

	.dataa(\alu|Add0~60_combout ),
	.datab(\alu|Add0~58_combout ),
	.datac(\alu|Add0~62_combout ),
	.datad(\alu|Add0~56_combout ),
	.cin(gnd),
	.combout(\alu|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideOr0~9 .lut_mask = 16'hFFFE;
defparam \alu|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneive_lcell_comb \alu|WideOr0~6 (
// Equation(s):
// \alu|WideOr0~6_combout  = (\alu|Add0~42_combout ) # (\alu|Add0~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Add0~42_combout ),
	.datad(\alu|Add0~40_combout ),
	.cin(gnd),
	.combout(\alu|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideOr0~6 .lut_mask = 16'hFFF0;
defparam \alu|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneive_lcell_comb \alu|WideOr0~5 (
// Equation(s):
// \alu|WideOr0~5_combout  = (\alu|Add0~34_combout ) # ((\alu|Add0~32_combout ) # ((\alu|Add0~36_combout ) # (\alu|Add0~38_combout )))

	.dataa(\alu|Add0~34_combout ),
	.datab(\alu|Add0~32_combout ),
	.datac(\alu|Add0~36_combout ),
	.datad(\alu|Add0~38_combout ),
	.cin(gnd),
	.combout(\alu|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideOr0~5 .lut_mask = 16'hFFFE;
defparam \alu|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneive_lcell_comb \alu|WideOr0~7 (
// Equation(s):
// \alu|WideOr0~7_combout  = (\alu|Add0~46_combout ) # ((\alu|WideOr0~6_combout ) # ((\alu|Add0~44_combout ) # (\alu|WideOr0~5_combout )))

	.dataa(\alu|Add0~46_combout ),
	.datab(\alu|WideOr0~6_combout ),
	.datac(\alu|Add0~44_combout ),
	.datad(\alu|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\alu|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideOr0~7 .lut_mask = 16'hFFFE;
defparam \alu|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneive_lcell_comb \alu|WideOr0 (
// Equation(s):
// \alu|WideOr0~combout  = (\alu|WideOr0~8_combout ) # ((\alu|WideOr0~4_combout ) # ((\alu|WideOr0~9_combout ) # (\alu|WideOr0~7_combout )))

	.dataa(\alu|WideOr0~8_combout ),
	.datab(\alu|WideOr0~4_combout ),
	.datac(\alu|WideOr0~9_combout ),
	.datad(\alu|WideOr0~7_combout ),
	.cin(gnd),
	.combout(\alu|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideOr0 .lut_mask = 16'hFFFE;
defparam \alu|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

assign state_out[0] = \state_out[0]~output_o ;

assign state_out[1] = \state_out[1]~output_o ;

assign state_out[2] = \state_out[2]~output_o ;

assign opcode[0] = \opcode[0]~output_o ;

assign opcode[1] = \opcode[1]~output_o ;

assign opcode[2] = \opcode[2]~output_o ;

assign opcode[3] = \opcode[3]~output_o ;

assign opcode[4] = \opcode[4]~output_o ;

assign opcode[5] = \opcode[5]~output_o ;

assign rs[0] = \rs[0]~output_o ;

assign rs[1] = \rs[1]~output_o ;

assign rs[2] = \rs[2]~output_o ;

assign rs[3] = \rs[3]~output_o ;

assign rs[4] = \rs[4]~output_o ;

assign rt[0] = \rt[0]~output_o ;

assign rt[1] = \rt[1]~output_o ;

assign rt[2] = \rt[2]~output_o ;

assign rt[3] = \rt[3]~output_o ;

assign rt[4] = \rt[4]~output_o ;

assign rd[0] = \rd[0]~output_o ;

assign rd[1] = \rd[1]~output_o ;

assign rd[2] = \rd[2]~output_o ;

assign rd[3] = \rd[3]~output_o ;

assign rd[4] = \rd[4]~output_o ;

assign zero = \zero~output_o ;

assign ins[0] = \ins[0]~output_o ;

assign ins[1] = \ins[1]~output_o ;

assign ins[2] = \ins[2]~output_o ;

assign ins[3] = \ins[3]~output_o ;

assign ins[4] = \ins[4]~output_o ;

assign ins[5] = \ins[5]~output_o ;

assign ins[6] = \ins[6]~output_o ;

assign ins[7] = \ins[7]~output_o ;

assign ins[8] = \ins[8]~output_o ;

assign ins[9] = \ins[9]~output_o ;

assign ins[10] = \ins[10]~output_o ;

assign ins[11] = \ins[11]~output_o ;

assign ins[12] = \ins[12]~output_o ;

assign ins[13] = \ins[13]~output_o ;

assign ins[14] = \ins[14]~output_o ;

assign ins[15] = \ins[15]~output_o ;

assign ins[16] = \ins[16]~output_o ;

assign ins[17] = \ins[17]~output_o ;

assign ins[18] = \ins[18]~output_o ;

assign ins[19] = \ins[19]~output_o ;

assign ins[20] = \ins[20]~output_o ;

assign ins[21] = \ins[21]~output_o ;

assign ins[22] = \ins[22]~output_o ;

assign ins[23] = \ins[23]~output_o ;

assign ins[24] = \ins[24]~output_o ;

assign ins[25] = \ins[25]~output_o ;

assign ins[26] = \ins[26]~output_o ;

assign ins[27] = \ins[27]~output_o ;

assign ins[28] = \ins[28]~output_o ;

assign ins[29] = \ins[29]~output_o ;

assign ins[30] = \ins[30]~output_o ;

assign ins[31] = \ins[31]~output_o ;

assign ReadData1[0] = \ReadData1[0]~output_o ;

assign ReadData1[1] = \ReadData1[1]~output_o ;

assign ReadData1[2] = \ReadData1[2]~output_o ;

assign ReadData1[3] = \ReadData1[3]~output_o ;

assign ReadData1[4] = \ReadData1[4]~output_o ;

assign ReadData1[5] = \ReadData1[5]~output_o ;

assign ReadData1[6] = \ReadData1[6]~output_o ;

assign ReadData1[7] = \ReadData1[7]~output_o ;

assign ReadData1[8] = \ReadData1[8]~output_o ;

assign ReadData1[9] = \ReadData1[9]~output_o ;

assign ReadData1[10] = \ReadData1[10]~output_o ;

assign ReadData1[11] = \ReadData1[11]~output_o ;

assign ReadData1[12] = \ReadData1[12]~output_o ;

assign ReadData1[13] = \ReadData1[13]~output_o ;

assign ReadData1[14] = \ReadData1[14]~output_o ;

assign ReadData1[15] = \ReadData1[15]~output_o ;

assign ReadData1[16] = \ReadData1[16]~output_o ;

assign ReadData1[17] = \ReadData1[17]~output_o ;

assign ReadData1[18] = \ReadData1[18]~output_o ;

assign ReadData1[19] = \ReadData1[19]~output_o ;

assign ReadData1[20] = \ReadData1[20]~output_o ;

assign ReadData1[21] = \ReadData1[21]~output_o ;

assign ReadData1[22] = \ReadData1[22]~output_o ;

assign ReadData1[23] = \ReadData1[23]~output_o ;

assign ReadData1[24] = \ReadData1[24]~output_o ;

assign ReadData1[25] = \ReadData1[25]~output_o ;

assign ReadData1[26] = \ReadData1[26]~output_o ;

assign ReadData1[27] = \ReadData1[27]~output_o ;

assign ReadData1[28] = \ReadData1[28]~output_o ;

assign ReadData1[29] = \ReadData1[29]~output_o ;

assign ReadData1[30] = \ReadData1[30]~output_o ;

assign ReadData1[31] = \ReadData1[31]~output_o ;

assign ReadData2[0] = \ReadData2[0]~output_o ;

assign ReadData2[1] = \ReadData2[1]~output_o ;

assign ReadData2[2] = \ReadData2[2]~output_o ;

assign ReadData2[3] = \ReadData2[3]~output_o ;

assign ReadData2[4] = \ReadData2[4]~output_o ;

assign ReadData2[5] = \ReadData2[5]~output_o ;

assign ReadData2[6] = \ReadData2[6]~output_o ;

assign ReadData2[7] = \ReadData2[7]~output_o ;

assign ReadData2[8] = \ReadData2[8]~output_o ;

assign ReadData2[9] = \ReadData2[9]~output_o ;

assign ReadData2[10] = \ReadData2[10]~output_o ;

assign ReadData2[11] = \ReadData2[11]~output_o ;

assign ReadData2[12] = \ReadData2[12]~output_o ;

assign ReadData2[13] = \ReadData2[13]~output_o ;

assign ReadData2[14] = \ReadData2[14]~output_o ;

assign ReadData2[15] = \ReadData2[15]~output_o ;

assign ReadData2[16] = \ReadData2[16]~output_o ;

assign ReadData2[17] = \ReadData2[17]~output_o ;

assign ReadData2[18] = \ReadData2[18]~output_o ;

assign ReadData2[19] = \ReadData2[19]~output_o ;

assign ReadData2[20] = \ReadData2[20]~output_o ;

assign ReadData2[21] = \ReadData2[21]~output_o ;

assign ReadData2[22] = \ReadData2[22]~output_o ;

assign ReadData2[23] = \ReadData2[23]~output_o ;

assign ReadData2[24] = \ReadData2[24]~output_o ;

assign ReadData2[25] = \ReadData2[25]~output_o ;

assign ReadData2[26] = \ReadData2[26]~output_o ;

assign ReadData2[27] = \ReadData2[27]~output_o ;

assign ReadData2[28] = \ReadData2[28]~output_o ;

assign ReadData2[29] = \ReadData2[29]~output_o ;

assign ReadData2[30] = \ReadData2[30]~output_o ;

assign ReadData2[31] = \ReadData2[31]~output_o ;

assign pc0[0] = \pc0[0]~output_o ;

assign pc0[1] = \pc0[1]~output_o ;

assign pc0[2] = \pc0[2]~output_o ;

assign pc0[3] = \pc0[3]~output_o ;

assign pc0[4] = \pc0[4]~output_o ;

assign pc0[5] = \pc0[5]~output_o ;

assign pc0[6] = \pc0[6]~output_o ;

assign pc0[7] = \pc0[7]~output_o ;

assign pc0[8] = \pc0[8]~output_o ;

assign pc0[9] = \pc0[9]~output_o ;

assign pc0[10] = \pc0[10]~output_o ;

assign pc0[11] = \pc0[11]~output_o ;

assign pc0[12] = \pc0[12]~output_o ;

assign pc0[13] = \pc0[13]~output_o ;

assign pc0[14] = \pc0[14]~output_o ;

assign pc0[15] = \pc0[15]~output_o ;

assign pc0[16] = \pc0[16]~output_o ;

assign pc0[17] = \pc0[17]~output_o ;

assign pc0[18] = \pc0[18]~output_o ;

assign pc0[19] = \pc0[19]~output_o ;

assign pc0[20] = \pc0[20]~output_o ;

assign pc0[21] = \pc0[21]~output_o ;

assign pc0[22] = \pc0[22]~output_o ;

assign pc0[23] = \pc0[23]~output_o ;

assign pc0[24] = \pc0[24]~output_o ;

assign pc0[25] = \pc0[25]~output_o ;

assign pc0[26] = \pc0[26]~output_o ;

assign pc0[27] = \pc0[27]~output_o ;

assign pc0[28] = \pc0[28]~output_o ;

assign pc0[29] = \pc0[29]~output_o ;

assign pc0[30] = \pc0[30]~output_o ;

assign pc0[31] = \pc0[31]~output_o ;

assign result[0] = \result[0]~output_o ;

assign result[1] = \result[1]~output_o ;

assign result[2] = \result[2]~output_o ;

assign result[3] = \result[3]~output_o ;

assign result[4] = \result[4]~output_o ;

assign result[5] = \result[5]~output_o ;

assign result[6] = \result[6]~output_o ;

assign result[7] = \result[7]~output_o ;

assign result[8] = \result[8]~output_o ;

assign result[9] = \result[9]~output_o ;

assign result[10] = \result[10]~output_o ;

assign result[11] = \result[11]~output_o ;

assign result[12] = \result[12]~output_o ;

assign result[13] = \result[13]~output_o ;

assign result[14] = \result[14]~output_o ;

assign result[15] = \result[15]~output_o ;

assign result[16] = \result[16]~output_o ;

assign result[17] = \result[17]~output_o ;

assign result[18] = \result[18]~output_o ;

assign result[19] = \result[19]~output_o ;

assign result[20] = \result[20]~output_o ;

assign result[21] = \result[21]~output_o ;

assign result[22] = \result[22]~output_o ;

assign result[23] = \result[23]~output_o ;

assign result[24] = \result[24]~output_o ;

assign result[25] = \result[25]~output_o ;

assign result[26] = \result[26]~output_o ;

assign result[27] = \result[27]~output_o ;

assign result[28] = \result[28]~output_o ;

assign result[29] = \result[29]~output_o ;

assign result[30] = \result[30]~output_o ;

assign result[31] = \result[31]~output_o ;

endmodule
