```verilog
module wire_connection (
    input wire in_signal,
    output wire out_signal
);

    // Directly connect the input to the output
    assign out_signal = in_signal;

endmodule
```
