#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Nov 13 00:55:54 2015
# Process ID: 7376
# Log file: C:/01_My_KU_Material/KU_Material/KU_Academics/Teaching/01_EECS_645/01_EECS_645_Fall2015/Homework/HW09 - MIPS/HW09_source_files/07_MIPS_Single_Cycle/mips_single_cycle_proj/vivado.log
# Journal file: C:/01_My_KU_Material/KU_Material/KU_Academics/Teaching/01_EECS_645/01_EECS_645_Fall2015/Homework/HW09 - MIPS/HW09_source_files/07_MIPS_Single_Cycle/mips_single_cycle_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/01_My_KU_Material/KU_Material/KU_Academics/Teaching/01_EECS_645/01_EECS_645_Fall2015/Homework/HW09 - MIPS/HW09_source_files/07_MIPS_Single_Cycle/mips_single_cycle_proj/mips_single_cycle_proj.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/01_My_KU_Material/KU_Material/KU_Academics/Teaching/01_EECS_645/01_EECS_645_Fall2015/Homework/HW09 - MIPS/HW09_source_files/07_MIPS_Single_Cycle/mips_single_cycle_proj'
INFO: [Project 1-313] Project file moved from 'C:/Users/eelaraby/Desktop/07_MIPS_Single_Cycle/mips_single_cycle_proj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 669.785 ; gain = 103.555
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/01_My_KU_Material/KU_Material/KU_Academics/Teaching/01_EECS_645/01_EECS_645_Fall2015/Homework/HW09 - MIPS/HW09_source_files/07_MIPS_Single_Cycle/mips_single_cycle_proj/mips_single_cycle_proj.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mips_single_cycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/01_My_KU_Material/KU_Material/KU_Academics/Teaching/01_EECS_645/01_EECS_645_Fall2015/Homework/HW09 - MIPS/HW09_source_files/07_MIPS_Single_Cycle/design_files/mips_single_cycle_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle
INFO: [VRFC 10-163] Analyzing VHDL file "C:/01_My_KU_Material/KU_Material/KU_Academics/Teaching/01_EECS_645/01_EECS_645_Fall2015/Homework/HW09 - MIPS/HW09_source_files/07_MIPS_Single_Cycle/simulation_files/mips_single_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_single_cycle_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/01_My_KU_Material/KU_Material/KU_Academics/Teaching/01_EECS_645/01_EECS_645_Fall2015/Homework/HW09 - MIPS/HW09_source_files/07_MIPS_Single_Cycle/mips_single_cycle_proj/mips_single_cycle_proj.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto c45ac0c1ced04702b93dbcebbdde0924 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 702.125 ; gain = 0.000
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/01_My_KU_Material/KU_Material/KU_Academics/Teaching/01_EECS_645/01_EECS_645_Fall2015/Homework/HW09 - MIPS/HW09_source_files/07_MIPS_Single_Cycle/mips_single_cycle_proj/mips_single_cycle_proj.sim/sim_1/behav/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 702.125 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 13 00:56:56 2015...
