{"files":[{"patch":"@@ -3983,1 +3983,1 @@\n-  format %{ \"sve_mov $dst, $src\\t# vector load shuffle (B)\" %}\n+  format %{ \"sve_orr $dst, $src, $src\\t# vector load shuffle (B)\" %}\n@@ -3985,1 +3985,5 @@\n-    __ sve_orr(as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n+    if (as_FloatRegister($dst$$reg) != as_FloatRegister($src$$reg)) {\n+      __ sve_orr(as_FloatRegister($dst$$reg),\n+                 as_FloatRegister($src$$reg),\n+                 as_FloatRegister($src$$reg));\n+    }\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve.ad","additions":6,"deletions":2,"binary":false,"changes":8,"status":"modified"},{"patch":"@@ -2297,1 +2297,1 @@\n-  format %{ \"sve_mov $dst, $src\\t# vector load shuffle (B)\" %}\n+  format %{ \"sve_orr $dst, $src, $src\\t# vector load shuffle (B)\" %}\n@@ -2299,1 +2299,5 @@\n-    __ sve_orr(as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n+    if (as_FloatRegister($dst$$reg) != as_FloatRegister($src$$reg)) {\n+      __ sve_orr(as_FloatRegister($dst$$reg),\n+                 as_FloatRegister($src$$reg),\n+                 as_FloatRegister($src$$reg));\n+    }\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve_ad.m4","additions":6,"deletions":2,"binary":false,"changes":8,"status":"modified"}]}