<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Z:\hdmi\impl\gwsynthesis\hdmi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Z:\hdmi\src\hdmi.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>Z:\hdmi\src\hdmi.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Sep 12 17:32:32 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7604</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3505</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>553</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_osc</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>cpuclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>cpuclk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>test1/wng1/fsr_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>test1/wng1/fsr_clk_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>6</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>7</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.936</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>8</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.809</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>9</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.682</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cpuclk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">30.416(MHz)</td>
<td>22</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>test1/wng1/fsr_clk</td>
<td>50.000(MHz)</td>
<td>360.769(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>41.404(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_osc!</h4>
<h4>No timing paths to get frequency of svo_hdmi_inst/svo_tcard/bram_aclock!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_osc</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpuclk</td>
<td>Setup</td>
<td>-78.997</td>
<td>7</td>
</tr>
<tr>
<td>cpuclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>test1/wng1/fsr_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>test1/wng1/fsr_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-12.877</td>
<td>test1/env1/env_amp_0_s0/Q</td>
<td>test1/dac1/outshr_9_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.477</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-12.854</td>
<td>test1/env1/env_amp_0_s0/Q</td>
<td>test1/dac1/outshr_10_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-12.798</td>
<td>test1/env1/env_amp_0_s0/Q</td>
<td>test1/dac1/outshr_8_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.398</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-12.742</td>
<td>test1/env1/env_amp_3_s0/Q</td>
<td>test1/dac1/outshr_11_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.342</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-12.656</td>
<td>test1/env1/env_amp_0_s0/Q</td>
<td>test1/dac1/outshr_7_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-10.126</td>
<td>test1/env1/env_amp_0_s0/Q</td>
<td>test1/dac1/outshr_6_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.726</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.944</td>
<td>test1/env1/env_amp_0_s0/Q</td>
<td>test1/dac1/outshr_5_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.544</td>
</tr>
<tr>
<td>8</td>
<td>1.593</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>5.656</td>
</tr>
<tr>
<td>9</td>
<td>1.728</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>5.522</td>
</tr>
<tr>
<td>10</td>
<td>1.838</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>5.411</td>
</tr>
<tr>
<td>11</td>
<td>2.111</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_7/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>5.138</td>
</tr>
<tr>
<td>12</td>
<td>2.318</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_15_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>4.931</td>
</tr>
<tr>
<td>13</td>
<td>2.414</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_15_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>4.835</td>
</tr>
<tr>
<td>14</td>
<td>2.686</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_15_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_3/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>4.563</td>
</tr>
<tr>
<td>15</td>
<td>2.752</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>4.497</td>
</tr>
<tr>
<td>16</td>
<td>2.801</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>4.448</td>
</tr>
<tr>
<td>17</td>
<td>2.801</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_13/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>4.448</td>
</tr>
<tr>
<td>18</td>
<td>2.832</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_12/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>4.417</td>
</tr>
<tr>
<td>19</td>
<td>3.054</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_15_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_10/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>4.195</td>
</tr>
<tr>
<td>20</td>
<td>3.217</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_6/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>4.032</td>
</tr>
<tr>
<td>21</td>
<td>3.448</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_2_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_13/ADA[2]</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>3.932</td>
</tr>
<tr>
<td>22</td>
<td>3.448</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_2_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5/ADA[2]</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>3.932</td>
</tr>
<tr>
<td>23</td>
<td>3.459</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5/ADA[1]</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>3.921</td>
</tr>
<tr>
<td>24</td>
<td>3.536</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_4/CEA</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>3.713</td>
</tr>
<tr>
<td>25</td>
<td>3.614</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_0_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15/ADA[0]</td>
<td>cpuclk:[F]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
<td>10.000</td>
<td>2.547</td>
<td>3.766</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.769</td>
<td>test1/wng1/lfsr1/sfr_1_s0/Q</td>
<td>test1/wng1/noiseout_s0/D</td>
<td>test1/wng1/fsr_clk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>-1.679</td>
<td>0.940</td>
</tr>
<tr>
<td>2</td>
<td>0.587</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_9_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4/DI[2]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1/Q</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_15_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_15_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/cursorcount_0_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/cursorcount_0_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_2_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_2_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_3_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_6_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/cled3_0_s3/Q</td>
<td>svo_hdmi_inst/svo_tcard/cled3_0_s3/D</td>
<td>cpuclk:[F]</td>
<td>cpuclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2/Q</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2/D</td>
<td>cpuclk:[F]</td>
<td>cpuclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0/D</td>
<td>cpuclk:[F]</td>
<td>cpuclk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>ps2_1/ps2timeout_0_s1/Q</td>
<td>ps2_1/ps2timeout_0_s1/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>ps2_1/bitsreceived_2_s0/Q</td>
<td>ps2_1/bitsreceived_2_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>ps2_1/bitsreceived_3_s0/Q</td>
<td>ps2_1/bitsreceived_3_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>test1/wng1/clkdiv_1_s2/Q</td>
<td>test1/wng1/clkdiv_1_s2/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>test1/wng1/clkdiv_6_s0/Q</td>
<td>test1/wng1/clkdiv_6_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>test1/wng1/clkdiv_7_s0/Q</td>
<td>test1/wng1/clkdiv_7_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>test1/toneC/clkdiv_2_s0/Q</td>
<td>test1/toneC/clkdiv_2_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>test1/toneB/divider_11_s0/Q</td>
<td>test1/toneB/divider_11_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>test1/toneB/clkdiv_2_s0/Q</td>
<td>test1/toneB/clkdiv_2_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>test1/toneB/clkdiv_6_s0/Q</td>
<td>test1/toneB/clkdiv_6_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>test1/toneB/divider_3_s0/Q</td>
<td>test1/toneB/divider_3_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>test1/toneA/divider_11_s0/Q</td>
<td>test1/toneA/divider_11_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>test1/toneA/clkdiv_4_s0/Q</td>
<td>test1/toneA/clkdiv_4_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>test1/toneA/clkdiv_7_s0/Q</td>
<td>test1/toneA/clkdiv_7_s0/D</td>
<td>cpuclk:[R]</td>
<td>cpuclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.079</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>5.757</td>
</tr>
<tr>
<td>2</td>
<td>0.079</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>5.757</td>
</tr>
<tr>
<td>3</td>
<td>0.079</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>5.757</td>
</tr>
<tr>
<td>4</td>
<td>4.041</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>5.757</td>
</tr>
<tr>
<td>5</td>
<td>4.041</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>5.757</td>
</tr>
<tr>
<td>6</td>
<td>4.041</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>5.757</td>
</tr>
<tr>
<td>7</td>
<td>33.880</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.757</td>
</tr>
<tr>
<td>8</td>
<td>33.880</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.757</td>
</tr>
<tr>
<td>9</td>
<td>33.880</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.757</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.723</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>3.731</td>
</tr>
<tr>
<td>2</td>
<td>1.723</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>3.731</td>
</tr>
<tr>
<td>3</td>
<td>1.723</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>3.731</td>
</tr>
<tr>
<td>4</td>
<td>3.718</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.731</td>
</tr>
<tr>
<td>5</td>
<td>3.718</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.731</td>
</tr>
<tr>
<td>6</td>
<td>3.718</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.731</td>
</tr>
<tr>
<td>7</td>
<td>5.685</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>3.731</td>
</tr>
<tr>
<td>8</td>
<td>5.685</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>3.731</td>
</tr>
<tr>
<td>9</td>
<td>5.685</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>3.731</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>spi_1/divider_12_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>spi_1/divider_10_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>spi_1/divider_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>spi_1/disk_sck_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>spi_1/data_tx_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>serial_1/txdata_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>test1/r0_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>test1/toneB/clkdiv_1_s2</td>
</tr>
<tr>
<td>9</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.300</td>
<td>8.550</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>cpuclk</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[2][A]</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R17C7[2][A]</td>
<td style=" font-weight:bold;">test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][A]</td>
<td>test1/ampA_0_s0/I1</td>
</tr>
<tr>
<td>6.445</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C15[2][A]</td>
<td style=" background: #97FFFF;">test1/ampA_0_s0/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[3][A]</td>
<td>test1/w001_6_s2/I1</td>
</tr>
<tr>
<td>7.698</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C16[3][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s2/F</td>
</tr>
<tr>
<td>7.703</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>test1/w001_6_s0/I2</td>
</tr>
<tr>
<td>8.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">test1/w001_6_s0/F</td>
</tr>
<tr>
<td>9.831</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>test1/n368_1_s/I0</td>
</tr>
<tr>
<td>10.825</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n368_1_s/SUM</td>
</tr>
<tr>
<td>11.244</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td>test1/w002_6_s2/I2</td>
</tr>
<tr>
<td>12.066</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C15[1][B]</td>
<td style=" background: #97FFFF;">test1/w002_6_s2/F</td>
</tr>
<tr>
<td>13.525</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][B]</td>
<td>test1/w002_6_s0/I3</td>
</tr>
<tr>
<td>14.347</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][B]</td>
<td style=" background: #97FFFF;">test1/w002_6_s0/F</td>
</tr>
<tr>
<td>15.156</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>test1/n552_s/I0</td>
</tr>
<tr>
<td>16.201</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">test1/n552_s/COUT</td>
</tr>
<tr>
<td>16.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td>test1/n551_s/CIN</td>
</tr>
<tr>
<td>16.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">test1/n551_s/COUT</td>
</tr>
<tr>
<td>16.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td>test1/n550_s/CIN</td>
</tr>
<tr>
<td>16.821</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">test1/n550_s/SUM</td>
</tr>
<tr>
<td>17.311</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>test1/w003_8_s6/I1</td>
</tr>
<tr>
<td>17.937</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">test1/w003_8_s6/F</td>
</tr>
<tr>
<td>19.407</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][B]</td>
<td>test1/w003_8_s1/I3</td>
</tr>
<tr>
<td>20.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C15[1][B]</td>
<td style=" background: #97FFFF;">test1/w003_8_s1/F</td>
</tr>
<tr>
<td>21.190</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>test1/w003_8_s7/I3</td>
</tr>
<tr>
<td>21.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">test1/w003_8_s7/F</td>
</tr>
<tr>
<td>22.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C15[2][A]</td>
<td>test1/n668_1_s/I0</td>
</tr>
<tr>
<td>23.228</td>
<td>0.994</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C15[2][A]</td>
<td style=" background: #97FFFF;">test1/n668_1_s/SUM</td>
</tr>
<tr>
<td>23.646</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[3][B]</td>
<td>test1/w004_8_s3/I0</td>
</tr>
<tr>
<td>24.272</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C14[3][B]</td>
<td style=" background: #97FFFF;">test1/w004_8_s3/F</td>
</tr>
<tr>
<td>24.283</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>test1/w004_8_s0/I2</td>
</tr>
<tr>
<td>25.315</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">test1/w004_8_s0/F</td>
</tr>
<tr>
<td>26.120</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[2][A]</td>
<td>test1/n702_1_s/I0</td>
</tr>
<tr>
<td>27.078</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][A]</td>
<td style=" background: #97FFFF;">test1/n702_1_s/COUT</td>
</tr>
<tr>
<td>27.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[2][B]</td>
<td>test1/n701_1_s/CIN</td>
</tr>
<tr>
<td>27.641</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td style=" background: #97FFFF;">test1/n701_1_s/SUM</td>
</tr>
<tr>
<td>28.462</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>test1/w005_9_s2/I2</td>
</tr>
<tr>
<td>29.087</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">test1/w005_9_s2/F</td>
</tr>
<tr>
<td>29.507</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td>test1/w005_9_s0/I2</td>
</tr>
<tr>
<td>30.329</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">test1/w005_9_s0/F</td>
</tr>
<tr>
<td>31.618</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C14[2][B]</td>
<td>test1/n735_1_s/I0</td>
</tr>
<tr>
<td>32.601</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">test1/n735_1_s/SUM</td>
</tr>
<tr>
<td>33.890</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td>test1/dac1/n20_s1/I1</td>
</tr>
<tr>
<td>34.916</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C17[2][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n20_s1/F</td>
</tr>
<tr>
<td>35.335</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>test1/dac1/n20_s0/I0</td>
</tr>
<tr>
<td>35.961</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n20_s0/F</td>
</tr>
<tr>
<td>35.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>test1/dac1/outshr_9_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>test1/dac1/outshr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.105, 52.668%; route: 14.914, 45.921%; tC2Q: 0.458, 1.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[2][A]</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R17C7[2][A]</td>
<td style=" font-weight:bold;">test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][A]</td>
<td>test1/ampA_0_s0/I1</td>
</tr>
<tr>
<td>6.445</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C15[2][A]</td>
<td style=" background: #97FFFF;">test1/ampA_0_s0/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[3][A]</td>
<td>test1/w001_6_s2/I1</td>
</tr>
<tr>
<td>7.698</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C16[3][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s2/F</td>
</tr>
<tr>
<td>7.703</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>test1/w001_6_s0/I2</td>
</tr>
<tr>
<td>8.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">test1/w001_6_s0/F</td>
</tr>
<tr>
<td>9.831</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>test1/n368_1_s/I0</td>
</tr>
<tr>
<td>10.825</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n368_1_s/SUM</td>
</tr>
<tr>
<td>11.244</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td>test1/w002_6_s2/I2</td>
</tr>
<tr>
<td>12.066</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C15[1][B]</td>
<td style=" background: #97FFFF;">test1/w002_6_s2/F</td>
</tr>
<tr>
<td>13.525</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][B]</td>
<td>test1/w002_6_s0/I3</td>
</tr>
<tr>
<td>14.347</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][B]</td>
<td style=" background: #97FFFF;">test1/w002_6_s0/F</td>
</tr>
<tr>
<td>15.156</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>test1/n552_s/I0</td>
</tr>
<tr>
<td>16.201</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">test1/n552_s/COUT</td>
</tr>
<tr>
<td>16.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td>test1/n551_s/CIN</td>
</tr>
<tr>
<td>16.258</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">test1/n551_s/COUT</td>
</tr>
<tr>
<td>16.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[1][A]</td>
<td>test1/n550_s/CIN</td>
</tr>
<tr>
<td>16.821</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">test1/n550_s/SUM</td>
</tr>
<tr>
<td>17.311</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>test1/w003_8_s6/I1</td>
</tr>
<tr>
<td>17.937</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">test1/w003_8_s6/F</td>
</tr>
<tr>
<td>19.407</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[1][B]</td>
<td>test1/w003_8_s1/I3</td>
</tr>
<tr>
<td>20.033</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C15[1][B]</td>
<td style=" background: #97FFFF;">test1/w003_8_s1/F</td>
</tr>
<tr>
<td>21.190</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>test1/w003_8_s7/I3</td>
</tr>
<tr>
<td>21.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">test1/w003_8_s7/F</td>
</tr>
<tr>
<td>22.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C15[2][A]</td>
<td>test1/n668_1_s/I0</td>
</tr>
<tr>
<td>23.228</td>
<td>0.994</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C15[2][A]</td>
<td style=" background: #97FFFF;">test1/n668_1_s/SUM</td>
</tr>
<tr>
<td>23.646</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[3][B]</td>
<td>test1/w004_8_s3/I0</td>
</tr>
<tr>
<td>24.272</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C14[3][B]</td>
<td style=" background: #97FFFF;">test1/w004_8_s3/F</td>
</tr>
<tr>
<td>24.283</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>test1/w004_8_s0/I2</td>
</tr>
<tr>
<td>25.315</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">test1/w004_8_s0/F</td>
</tr>
<tr>
<td>26.120</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[2][A]</td>
<td>test1/n702_1_s/I0</td>
</tr>
<tr>
<td>27.078</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][A]</td>
<td style=" background: #97FFFF;">test1/n702_1_s/COUT</td>
</tr>
<tr>
<td>27.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[2][B]</td>
<td>test1/n701_1_s/CIN</td>
</tr>
<tr>
<td>27.641</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[2][B]</td>
<td style=" background: #97FFFF;">test1/n701_1_s/SUM</td>
</tr>
<tr>
<td>28.462</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>test1/w005_9_s2/I2</td>
</tr>
<tr>
<td>29.087</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">test1/w005_9_s2/F</td>
</tr>
<tr>
<td>29.507</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td>test1/w005_9_s0/I2</td>
</tr>
<tr>
<td>30.329</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C17[0][B]</td>
<td style=" background: #97FFFF;">test1/w005_9_s0/F</td>
</tr>
<tr>
<td>31.618</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C14[2][B]</td>
<td>test1/n735_1_s/I0</td>
</tr>
<tr>
<td>32.576</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">test1/n735_1_s/COUT</td>
</tr>
<tr>
<td>32.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C15[0][A]</td>
<td>test1/n734_1_s/CIN</td>
</tr>
<tr>
<td>33.139</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C15[0][A]</td>
<td style=" background: #97FFFF;">test1/n734_1_s/SUM</td>
</tr>
<tr>
<td>34.275</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][B]</td>
<td>test1/dac1/n19_s1/I2</td>
</tr>
<tr>
<td>34.901</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n19_s1/F</td>
</tr>
<tr>
<td>34.906</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>test1/dac1/n19_s0/I0</td>
</tr>
<tr>
<td>35.938</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n19_s0/F</td>
</tr>
<tr>
<td>35.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>test1/dac1/outshr_10_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>test1/dac1/outshr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.649, 54.382%; route: 14.347, 44.206%; tC2Q: 0.458, 1.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[2][A]</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R17C7[2][A]</td>
<td style=" font-weight:bold;">test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][A]</td>
<td>test1/ampA_0_s0/I1</td>
</tr>
<tr>
<td>6.445</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C15[2][A]</td>
<td style=" background: #97FFFF;">test1/ampA_0_s0/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[3][A]</td>
<td>test1/w001_6_s2/I1</td>
</tr>
<tr>
<td>7.698</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C16[3][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s2/F</td>
</tr>
<tr>
<td>7.703</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>test1/w001_6_s0/I2</td>
</tr>
<tr>
<td>8.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">test1/w001_6_s0/F</td>
</tr>
<tr>
<td>9.831</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>test1/n368_1_s/I0</td>
</tr>
<tr>
<td>10.825</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n368_1_s/SUM</td>
</tr>
<tr>
<td>11.244</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td>test1/w002_6_s2/I2</td>
</tr>
<tr>
<td>12.066</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C15[1][B]</td>
<td style=" background: #97FFFF;">test1/w002_6_s2/F</td>
</tr>
<tr>
<td>13.525</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][B]</td>
<td>test1/w002_6_s0/I3</td>
</tr>
<tr>
<td>14.347</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][B]</td>
<td style=" background: #97FFFF;">test1/w002_6_s0/F</td>
</tr>
<tr>
<td>15.156</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>test1/n552_s/I0</td>
</tr>
<tr>
<td>16.201</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">test1/n552_s/COUT</td>
</tr>
<tr>
<td>16.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td>test1/n551_s/CIN</td>
</tr>
<tr>
<td>16.764</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">test1/n551_s/SUM</td>
</tr>
<tr>
<td>17.569</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>test1/w003_7_s2/I1</td>
</tr>
<tr>
<td>18.668</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">test1/w003_7_s2/F</td>
</tr>
<tr>
<td>19.500</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>test1/w003_7_s0/I1</td>
</tr>
<tr>
<td>20.302</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">test1/w003_7_s0/F</td>
</tr>
<tr>
<td>20.720</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C15[1][B]</td>
<td>test1/n669_1_s/I0</td>
</tr>
<tr>
<td>21.703</td>
<td>0.983</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td style=" background: #97FFFF;">test1/n669_1_s/SUM</td>
</tr>
<tr>
<td>22.508</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td>test1/w004_7_s3/I0</td>
</tr>
<tr>
<td>23.540</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">test1/w004_7_s3/F</td>
</tr>
<tr>
<td>23.551</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>test1/w004_7_s0/I3</td>
</tr>
<tr>
<td>24.612</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">test1/w004_7_s0/F</td>
</tr>
<tr>
<td>25.031</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C17[1][B]</td>
<td>test1/n703_1_s/I0</td>
</tr>
<tr>
<td>26.025</td>
<td>0.994</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td style=" background: #97FFFF;">test1/n703_1_s/SUM</td>
</tr>
<tr>
<td>26.444</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td>test1/w005_7_s4/I1</td>
</tr>
<tr>
<td>27.470</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C17[3][A]</td>
<td style=" background: #97FFFF;">test1/w005_7_s4/F</td>
</tr>
<tr>
<td>27.890</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td>test1/w005_7_s0/I3</td>
</tr>
<tr>
<td>28.516</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">test1/w005_7_s0/F</td>
</tr>
<tr>
<td>30.290</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C14[1][B]</td>
<td>test1/n737_1_s/I0</td>
</tr>
<tr>
<td>31.248</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][B]</td>
<td style=" background: #97FFFF;">test1/n737_1_s/COUT</td>
</tr>
<tr>
<td>31.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C14[2][A]</td>
<td>test1/n736_1_s/CIN</td>
</tr>
<tr>
<td>31.811</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][A]</td>
<td style=" background: #97FFFF;">test1/n736_1_s/SUM</td>
</tr>
<tr>
<td>32.785</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[3][B]</td>
<td>test1/dac1/n21_s6/I2</td>
</tr>
<tr>
<td>33.607</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[3][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n21_s6/F</td>
</tr>
<tr>
<td>34.428</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>test1/dac1/n21_s2/I3</td>
</tr>
<tr>
<td>35.250</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n21_s2/F</td>
</tr>
<tr>
<td>35.256</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>test1/dac1/n21_s0/I2</td>
</tr>
<tr>
<td>35.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">test1/dac1/n21_s0/F</td>
</tr>
<tr>
<td>35.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>test1/dac1/outshr_8_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>test1/dac1/outshr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.330, 56.578%; route: 13.609, 42.007%; tC2Q: 0.458, 1.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td>test1/env1/env_amp_3_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C8[0][A]</td>
<td style=" font-weight:bold;">test1/env1/env_amp_3_s0/Q</td>
</tr>
<tr>
<td>6.081</td>
<td>2.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[3][B]</td>
<td>test1/ampA_3_s0/I0</td>
</tr>
<tr>
<td>7.107</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C15[3][B]</td>
<td style=" background: #97FFFF;">test1/ampA_3_s0/F</td>
</tr>
<tr>
<td>7.533</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[3][B]</td>
<td>test1/w001_11_s3/I0</td>
</tr>
<tr>
<td>8.632</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R21C15[3][B]</td>
<td style=" background: #97FFFF;">test1/w001_11_s3/F</td>
</tr>
<tr>
<td>8.654</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>test1/w001_11_s5/I0</td>
</tr>
<tr>
<td>9.680</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">test1/w001_11_s5/F</td>
</tr>
<tr>
<td>10.103</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[3][B]</td>
<td>test1/w001_9_s0/I2</td>
</tr>
<tr>
<td>11.135</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R22C15[3][B]</td>
<td style=" background: #97FFFF;">test1/w001_9_s0/F</td>
</tr>
<tr>
<td>11.961</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C16[1][B]</td>
<td>test1/n373_s/I0</td>
</tr>
<tr>
<td>13.006</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C16[1][B]</td>
<td style=" background: #97FFFF;">test1/n373_s/COUT</td>
</tr>
<tr>
<td>13.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C16[2][A]</td>
<td>test1/n372_s/CIN</td>
</tr>
<tr>
<td>13.569</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C16[2][A]</td>
<td style=" background: #97FFFF;">test1/n372_s/SUM</td>
</tr>
<tr>
<td>14.064</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][A]</td>
<td>test1/w002_10_s4/I3</td>
</tr>
<tr>
<td>14.689</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C16[3][A]</td>
<td style=" background: #97FFFF;">test1/w002_10_s4/F</td>
</tr>
<tr>
<td>15.108</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[2][A]</td>
<td>test1/w002_10_s1/I3</td>
</tr>
<tr>
<td>15.930</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C15[2][A]</td>
<td style=" background: #97FFFF;">test1/w002_10_s1/F</td>
</tr>
<tr>
<td>15.941</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[1][B]</td>
<td>test1/w002_10_s3/I0</td>
</tr>
<tr>
<td>16.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C15[1][B]</td>
<td style=" background: #97FFFF;">test1/w002_10_s3/F</td>
</tr>
<tr>
<td>18.222</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[2][A]</td>
<td>test1/n548_s/I1</td>
</tr>
<tr>
<td>18.772</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" background: #97FFFF;">test1/n548_s/COUT</td>
</tr>
<tr>
<td>19.302</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>test1/w003_11_s11/I3</td>
</tr>
<tr>
<td>20.328</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">test1/w003_11_s11/F</td>
</tr>
<tr>
<td>20.747</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>test1/w003_11_s10/I0</td>
</tr>
<tr>
<td>21.373</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">test1/w003_11_s10/F</td>
</tr>
<tr>
<td>21.378</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>test1/w003_11_s7/I0</td>
</tr>
<tr>
<td>22.410</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C18[1][A]</td>
<td style=" background: #97FFFF;">test1/w003_11_s7/F</td>
</tr>
<tr>
<td>22.906</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>test1/w003_11_s2/I3</td>
</tr>
<tr>
<td>23.728</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">test1/w003_11_s2/F</td>
</tr>
<tr>
<td>23.733</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td>test1/w003_11_s0/I2</td>
</tr>
<tr>
<td>24.765</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">test1/w003_11_s0/F</td>
</tr>
<tr>
<td>25.266</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C16[0][B]</td>
<td>test1/n665_1_s/I0</td>
</tr>
<tr>
<td>26.249</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[0][B]</td>
<td style=" background: #97FFFF;">test1/n665_1_s/SUM</td>
</tr>
<tr>
<td>27.076</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>test1/w004_11_s1/I1</td>
</tr>
<tr>
<td>27.702</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" background: #97FFFF;">test1/w004_11_s1/F</td>
</tr>
<tr>
<td>28.038</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>test1/n699_1_s/I0</td>
</tr>
<tr>
<td>29.032</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">test1/n699_1_s/SUM</td>
</tr>
<tr>
<td>29.451</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[3][B]</td>
<td>test1/w005_11_s2/I2</td>
</tr>
<tr>
<td>30.273</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C18[3][B]</td>
<td style=" background: #97FFFF;">test1/w005_11_s2/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>test1/w005_11_s0/I2</td>
</tr>
<tr>
<td>31.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td style=" background: #97FFFF;">test1/w005_11_s0/F</td>
</tr>
<tr>
<td>33.254</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C15[0][B]</td>
<td>test1/n733_1_s/I0</td>
</tr>
<tr>
<td>34.237</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C15[0][B]</td>
<td style=" background: #97FFFF;">test1/n733_1_s/SUM</td>
</tr>
<tr>
<td>34.727</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>test1/dac1/n18_s1/I1</td>
</tr>
<tr>
<td>35.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n18_s1/F</td>
</tr>
<tr>
<td>35.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>test1/dac1/outshr_11_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>test1/dac1/outshr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.687, 60.871%; route: 12.197, 37.711%; tC2Q: 0.458, 1.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[2][A]</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R17C7[2][A]</td>
<td style=" font-weight:bold;">test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][A]</td>
<td>test1/ampA_0_s0/I1</td>
</tr>
<tr>
<td>6.445</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C15[2][A]</td>
<td style=" background: #97FFFF;">test1/ampA_0_s0/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[3][A]</td>
<td>test1/w001_6_s2/I1</td>
</tr>
<tr>
<td>7.698</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C16[3][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s2/F</td>
</tr>
<tr>
<td>7.703</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>test1/w001_6_s0/I2</td>
</tr>
<tr>
<td>8.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">test1/w001_6_s0/F</td>
</tr>
<tr>
<td>9.831</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>test1/n368_1_s/I0</td>
</tr>
<tr>
<td>10.825</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n368_1_s/SUM</td>
</tr>
<tr>
<td>11.244</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td>test1/w002_6_s2/I2</td>
</tr>
<tr>
<td>12.066</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C15[1][B]</td>
<td style=" background: #97FFFF;">test1/w002_6_s2/F</td>
</tr>
<tr>
<td>13.525</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][B]</td>
<td>test1/w002_6_s0/I3</td>
</tr>
<tr>
<td>14.347</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][B]</td>
<td style=" background: #97FFFF;">test1/w002_6_s0/F</td>
</tr>
<tr>
<td>15.156</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][A]</td>
<td>test1/n552_s/I0</td>
</tr>
<tr>
<td>16.201</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">test1/n552_s/COUT</td>
</tr>
<tr>
<td>16.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td>test1/n551_s/CIN</td>
</tr>
<tr>
<td>16.764</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">test1/n551_s/SUM</td>
</tr>
<tr>
<td>17.569</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][B]</td>
<td>test1/w003_7_s2/I1</td>
</tr>
<tr>
<td>18.668</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C16[0][B]</td>
<td style=" background: #97FFFF;">test1/w003_7_s2/F</td>
</tr>
<tr>
<td>19.500</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td>test1/w003_7_s0/I1</td>
</tr>
<tr>
<td>20.302</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C16[3][B]</td>
<td style=" background: #97FFFF;">test1/w003_7_s0/F</td>
</tr>
<tr>
<td>20.720</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C15[1][B]</td>
<td>test1/n669_1_s/I0</td>
</tr>
<tr>
<td>21.703</td>
<td>0.983</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C15[1][B]</td>
<td style=" background: #97FFFF;">test1/n669_1_s/SUM</td>
</tr>
<tr>
<td>22.508</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td>test1/w004_7_s3/I0</td>
</tr>
<tr>
<td>23.540</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">test1/w004_7_s3/F</td>
</tr>
<tr>
<td>23.551</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>test1/w004_7_s0/I3</td>
</tr>
<tr>
<td>24.612</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">test1/w004_7_s0/F</td>
</tr>
<tr>
<td>25.031</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C17[1][B]</td>
<td>test1/n703_1_s/I0</td>
</tr>
<tr>
<td>26.025</td>
<td>0.994</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][B]</td>
<td style=" background: #97FFFF;">test1/n703_1_s/SUM</td>
</tr>
<tr>
<td>26.444</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td>test1/w005_7_s4/I1</td>
</tr>
<tr>
<td>27.470</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C17[3][A]</td>
<td style=" background: #97FFFF;">test1/w005_7_s4/F</td>
</tr>
<tr>
<td>27.890</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td>test1/w005_7_s0/I3</td>
</tr>
<tr>
<td>28.516</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][B]</td>
<td style=" background: #97FFFF;">test1/w005_7_s0/F</td>
</tr>
<tr>
<td>30.290</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C14[1][B]</td>
<td>test1/n737_1_s/I0</td>
</tr>
<tr>
<td>31.273</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][B]</td>
<td style=" background: #97FFFF;">test1/n737_1_s/SUM</td>
</tr>
<tr>
<td>32.726</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>test1/dac1/n22_s1/I2</td>
</tr>
<tr>
<td>33.352</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n22_s1/F</td>
</tr>
<tr>
<td>34.641</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td>test1/dac1/n22_s0/I0</td>
</tr>
<tr>
<td>35.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n22_s0/F</td>
</tr>
<tr>
<td>35.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td>test1/dac1/outshr_7_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[2][B]</td>
<td>test1/dac1/outshr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.247, 53.469%; route: 14.551, 45.110%; tC2Q: 0.458, 1.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[2][A]</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R17C7[2][A]</td>
<td style=" font-weight:bold;">test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][A]</td>
<td>test1/ampA_0_s0/I1</td>
</tr>
<tr>
<td>6.445</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C15[2][A]</td>
<td style=" background: #97FFFF;">test1/ampA_0_s0/F</td>
</tr>
<tr>
<td>6.876</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C16[3][A]</td>
<td>test1/w001_6_s2/I1</td>
</tr>
<tr>
<td>7.698</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C16[3][A]</td>
<td style=" background: #97FFFF;">test1/w001_6_s2/F</td>
</tr>
<tr>
<td>7.703</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>test1/w001_6_s0/I2</td>
</tr>
<tr>
<td>8.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">test1/w001_6_s0/F</td>
</tr>
<tr>
<td>9.831</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>test1/n368_1_s/I0</td>
</tr>
<tr>
<td>10.825</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n368_1_s/SUM</td>
</tr>
<tr>
<td>11.244</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[1][B]</td>
<td>test1/w002_6_s2/I2</td>
</tr>
<tr>
<td>12.066</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C15[1][B]</td>
<td style=" background: #97FFFF;">test1/w002_6_s2/F</td>
</tr>
<tr>
<td>13.525</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][B]</td>
<td>test1/w002_6_s0/I3</td>
</tr>
<tr>
<td>14.347</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C16[1][B]</td>
<td style=" background: #97FFFF;">test1/w002_6_s0/F</td>
</tr>
<tr>
<td>15.487</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C13[1][A]</td>
<td>test1/n544_1_s/I0</td>
</tr>
<tr>
<td>16.470</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td style=" background: #97FFFF;">test1/n544_1_s/SUM</td>
</tr>
<tr>
<td>17.445</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td>test1/w003_6_s5/I0</td>
</tr>
<tr>
<td>18.071</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C15[0][B]</td>
<td style=" background: #97FFFF;">test1/w003_6_s5/F</td>
</tr>
<tr>
<td>18.082</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>test1/w003_6_s0/I3</td>
</tr>
<tr>
<td>19.181</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C15[1][A]</td>
<td style=" background: #97FFFF;">test1/w003_6_s0/F</td>
</tr>
<tr>
<td>20.011</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C15[1][A]</td>
<td>test1/n670_1_s/I0</td>
</tr>
<tr>
<td>21.005</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C15[1][A]</td>
<td style=" background: #97FFFF;">test1/n670_1_s/SUM</td>
</tr>
<tr>
<td>21.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>test1/w004_6_s1/I1</td>
</tr>
<tr>
<td>21.635</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">test1/w004_6_s1/F</td>
</tr>
<tr>
<td>22.770</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[1][A]</td>
<td>test1/n704_1_s/I0</td>
</tr>
<tr>
<td>23.764</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">test1/n704_1_s/SUM</td>
</tr>
<tr>
<td>24.183</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>test1/w005_6_s2/I2</td>
</tr>
<tr>
<td>25.215</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">test1/w005_6_s2/F</td>
</tr>
<tr>
<td>26.042</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>test1/w005_6_s3/I3</td>
</tr>
<tr>
<td>27.074</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">test1/w005_6_s3/F</td>
</tr>
<tr>
<td>29.012</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C14[1][A]</td>
<td>test1/n738_1_s/I0</td>
</tr>
<tr>
<td>29.995</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">test1/n738_1_s/SUM</td>
</tr>
<tr>
<td>31.284</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][B]</td>
<td>test1/dac1/n23_s2/I0</td>
</tr>
<tr>
<td>32.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n23_s2/F</td>
</tr>
<tr>
<td>32.111</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td>test1/dac1/n23_s0/I3</td>
</tr>
<tr>
<td>33.210</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n23_s0/F</td>
</tr>
<tr>
<td>33.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td>test1/dac1/outshr_6_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C17[0][B]</td>
<td>test1/dac1/outshr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.598, 52.472%; route: 13.670, 45.986%; tC2Q: 0.458, 1.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/env1/env_amp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/dac1/outshr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>3.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[2][A]</td>
<td>test1/env1/env_amp_0_s0/CLK</td>
</tr>
<tr>
<td>3.942</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R17C7[2][A]</td>
<td style=" font-weight:bold;">test1/env1/env_amp_0_s0/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[2][A]</td>
<td>test1/ampA_0_s0/I1</td>
</tr>
<tr>
<td>6.451</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C15[2][A]</td>
<td style=" background: #97FFFF;">test1/ampA_0_s0/F</td>
</tr>
<tr>
<td>7.300</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td>test1/w001_5_s2/I0</td>
</tr>
<tr>
<td>8.332</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" background: #97FFFF;">test1/w001_5_s2/F</td>
</tr>
<tr>
<td>9.136</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][B]</td>
<td>test1/n369_1_s/I0</td>
</tr>
<tr>
<td>10.119</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">test1/n369_1_s/SUM</td>
</tr>
<tr>
<td>10.923</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[0][B]</td>
<td>test1/w002_5_s0/I2</td>
</tr>
<tr>
<td>11.955</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C14[0][B]</td>
<td style=" background: #97FFFF;">test1/w002_5_s0/F</td>
</tr>
<tr>
<td>12.765</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C13[0][B]</td>
<td>test1/n545_1_s/I0</td>
</tr>
<tr>
<td>13.759</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td style=" background: #97FFFF;">test1/n545_1_s/SUM</td>
</tr>
<tr>
<td>14.178</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>test1/w003_5_s1/I1</td>
</tr>
<tr>
<td>15.277</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C14[2][B]</td>
<td style=" background: #97FFFF;">test1/w003_5_s1/F</td>
</tr>
<tr>
<td>15.778</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C15[0][B]</td>
<td>test1/n671_1_s/I0</td>
</tr>
<tr>
<td>16.761</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C15[0][B]</td>
<td style=" background: #97FFFF;">test1/n671_1_s/SUM</td>
</tr>
<tr>
<td>18.055</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>test1/w004_5_s1/I1</td>
</tr>
<tr>
<td>18.681</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">test1/w004_5_s1/F</td>
</tr>
<tr>
<td>19.018</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][B]</td>
<td>test1/n705_1_s/I0</td>
</tr>
<tr>
<td>20.012</td>
<td>0.994</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">test1/n705_1_s/SUM</td>
</tr>
<tr>
<td>20.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>test1/w005_5_s1/I2</td>
</tr>
<tr>
<td>21.463</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">test1/w005_5_s1/F</td>
</tr>
<tr>
<td>21.468</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[3][B]</td>
<td>test1/w005_5_s0/I2</td>
</tr>
<tr>
<td>22.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[3][B]</td>
<td style=" background: #97FFFF;">test1/w005_5_s0/F</td>
</tr>
<tr>
<td>24.511</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C14[0][B]</td>
<td>test1/n739_1_s/I0</td>
</tr>
<tr>
<td>25.494</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td style=" background: #97FFFF;">test1/n739_1_s/SUM</td>
</tr>
<tr>
<td>26.298</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>test1/dac1/n24_s1/I0</td>
</tr>
<tr>
<td>26.924</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n24_s1/F</td>
</tr>
<tr>
<td>26.929</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[1][B]</td>
<td>test1/dac1/n24_s0/I2</td>
</tr>
<tr>
<td>28.028</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C17[1][B]</td>
<td style=" background: #97FFFF;">test1/dac1/n24_s0/F</td>
</tr>
<tr>
<td>28.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[1][B]</td>
<td style=" font-weight:bold;">test1/dac1/outshr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>23.484</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][B]</td>
<td>test1/dac1/outshr_5_s0/CLK</td>
</tr>
<tr>
<td>23.084</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C17[1][B]</td>
<td>test1/dac1/outshr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.614, 55.467%; route: 10.472, 42.666%; tC2Q: 0.458, 1.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 59.930%; route: 1.396, 40.070%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R21C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
</tr>
<tr>
<td>15.622</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_0/I2</td>
</tr>
<tr>
<td>16.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_0/F</td>
</tr>
<tr>
<td>18.180</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELA_dpb_inst_16/I0</td>
</tr>
<tr>
<td>18.805</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELA_dpb_inst_16/F</td>
</tr>
<tr>
<td>19.516</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16</td>
</tr>
<tr>
<td>21.109</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.724, 30.479%; route: 3.474, 61.418%; tC2Q: 0.458, 8.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R21C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
</tr>
<tr>
<td>15.622</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_0/I2</td>
</tr>
<tr>
<td>16.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_0/F</td>
</tr>
<tr>
<td>16.732</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELA_dpb_inst_17/I0</td>
</tr>
<tr>
<td>17.758</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELA_dpb_inst_17/F</td>
</tr>
<tr>
<td>19.382</td>
<td>1.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
<tr>
<td>21.109</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 38.485%; route: 2.938, 53.214%; tC2Q: 0.458, 8.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R21C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
</tr>
<tr>
<td>15.661</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_1/I3</td>
</tr>
<tr>
<td>16.837</td>
<td>1.176</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C23[3]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/lut_inst_1/F</td>
</tr>
<tr>
<td>17.263</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELA_dpb_inst_18/I0</td>
</tr>
<tr>
<td>18.065</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut2_BLKSELA_dpb_inst_18/F</td>
</tr>
<tr>
<td>19.271</td>
<td>1.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18</td>
</tr>
<tr>
<td>21.109</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.978, 36.555%; route: 2.975, 54.975%; tC2Q: 0.458, 8.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R21C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
</tr>
<tr>
<td>15.984</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_7/I0</td>
</tr>
<tr>
<td>17.010</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_7/F</td>
</tr>
<tr>
<td>18.998</td>
<td>1.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_7/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_7/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_7</td>
</tr>
<tr>
<td>21.109</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 19.968%; route: 3.654, 71.112%; tC2Q: 0.458, 8.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_15_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_15_s0/Q</td>
</tr>
<tr>
<td>16.110</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_15/I1</td>
</tr>
<tr>
<td>17.171</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_15/F</td>
</tr>
<tr>
<td>18.791</td>
<td>1.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15</td>
</tr>
<tr>
<td>21.109</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 21.516%; route: 3.412, 69.189%; tC2Q: 0.458, 9.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_15_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_15_s0/Q</td>
</tr>
<tr>
<td>16.110</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_14/I1</td>
</tr>
<tr>
<td>17.171</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_14/F</td>
</tr>
<tr>
<td>18.695</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14</td>
</tr>
<tr>
<td>21.109</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 21.942%; route: 3.316, 68.579%; tC2Q: 0.458, 9.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_15_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_15_s0/Q</td>
</tr>
<tr>
<td>15.487</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_3/I1</td>
</tr>
<tr>
<td>16.513</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_3/F</td>
</tr>
<tr>
<td>18.423</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_3/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_3/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_3</td>
</tr>
<tr>
<td>21.109</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 22.486%; route: 3.079, 67.469%; tC2Q: 0.458, 10.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R21C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
</tr>
<tr>
<td>15.674</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_5/I0</td>
</tr>
<tr>
<td>16.735</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_5/F</td>
</tr>
<tr>
<td>18.357</td>
<td>1.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5</td>
</tr>
<tr>
<td>21.109</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 23.592%; route: 2.978, 66.217%; tC2Q: 0.458, 10.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R21C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
</tr>
<tr>
<td>15.342</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_11/I0</td>
</tr>
<tr>
<td>16.368</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_11/F</td>
</tr>
<tr>
<td>18.308</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11</td>
</tr>
<tr>
<td>21.109</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 23.065%; route: 2.964, 66.632%; tC2Q: 0.458, 10.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R21C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
</tr>
<tr>
<td>15.674</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_13/I0</td>
</tr>
<tr>
<td>16.735</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_13/F</td>
</tr>
<tr>
<td>18.308</td>
<td>1.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_13/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_13/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_13</td>
</tr>
<tr>
<td>21.109</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 23.854%; route: 2.929, 65.842%; tC2Q: 0.458, 10.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R21C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
</tr>
<tr>
<td>15.674</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_12/I0</td>
</tr>
<tr>
<td>16.735</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_12/F</td>
</tr>
<tr>
<td>18.277</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_12/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_12/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_12</td>
</tr>
<tr>
<td>21.109</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 24.018%; route: 2.898, 65.606%; tC2Q: 0.458, 10.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_15_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R21C20[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_15_s0/Q</td>
</tr>
<tr>
<td>15.487</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_10/I1</td>
</tr>
<tr>
<td>16.513</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_10/F</td>
</tr>
<tr>
<td>18.055</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_10/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_10/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_10</td>
</tr>
<tr>
<td>21.109</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 24.456%; route: 2.711, 64.619%; tC2Q: 0.458, 10.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R21C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
</tr>
<tr>
<td>15.674</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_6/I0</td>
</tr>
<tr>
<td>16.735</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_6/F</td>
</tr>
<tr>
<td>17.892</td>
<td>1.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_6/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_6/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_6</td>
</tr>
<tr>
<td>21.109</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 26.311%; route: 2.513, 62.323%; tC2Q: 0.458, 11.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_2_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_2_s0/Q</td>
</tr>
<tr>
<td>17.791</td>
<td>3.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_13/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_13/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_13</td>
</tr>
<tr>
<td>21.240</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.473, 88.342%; tC2Q: 0.458, 11.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_2_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>26</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_2_s0/Q</td>
</tr>
<tr>
<td>17.791</td>
<td>3.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5</td>
</tr>
<tr>
<td>21.240</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.473, 88.342%; tC2Q: 0.458, 11.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_1_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R15C20[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_1_s0/Q</td>
</tr>
<tr>
<td>17.781</td>
<td>3.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5/ADA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5</td>
</tr>
<tr>
<td>21.240</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.462, 88.310%; tC2Q: 0.458, 11.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][B]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R21C20[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_14_s0/Q</td>
</tr>
<tr>
<td>15.342</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_4/I0</td>
</tr>
<tr>
<td>16.368</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/your_instance_name/gowin_add_lut3_BLKSELA_dpb_inst_4/F</td>
</tr>
<tr>
<td>17.573</td>
<td>1.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_4/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_4/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_4</td>
</tr>
<tr>
<td>21.109</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 27.631%; route: 2.229, 60.026%; tC2Q: 0.458, 12.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_0_s0/CLK</td>
</tr>
<tr>
<td>14.318</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R20C20[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/bramwraddr_0_s0/Q</td>
</tr>
<tr>
<td>17.626</td>
<td>3.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15/ADA[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>22</td>
<td>R21C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/bram_aclock_s0/Q</td>
</tr>
<tr>
<td>21.313</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15/CLKA</td>
</tr>
<tr>
<td>21.283</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15</td>
</tr>
<tr>
<td>21.240</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>svo_hdmi_inst/svo_tcard/your_instance_name/dpb_inst_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.547</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 59.950%; route: 1.546, 40.050%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.308, 87.830%; tC2Q: 0.458, 12.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/wng1/lfsr1/sfr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/wng1/noiseout_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>test1/wng1/fsr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>test1/wng1/fsr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R13C19[2][A]</td>
<td>test1/wng1/fsr_clk_s0/Q</td>
</tr>
<tr>
<td>0.731</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>test1/wng1/lfsr1/sfr_1_s0/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/lfsr1/sfr_1_s0/Q</td>
</tr>
<tr>
<td>1.671</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" font-weight:bold;">test1/wng1/noiseout_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>test1/wng1/noiseout_s0/CLK</td>
</tr>
<tr>
<td>2.440</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>test1/wng1/noiseout_s0</td>
</tr>
<tr>
<td>2.440</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>test1/wng1/noiseout_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C33[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/q_out_9_s0/Q</td>
</tr>
<tr>
<td>1.113</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C24[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/n49_s5/I3</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/n49_s5/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/prescnibble_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_15_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_15_s0/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/n119_s2/I3</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/grmode1/n119_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/grmode1/memcounth_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_15_s0/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/grmode1/memcounth_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/cursorcount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/cursorcount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/cursorcount_0_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R18C25[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/cursorcount_0_s0/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/n179_s2/I0</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/n179_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/cursorcount_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/cursorcount_0_s0/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C25[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/cursorcount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_2_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R18C24[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_2_s0/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/n112_s0/I2</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/txtmode0/n112_s0/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_2_s0/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/txtmode0/subrastercount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_3_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/pixelcount_3_s0/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/n1495_s2/I3</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n1495_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/pixelcount_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_3_s0/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_6_s0/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/pixelcount_6_s0/Q</td>
</tr>
<tr>
<td>20.698</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/n1492_s2/I3</td>
</tr>
<tr>
<td>21.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n1492_s2/F</td>
</tr>
<tr>
<td>21.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/pixelcount_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>19.841</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.362</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_6_s0/CLK</td>
</tr>
<tr>
<td>20.362</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/pixelcount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/cled3_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/cled3_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled3_0_s3/CLK</td>
</tr>
<tr>
<td>13.008</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/cled3_0_s3/Q</td>
</tr>
<tr>
<td>13.010</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/n266_s5/I3</td>
</tr>
<tr>
<td>13.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n266_s5/F</td>
</tr>
<tr>
<td>13.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/cled3_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled3_0_s3/CLK</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled3_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2/CLK</td>
</tr>
<tr>
<td>13.008</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R7C22[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/cled5_0_s2/Q</td>
</tr>
<tr>
<td>13.010</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/n132_s5/I3</td>
</tr>
<tr>
<td>13.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n132_s5/F</td>
</tr>
<tr>
<td>13.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/cled5_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2/CLK</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/cled5_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0/CLK</td>
</tr>
<tr>
<td>13.008</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/counter_0_s0/Q</td>
</tr>
<tr>
<td>13.010</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/n98_s2/I0</td>
</tr>
<tr>
<td>13.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n98_s2/F</td>
</tr>
<tr>
<td>13.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>11.542</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>12.675</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0/CLK</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 57.649%; route: 1.133, 42.351%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>ps2_1/ps2timeout_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ps2_1/ps2timeout_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>ps2_1/ps2timeout_0_s1/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">ps2_1/ps2timeout_0_s1/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>ps2_1/n141_s5/I2</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">ps2_1/n141_s5/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">ps2_1/ps2timeout_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>ps2_1/ps2timeout_0_s1/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>ps2_1/ps2timeout_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>ps2_1/bitsreceived_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ps2_1/bitsreceived_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>ps2_1/bitsreceived_2_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">ps2_1/bitsreceived_2_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>ps2_1/n106_s3/I0</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">ps2_1/n106_s3/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">ps2_1/bitsreceived_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>ps2_1/bitsreceived_2_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>ps2_1/bitsreceived_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>ps2_1/bitsreceived_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ps2_1/bitsreceived_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>ps2_1/bitsreceived_3_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">ps2_1/bitsreceived_3_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>ps2_1/n105_s1/I2</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">ps2_1/n105_s1/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">ps2_1/bitsreceived_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>ps2_1/bitsreceived_3_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>ps2_1/bitsreceived_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/wng1/clkdiv_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/wng1/clkdiv_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>test1/wng1/clkdiv_1_s2/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_1_s2/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>test1/wng1/n85_s6/I3</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">test1/wng1/n85_s6/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>test1/wng1/clkdiv_1_s2/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>test1/wng1/clkdiv_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/wng1/clkdiv_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/wng1/clkdiv_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>test1/wng1/clkdiv_6_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_6_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>test1/wng1/n80_s3/I3</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">test1/wng1/n80_s3/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>test1/wng1/clkdiv_6_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>test1/wng1/clkdiv_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/wng1/clkdiv_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/wng1/clkdiv_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>test1/wng1/clkdiv_7_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_7_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>test1/wng1/n79_s2/I3</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" background: #97FFFF;">test1/wng1/n79_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">test1/wng1/clkdiv_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>test1/wng1/clkdiv_7_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>test1/wng1/clkdiv_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneC/clkdiv_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneC/clkdiv_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>test1/toneC/clkdiv_2_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">test1/toneC/clkdiv_2_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>test1/toneC/n112_s2/I2</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">test1/toneC/n112_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">test1/toneC/clkdiv_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>test1/toneC/clkdiv_2_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>test1/toneC/clkdiv_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneB/divider_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneB/divider_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td>test1/toneB/divider_11_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C12[0][A]</td>
<td style=" font-weight:bold;">test1/toneB/divider_11_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td>test1/toneB/n72_s2/I1</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td style=" background: #97FFFF;">test1/toneB/n72_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td style=" font-weight:bold;">test1/toneB/divider_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12[0][A]</td>
<td>test1/toneB/divider_11_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C12[0][A]</td>
<td>test1/toneB/divider_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneB/clkdiv_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneB/clkdiv_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>test1/toneB/clkdiv_2_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C8[1][A]</td>
<td style=" font-weight:bold;">test1/toneB/clkdiv_2_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>test1/toneB/n112_s2/I2</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">test1/toneB/n112_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" font-weight:bold;">test1/toneB/clkdiv_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>test1/toneB/clkdiv_2_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>test1/toneB/clkdiv_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneB/clkdiv_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneB/clkdiv_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>test1/toneB/clkdiv_6_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C9[0][A]</td>
<td style=" font-weight:bold;">test1/toneB/clkdiv_6_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>test1/toneB/n108_s4/I3</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" background: #97FFFF;">test1/toneB/n108_s4/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td style=" font-weight:bold;">test1/toneB/clkdiv_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>test1/toneB/clkdiv_6_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C9[0][A]</td>
<td>test1/toneB/clkdiv_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneB/divider_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneB/divider_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9[1][A]</td>
<td>test1/toneB/divider_3_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C9[1][A]</td>
<td style=" font-weight:bold;">test1/toneB/divider_3_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9[1][A]</td>
<td>test1/toneB/n80_s2/I3</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C9[1][A]</td>
<td style=" background: #97FFFF;">test1/toneB/n80_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C9[1][A]</td>
<td style=" font-weight:bold;">test1/toneB/divider_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9[1][A]</td>
<td>test1/toneB/divider_3_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C9[1][A]</td>
<td>test1/toneB/divider_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneA/divider_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneA/divider_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>test1/toneA/divider_11_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C10[0][A]</td>
<td style=" font-weight:bold;">test1/toneA/divider_11_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>test1/toneA/n72_s2/I3</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td style=" background: #97FFFF;">test1/toneA/n72_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td style=" font-weight:bold;">test1/toneA/divider_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>test1/toneA/divider_11_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>test1/toneA/divider_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneA/clkdiv_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneA/clkdiv_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>test1/toneA/clkdiv_4_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">test1/toneA/clkdiv_4_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>test1/toneA/n110_s2/I1</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td style=" background: #97FFFF;">test1/toneA/n110_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">test1/toneA/clkdiv_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>test1/toneA/clkdiv_4_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>test1/toneA/clkdiv_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>test1/toneA/clkdiv_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>test1/toneA/clkdiv_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpuclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>test1/toneA/clkdiv_7_s0/CLK</td>
</tr>
<tr>
<td>2.743</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C10[0][A]</td>
<td style=" font-weight:bold;">test1/toneA/clkdiv_7_s0/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>test1/toneA/n107_s2/I3</td>
</tr>
<tr>
<td>3.117</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td style=" background: #97FFFF;">test1/toneA/n107_s2/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td style=" font-weight:bold;">test1/toneA/clkdiv_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>548</td>
<td>IOB23[A]</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>2.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>test1/toneA/clkdiv_7_s0/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>test1/toneA/clkdiv_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 57.770%; route: 1.018, 42.230%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.999</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>4.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>6.329</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.926%; route: 4.267, 74.113%; tC2Q: 0.458, 7.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.999</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>4.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>6.329</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.926%; route: 4.267, 74.113%; tC2Q: 0.458, 7.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.999</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>4.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>6.329</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.926%; route: 4.267, 74.113%; tC2Q: 0.458, 7.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.999</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>4.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>6.329</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.926%; route: 4.267, 74.113%; tC2Q: 0.458, 7.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.999</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>4.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>6.329</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.926%; route: 4.267, 74.113%; tC2Q: 0.458, 7.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.999</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>4.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>6.329</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.926%; route: 4.267, 74.113%; tC2Q: 0.458, 7.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.999</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>4.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>6.329</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.926%; route: 4.267, 74.113%; tC2Q: 0.458, 7.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.999</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>4.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>6.329</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.926%; route: 4.267, 74.113%; tC2Q: 0.458, 7.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.999</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>4.031</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>6.329</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.926%; route: 4.267, 74.113%; tC2Q: 0.458, 7.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.699</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.244</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 19.460%; route: 2.671, 71.605%; tC2Q: 0.333, 8.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.699</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.244</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 19.460%; route: 2.671, 71.605%; tC2Q: 0.333, 8.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.699</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.244</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 19.460%; route: 2.671, 71.605%; tC2Q: 0.333, 8.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.699</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.244</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 19.460%; route: 2.671, 71.605%; tC2Q: 0.333, 8.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.699</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.244</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 19.460%; route: 2.671, 71.605%; tC2Q: 0.333, 8.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.699</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.244</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 19.460%; route: 2.671, 71.605%; tC2Q: 0.333, 8.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.699</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.244</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td>-1.441</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 19.460%; route: 2.671, 71.605%; tC2Q: 0.333, 8.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.699</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.244</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td>-1.441</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 19.460%; route: 2.671, 71.605%; tC2Q: 0.333, 8.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>508</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.973</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>svo_hdmi_inst/n147_s1/I1</td>
</tr>
<tr>
<td>2.699</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n147_s1/F</td>
</tr>
<tr>
<td>4.244</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td>-1.441</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 19.460%; route: 2.671, 71.605%; tC2Q: 0.333, 8.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_1/divider_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>spi_1/divider_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>spi_1/divider_12_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_1/divider_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>spi_1/divider_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>spi_1/divider_10_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_1/divider_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>spi_1/divider_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>spi_1/divider_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_1/disk_sck_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>spi_1/disk_sck_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>spi_1/disk_sck_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_1/data_tx_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>spi_1/data_tx_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>spi_1/data_tx_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>serial_1/txdata_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>serial_1/txdata_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>serial_1/txdata_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>test1/r0_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>test1/r0_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>test1/r0_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>test1/toneB/clkdiv_1_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>test1/toneB/clkdiv_1_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>test1/toneB/clkdiv_1_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.550</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpuclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>13.860</td>
<td>1.546</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpuclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpuclk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>cpuclk_ibuf/O</td>
</tr>
<tr>
<td>22.410</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_tcard/bramwraddr_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>548</td>
<td>cpuclk_d</td>
<td>-12.877</td>
<td>1.546</td>
</tr>
<tr>
<td>508</td>
<td>clk_p</td>
<td>0.079</td>
<td>0.659</td>
</tr>
<tr>
<td>96</td>
<td>n147_5</td>
<td>0.079</td>
<td>2.782</td>
</tr>
<tr>
<td>57</td>
<td>n1518_6</td>
<td>15.687</td>
<td>3.440</td>
</tr>
<tr>
<td>56</td>
<td>pixel_fifo_rdaddr[2]</td>
<td>26.568</td>
<td>2.035</td>
</tr>
<tr>
<td>40</td>
<td>sys_resetn</td>
<td>7.765</td>
<td>4.891</td>
</tr>
<tr>
<td>39</td>
<td>n169_7</td>
<td>35.377</td>
<td>1.848</td>
</tr>
<tr>
<td>39</td>
<td>n169_5</td>
<td>32.571</td>
<td>1.520</td>
</tr>
<tr>
<td>35</td>
<td>n1559_12</td>
<td>13.740</td>
<td>2.137</td>
</tr>
<tr>
<td>34</td>
<td>oresetn</td>
<td>36.160</td>
<td>1.315</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C30</td>
<td>87.50%</td>
</tr>
<tr>
<td>R14C24</td>
<td>86.11%</td>
</tr>
<tr>
<td>R12C12</td>
<td>83.33%</td>
</tr>
<tr>
<td>R18C36</td>
<td>83.33%</td>
</tr>
<tr>
<td>R20C26</td>
<td>83.33%</td>
</tr>
<tr>
<td>R16C12</td>
<td>81.94%</td>
</tr>
<tr>
<td>R17C36</td>
<td>81.94%</td>
</tr>
<tr>
<td>R17C29</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C13</td>
<td>80.56%</td>
</tr>
<tr>
<td>R12C11</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_osc -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
