// Seed: 2956799851
module module_0 #(
    parameter id_1 = 32'd63
);
  localparam id_1 = 1;
  logic [7:0] id_2;
  assign module_1.id_0 = 0;
  assign id_2[-1] = 1'd0;
  wire [-1  ==  (  id_1  ) : id_1] id_3;
endmodule
module module_1 #(
    parameter id_7 = 32'd31
) (
    output wire id_0,
    output supply0 id_1,
    input wire id_2,
    input uwire id_3,
    output supply1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input uwire _id_7,
    output wand id_8
);
  wire [-1 'b0 ==  id_7 : id_7] id_10;
  module_0 modCall_1 ();
endmodule
