.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000110000000000
000000000000000001
000000000000010001
000000000011110000
001110000000000000
000000110000010000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000111010000000000
000000000000000000
000000000000000001
000000000001110001
000000000001110000
001100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000110010
000000000001110000
000000000000000000
000000000000000001
000001111000000001
000011011000000000

.io_tile 6 0
000000000000000010
000111010000000000
000010000000000000
000010110000000001
000000000001001101
000000000001111100
001101111000000000
000000001000000000
000000000000000000
000111010000000000
000000000000010010
000000000001110000
000000000000000000
000000000000000001
000000000000000001
000011010000000000

.io_tile 7 0
000000000000000010
000000000000000000
000000000000000000
000011110000000001
000000000001000101
000000000001111100
001100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000011000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000010000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000001000010
000100000000000000
000000000000000000
000000000000000001
000000000001010001
000000000001110000
001100000000111000
000011010000000000
000000000000000000
000111010000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000001000000
000111010000000000
010000000000000000
000000000000011001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000100010
000000000001010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 11 0
000000000001000010
000100000000000000
000000000000000000
000000000000000001
000001010010100001
000000001001010000
001000000000000000
000000000000000000
110001010000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
110000000000000000
101100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
010000000000000001
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000101000110001000000000000000000100000001
000000000000000000100010111111000000000010000000000000
111000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000000011100000100000100000001
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000001000000100000110000000
000000000000000000000000000000010000000000000010000000
000000000000000001100000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
101000000000000000000010100000000000000000100100000000
000000000000000000000110110000001010000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000001000000000110000101000000000000000110000001
000000000000000000000000000000000000000001000000000000
000000100000001000000000000000000000000000000100000001
000000000000000001000000000011000000000010000000000000
000000000000000000000000000101100000000000000100000010
000000000000000000000000000000100000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001100000000000000000000011110000100000100000000
100000000000000000000000000000010000000000000010000000
000000000000000011100000000000011010110000000000000000
000000000000000000000000000000001010110000000000000001
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000001000000000000000000000000000000000000000
000000000000011111000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000011100000000101100000010110100000000000
000000000000000000100000000000000000010110100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101000000000000000100000000
110000000000000000000000000000100000000001000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000010

.logic_tile 2 2
000000000000000000000000000000001100001100110000000000
000000000000000000000000000000011101001100110000000000
101000000000000101000000000000000001000000100100000000
000000000000000000100000000000001110000000000000000000
110000000000000000000000000001100000000000000100000000
110000000000000000000000000000000000000001000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000011100000111111110000000000
000000000000001101000010101011000000111111110000000100
000000000000000001100110110111000000000000000000000000
000000000001010000000000000111100000010110100100000011
000000000000100000000000000000000000010110100010000001
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000001001100000000011000000000000000100000000
000000000000000001000000000000000000000001000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000010000001010000000000000000000000000000
000001001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
111000000000000000000000000000011110000100000110000000
100000001110000000000010110000000000000000000000000101
110000000000000111100000000000000000000000000000000000
110000000000000000100010110000000000000000000000000000
000010100000000000000000001011101010100010000000000000
000001000000000000000000001111001110001000100000000000
000000000000000000000010100011000000011001100000000000
000000000000000000000010100000101101011001100000000000
000000000000001000000000001000000000011001100110000000
000000000000000001000000000111001101100110010000000000
000000000000000000000010001000000000000000000100000000
000000000000000111000000001001000000000010000000000000
010110000000000101000000010000000000000000000100000000
000101000000000101000010101101000000000010000000000000

.logic_tile 5 2
000000000000000000000000001000011000100101100000000010
000000000000000000000010110011001110011010010000000000
111000000000000001100000010000001010000100000110000000
100000000000000000000010000000010000000000000011000001
110000000000000101000010110000001010000011110110000011
110000000000000000100110000000010000000011110010000001
000000000000000000010000001101001100000011110000000000
000000000000001101000000000101100000111100000000000000
000000000000001000000000000000000001000000100100000010
000000000000000111000000000000001001000000000000000000
000000000001010000000000000000001000000100000111000001
000000000000101111000000000000010000000000000010000001
000000000000000001100010000000001010110011000000000000
000000000000000000000000000000011010110011000000000000
010000000000000000000000000000000001000000100110000101
000000000100000000000000000000001010000000000000000001

.logic_tile 6 2
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000001110000100000100000000
100000000000000000000000000000010000000000000000000010
010000000000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
100000000000001101100000001000000000000000000100000000
000000000001010001000000001111000000000010000010000000
011010000000000000000000001101100000101001010100000000
100001000000000000000000001101100000111111111000000000
110000000000000001100000000101100000011001100100000000
110000000000000000000000000000101000011001100000000100
000000000000000000000010110101101100111101010100000000
000000000000000000000110000000110000111101011000000001
000000001000000000000000010000000000000000000100000100
000000000000000000000010000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101000000000111001110100000000
000000000000000000000100001101001000110110111000000100
010000000001010000000110000101100000101001010100000100
000000000000000000000000000001100000111111111000000000

.logic_tile 8 2
000000000000001000000000000000011110000100000100000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000010000000000000000000100000000
001000000000000000000010000111000000000010000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000000111100000000000000100000000
000000000000001111000000000000000000000001000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001000000000000101100000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000001001100110000000000000000000000100000000
000000000000000001000000001011000000000010000000000000

.logic_tile 9 2
000000000000001000000000010101100000000000001000000000
000000000000001111000010000000000000000000000000001000
001000000000001000000000000111100000000000001000000000
001000000000100111000000000000000000000000000000000000
000000000000001000000000000000001000001100110100000000
000000000000000011000000000000001001110011000000000000
000000000000001000000000000111101001100000000000000000
000000000000000001000000000000011010100000000000000000
000000000000000000000000000101100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001000011110001100110100000000
000000000000000000000000000101000000110011000000000000
000000000000000000000000000101101011111100110000000100
000000000000000000000000001001001110111100000000000000
010000100000000001100000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000001000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000111000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000001100010100000011010001100111000000000
000000000000000000100100000000001011110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000010110000100000110011000000000000
000000000001010001100111000111001000001100111000000000
000000000000100000100110110000100000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000010
000000001110000000000000000000001000110011000000000000
000000000000000000000110100000001001001100111000000010
000000000000000000000000000000001011110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001110110011000000000000

.logic_tile 2 3
000000000000100000000110100000011010101010100000000000
000000000001000000000000000111000000010101010000000000
101000000001011000000110101000000001011001100000000000
000000000000100101000000001001001011100110010000000000
110000000000000000000000000011001010101010100000000000
110000000000000101000000000000100000101010100000000000
000000000000001101100000010000000000000000000110000001
000000000000000111000010101001000000000010000011000001
000000000000000000000010000000011000000100000100000000
000000000000000000000100000000010000000000000010000011
000000000000000000000000000000011000010101010000000100
000000000000000000000000001001000000101010100000000000
000000000000000001100111000000011011001100110100000000
000000000000000000000000000000011010001100110000000000
010000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000011110010101010000000000
100000000000000000000000000111000000101010100000000100
000000000000000101000010101000000001011001100000000000
000000000000000000100000001011001110100110010000000000
000000000000000101000110010101111011100010000000000000
000000000000001101100011110011011111000100010000000000
000000000000000001100000000111000000000000000100000001
000000000000000000000000000000100000000001000010000000
000000000000000000000110110101001011100000000000000000
000000000000000000000010101001011010000000000010000000
000000000000000000000000001000011100010101010000000000
000000000000000000000011111011010000101010100000000000
000000000000001101100000011000000000000000000100000000
000000000000000101000010001101000000000010000000000000

.logic_tile 5 3
000000000000000101000010100000000000000000001000000000
000000000000000000000110100000001001000000000000001000
000000000100000000000010100000001000001100111000000000
000000000000000000000000000000011001110011000000000100
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000100
000000000000000101000010100000001000001100111000000000
000000000000001101000100000000001000110011000000000000
000000000000000001100000000001101000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000100

.logic_tile 6 3
000000000000001000000000001001101101010110100000000000
000000000000000001000000000011101111000100100000000000
111000000000000000000110000111001101111001010100000001
100000000000000000000000001111111010110000001000000000
000000000000001000000010110011001010000011000000000000
000000000000001011000110000111101011001100000000000000
000000000000001000000010000000011011111111000000000000
000000000000000001000010000000011011111111000000000000
000000000000001001100010101101011100100000010000000000
000011000000000111100110110111111000000000010000000000
000000000000001001100111000000000000000000000000000000
000000000000000011100100000000000000000000000000000000
000001000000100011100110010000000000000000000000000000
000010000000010000000111100000000000000000000000000000
010000000000000101000110001000001100000001100000000000
000000000000000000100100000011001101000010010000000000

.logic_tile 7 3
000000000001010101000010100011100000000000000100000000
000000000000000101000010100000000000000001000000100010
111000000000000000000010101111001000000010000000000000
100000000000000101000000001001011001000000000000000000
110000000000000001100000010001011011000010000000000000
110000000000000000000010000001011000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010100111000000000010000000100001
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000101100110100000000001000000100100000010
000000000000000000000000000000001101000000000000000000
000000000000001001100010100001000000000000000000000000
000000000000000101100000000000000000000001000000000000
000000000000000000000000000000001010101000000000000000
000000000000000000000000001101000000010100000000000000

.logic_tile 8 3
000000000000000101000010100000000001000000100100000000
000000000000000101000000000000001010000000000000000000
001000000000001000000010101000000000000000000100000000
101000000100001111000010101001000000000010000000000000
010000000000000111000110100000000000000000100100000000
110000000000000000100100000000001000000000000000000000
000000000000000101000000001000000000000000000100000000
000000000000000101000000000101000000000010000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 9 3
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000001000000
000000000000000000000000001101000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000100000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000010000000000000000001001001100111000000000
001000000000000000000010100000001001110011000000110000
101000000000000000000010110000001000001100110000000000
000000000000000101000011010000001011110011000000100000
110000000000000101000000010000000000000000000100000001
111000000100000000000011100101000000000010000000100101
000000000000000000000000000000011101011010010000000000
001000000000000000000000000111001001100101100000000000
000000000000001000000000000000000000000000100100000000
001000000000000101000000000000001100000000000000000000
000000000000001000000000001000000000011001100100000000
001000000000000011000000001001001110100110010000000000
000000000100001000000010001000000000000000000101000000
001000000000000001000000000001000000000010000000100011
010000000000000000000000000001000000000000000111000000
001000000000000000000000000000100000000001000010000011

.logic_tile 2 4
010000000000000000000110101000011100010101010000000000
001000000000000101000010110011000000101010100000000000
111000000000001101100010111000000000000000000100000000
100000000000000101000011111101000000000010000010000000
000000000000000000000000000000011000000100000100000000
001000000000000000000010100000010000000000000010000000
000000000000000000010000001001100001001111000000000000
001000000000001101000010100011101111110000110000000000
000000000000000000000000010001011010001000010000000000
001000000000000000000010011011101110100001000000000000
000000000000001001100000000000011000000100000100000000
001000001100001001100000000000000000000000000000000001
000000000000000001100000000101011110100000000000000000
001000000000000000100000000001101001000000000000000000
000000000000001000000000010000000001000000100100000000
001000000000000001000010010000001000000000000010000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 4 4
010000000000000000000110001111101100000011110000000000
001001000000000000000010101101110000111100000000000000
111000000000000111100110001101011010001100000000000000
100000000000000000100100000101001011110000000000000000
000000000000001001100000010111000000000000000100000000
001000000010000001100010010000100000000001000000000000
000000000000000101000010111011000001110000110000000000
001000000000000101100010001101001001001111000000000000
000000000000001000000010010001011000000100000000000000
001000000000000101000010001011101001010000000000000000
000010100001001000000000010000000001000000100100000000
001000001010000101000011100000001110000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000011110000001101000000000010000010
000010100000010000000000000011101100001000010000000000
001001000000101111000010000101011101010010000000000000

.logic_tile 5 4
010000000000000101000000000111101000001100111000000000
001000000000000000000000000000000000110011000000010000
111000000000000011100110100000001001001100110000000000
100000000000000000100010110000001100110011000000000000
110000000100000101000000000001111111100000000000000000
111000000000000000100000000101111001000000000000000000
000000000000000000000010100000000000000000100110000000
001000000000000000000010100000001000000000000010000001
000000000000000001100000000000011010000100000110000001
001000000000000000000000000000010000000000000010000000
000000000000000001100110000000000000000000000110000001
001000000000001101000000000011000000000010000011000000
000000000000100000000011001001111101100000110000000000
001000000011000000000000000011011111110000010000000000
010000000000000000000010110101100000000000000100000001
001000000000011101000110000000100000000001000011000000

.logic_tile 6 4
110000000000000000000000000111111010101110000110000000
001000000000000000000010010111101001111110100000000000
011000000000000000000000010000000000000000000000000000
100000000000000000000010010000000000000000000000000000
110000000000100111100010100000011100000100000000000000
011010100001010000100100000000000000000000000000000000
000010100000000000000110101101101010101000000000000000
001000000000000001000000000111100000000010100000000000
000000001010000000000000001111111101100010110110000000
001000000000000000000010001011111001110110110000000000
000000000000010101100010010101011101111111000100000000
001000000000100001000011011111101111111001000000100000
000001000100000111000000000000000000000000000000000000
001010100000000000000010100000000000000000000000000000
000000000000011000000000000000000000000000000000000000
001000000000000111000010010000000000000000000000000000

.logic_tile 7 4
010000000000000000000000010000000000000000100100000000
001000000000000000000010010000001011000000000010000011
111000000001000000000010110000000000000000000000000000
100000000000100000000010010000000000000000000000000000
110000000000000001100110000000000000000000000100000000
011000000000000000100100000101000000000010000000100100
000000000000001000000000000000000001000000100110000000
001000000000001001000000000000001010000000000000000001
000001000000000000000000000000000000000000000000000000
001000100000000000000010010000000000000000000000000000
000000000001000000000000001000011111011100000000000000
001000000001100000000000001001011111101100000000100000
000000000000000000000000000000000000000000000100000000
001000100001010000000000001001000000000010000000000001
000000000000000000000011100001100000000000000100000010
001000001110000000000011100000100000000001000000100000

.logic_tile 8 4
010010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000111000000001000011110000001010000000000
100000000000000000000000000001000000000010100000000100
000000000000000001100000000000011110000100000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000001010000100000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000001001100000000101000000000000000100000101
001000000000000101000000000000000000000001000010000010

.logic_tile 9 4
110000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
011000000000000000000110101000000000000000000000000000
100000000010000000000011110101000000000010000000000000
110000000000000000000000000101111111010010100000000000
111000000000000000000000000000111001010010100000000000
000000000000000000000000010000000000000000000000000000
001000000010001011000011100000000000000000000000000000
000000000000000000000000000011100000111111110100000000
001000000000000000000010011011100000010110100000000000
000000000000000000000111100000000000000000000000000000
001001000000000000000100000000000000000000000000000000
000000000000000000000111010001101111010000100010000000
001000000000000000000010001001111111100000000000000000
010000000001000000000010010000000000000000000000000000
001000001000000000000011110000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001010000000000000000000000000000000
000100000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000010000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
111000000001000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000000000000000111111111100000000110000100000000
011000000000000000000011110101101011101001010000000000
000000000000000101000010100011011110111101010000000000
001100000010001101100100000000100000111101010001000000
000000000000000000000000010000000000000000000000000000
001000100000000000000010000000000000000000000000000000
000000000000000000000000000101101011010000000100000000
001000000001010000000000000000111010010000000000000000
000000000000000000000000001101011010000000000000000000
001000000001010000000000001101100000101000000000000000
010000000000000001100000010101100000000000000110000000
001000000000000000000010000000000000000001000000000100

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
010000000100000010
100000000100001000
000000000100000000
000000000100000001
000000000100100010
000000000100110000
001100000100001000
000000000100000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000001100000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
101000100000000000000000011101111110100010000000000000
000001000110000000000010011111111010001000100000000000
000011000000001101000000000000000000000000000000000000
001010100000001001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000000000000000000000011111011100011110100000001
001000000000000000000000000111111001000011110000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000010010001001010010101010000000000
001000001010000000000010100000000000010101010000000001

.logic_tile 2 5
010000000010101000000010100000000001000000100100000000
001000000001010111000000000000001110000000000000000000
101000000000000111000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000100000000001100111101011001000110000000000000000
001001000000000000000011100011011011000000000000000000
000000100001001011100000011000000000000000000100000000
001001000000101111000011010101000000000010000000000000
000001000010001001100000000000000000000000100100000000
001000000000000001100000000000001111000000000000000000
000000000000001000000000000000000001000000100100000000
001000000000001011000000000000001000000000000000000000
000000000000100000000110000000000000000000100100000000
001000000000000000000000000000001010000000000000000000
000000000000000001100000000011011011110011000000000000
001000000000000000000000001101001011000000000000000000

.ramb_tile 3 5
010000000000000111000000011000000001000000
001000000000000000000011111011001011000000
101000000000000000000111001111100001000000
000000000000000000000100001001001011100000
110000000000000000000111100000000000000000
111000000000000000000100000111000000000000
000000000000001000000111111000000000000000
001000000000000111000011000101000000000000
000000000000000000000000000000000000000000
001000000000000101000000001101000000000000
000000000000001111000000000011000000000000
001000000000001011000011100001000000000000
000000000000000111000010000000000000000000
001000000000000000100000001001000000000000
110000100000000001000000001000000000000000
011001000000000000000000000011000000000000

.logic_tile 4 5
010000000000000101000110010000000000000000000100000000
001000000000000000100111011001000000000010000001000000
111000000000001101000110000000000000000000000000000000
100000000000001001000100001001000000000010000000000000
010000000000001001100010100101000000011001100100000000
111000000000001001100100000000001010011001100000000000
000000000000000101010000000000000001011001100100000000
001000000000000000100010000101001011100110010000100000
000000000000000000000000000000001010000100000110000100
001010000000000000000010000000000000000000000000000101
000000000000000000000000000101101010001010000000000000
001000000000000001000000000101001000100000100000000000
000000000000000000000000001000000000011001100100000000
001000000000000000000000000011001101100110010001000000
010000000000000000000000001001100001001111000000000000
001000000000000000000000001001001000110000110000000000

.logic_tile 5 5
110000000000000000000111000000001010110011000100000011
001000000000010000000111100000001101110011001010000100
011000000000001101000000001001101111010010110000000000
100000000000000101000000000001001100111000010000000000
010000000000001011100010100000000000010110100100000001
011000000000000001000000001011000000101001011010100100
000000000000000111000000000101001011100100000000000000
001000000000001011000010000000101011100100000000000000
000001000000100001000110010000011010101011110000000011
001010000000000111000010000011000000010111110000000000
000010100000000101000110000000000000000000000000000000
001001001100000000100000000000000000000000000000000000
000000000010000101000011000011101101000000100000000000
001000000000000000100000001111111110000000000000000000
010000000000000001000000000101100000010000100000000000
001000000000000000100000000011001001001001000000000000

.logic_tile 6 5
010000001000000000000011110000001111110000000100000000
001000000001011111000010100000001001110000000000100100
101000000000000000000000010000000001100000010110000000
000000000000000000000011100111001111010000100000000100
010001001110001000000000000111000001100000010110000000
101010000000000101000000000000001010100000010000000000
000000000000000111100111100001011010010100000000000000
001000000000000000100100000101111001100000010000000000
000001000000000000000000000111000001100000010101000000
001010101000000000000000000000001101100000010010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000001000000000000000000000111000000100000010100000100
001000000000000111000000000000001000100000010000000000
110000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 7 5
110100000001000000000111010101001101101011010100000000
001000000000000000000110011111111110101011100000000010
011100000000001011100000011011111000101110010110000000
100000000000001111000011010001101101011110100000000000
110100000000100000000011100111011110010111100000000000
011000000110010000000110001101001001111111100000000000
000000000000000011100010101011101110101011010110000000
001000000000000000100111101101001101011011100000000000
000000000000000000000111010001001101101011010100000000
001000000000011101000110010011111001101011100000000001
000000000000000000000000010000000000000000000000000000
001000000000000001000010100000000000000000000000000000
000000000100000101100010100000000000000000000000000000
001000000000001111000100000000000000000000000000000000
000010000001010101100000001101111010111111000100000000
001000000000001111000010111111101101110110000000000100

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000001011111110010111110000000000
000000000000000000000000001111101100100111110000000000
010000000000000000000000011011011101010111110010000000
101000000000000000000011100111001111101111010000000000
000000000000000001000111101101100000101001010100000000
001000000000000000100011100111000000000000000001000000
000000000010000111100000000000001111110000000110000000
001000000000000000100000000000001010110000000000000000
000000000000000101000000010111011110010111110000000000
001000000000000000000010101101001100100111110000000000
000000000000001101100000001011011011010111110000000000
001000000000000111000000000111011011101111010000000000
110000000001011111100110100000000000000000000000000000
001000000000101111000010100000000000000000000000000000

.logic_tile 9 5
110000000000000000000110111001101111111110110000000000
001010000000000000000011111111011000101001110000000000
011000000000001111000110100111111100101011110100000000
100000000000000101000100000000010000101011110000000000
110001000000000111000000011111001011100000000000000000
011010000001010000000011100101111111110000100000000000
000000000000000111000000000111101000111110100000000000
001000001000000000100000001111111001110110110000000000
000000000110100101000000010111011001110000010000000000
001000000011010000000011100101111111010000000000000000
000000000000000111000000010000011101110011110110000000
001000000000000000100011000000011100110011110000000000
000001001010000001000000011011000000101001010100000000
001010000000000000000011001011000000000000000000000000
010000000000000101100111000111011100101000000100000000
001000000000000000000100000000010000101000000000000000

.ramb_tile 10 5
010000000000001111100011110000000001000000
001000000000001011000010100101001000000000
101000000000001000000000000001000000000000
000000000000001111000000000011101001000000
110000000001010011100110100000000000000000
111000000000100000000000000111000000000000
000000000000000111100000000000000000000000
001000001000000000000000000001000000000000
000000000001010011100011100000000000000000
001000000000100000100000000001000000000000
000000000001000000000000011101000000000000
001000000000000000000010110111100000000000
000000000000000001100010001000000000000000
001010100010000000100100001011000000000000
010000100001001000000000000000000000000000
111000000000000011000000001011000000000000

.logic_tile 11 5
111000000000000000000000011111001011100001010000000000
001000000000000011000011100101011011101000000000000000
011000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000010100111111000011111100000000000
011000000000000111000010100001101100101011010000000000
000001000000000101000010100111100000000000000100000000
001000100000000000000000001011101010000110000000000000
000000000000001000000011100000000001101111010000000000
001000000001000001000100001101001011011111100001000000
000000000000000000000000000101111010001111000010000000
001000000000000000000000001101011110001110000000000000
000000000100001000000000001101000001000000000000000000
001000000000000111000000001101101010001001000000000000
000000000000000000000011110101111010000001010000000000
001000000000000000000110001101010000000000000000100000

.logic_tile 12 5
010000000000000000000000001101000001010000100000000000
001000000000000000000000001011001111000000000000000100
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001111000000000000000000
010000001100000000000110000000001010000100000100000000
001000000000000000000000000000010000000000000000000000

.io_tile 13 5
000000000100000000
000000000100001000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000001111100000000111001101000000000000000000
000000000000000001100011010101001100000011000000000000
101000000000000101000010100011011001100101100000000000
000000000000001101100110110000111001100101100000000000
000000000000000101000010100000000001000000100100100000
000000000000000000100111100000001010000000000000000000
000000000000000001100000011111111000011010010000000000
000000000000000000000010010001111011000000000000000000
000000000000000001100110010101100001110000110000000000
000000000000000000000010001101101000001111000000000000
000000000000001000000000000000000000000000100100000000
000000000000000001000000000000001000000000000000000000
000000000000001101100000000111101100011111110000000000
000000000000000101000000000001111110111111110000000000
000000000000000000000110010001011000010101010000000000
000000000000000000000010100000100000010101010000000000

.logic_tile 2 6
100000000000000000000011111101100000000000000000000000
000000000000000101000110000101000000111111110000000000
011000000000001001100111101001101100100000100000000000
100000000000000001100100001001011110001010000000000000
010000000000000000000111100111001001011010010000000000
110001000000001101000100000000111010011010010000000000
000000000000000011100000011000000001110110110110000000
000000000000000101100011011101001100111001110000000000
000000000000000000000010100011000000011001100000000000
000000000000000000000110110000101000011001100000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010101000001000000000000000000
000000000010000001000010111001001110100000010000000000
010000000001010011100000001000000001101111010101000000
000000000000100000000000000001001011011111100000000000

.ramt_tile 3 6
000000010000001000000000000000000000000000
000000000000001011000011100001001010000000
111010110001011111100111010111000000000000
100000000000001001000011001101101100010000
010000000010000001100111111000000000000000
010000000000000000100111011001000000000000
000000000001000111100000001000000000000000
000000000000100000100000001001000000000000
000000000000100001000000010000000000000000
000000000001010000000010101101000000000000
000000000000010000000000001011000000000000
000000000100000000000000000001100000000000
000000000000000000000010111000000000000000
000000000000000000000011000001000000000000
010000000000000000000000000000000000000000
110000000000000000000000001111000000000000

.logic_tile 4 6
000100000000000111100000000011111111110110110000000000
000100000000000000100000000011101010111101010000000000
111000000000001000000010001000000000000000000100000000
100000000000001001000100001001000000000010000000000000
000000000000000000000000001011111010101111000000000000
000000000000000000000000000011111100111111100000000000
000000000010000101000000000000011000000100000000000000
000000000000000000100010110000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000111001000000000000000000000000000000000000
000000000000001000000010000000000000000000000110000000
000100000000001011000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001011000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
101000000000000000000000000000011110001111110000000000
000000000000000000000000000000001100001111110010000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000000000000000000011100000000000000100000000
000001000000000000000000000000100000000001000001000000
000000001010000111000000010101000000000000000100000000
000000000010000000000010010000000000000001000001000000
000001000000000000000000010000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000001000000000000000001110000100000100000000
000000000000001101000000000000000000000000000000000000
000010000100000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000010000000011101111001100001101000000000000
000000000000100000000100001001101100000100000000000000
111000000000001000000000000000000000000000000000000000
100010000000001111000011110000000000000000000000000000
110000001100000001000111100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010101000000000101001100000001010000000000
000000001010000000100011001011001111000010010000000000
000000101110101011100011100101101110011111100000000000
000010000001001001000010001101111100101111100000000010
000000100001110000000000000001100000000000000100000000
000011000100110000000000000000000000000001000000000001
000001000110001000000000011111001000001101000000000000
000010100000001001000010011111111100000100000000000000
000000000000000001000111000101111110000111110000000111
000000000000000000100100000111001111000011110010000001

.logic_tile 7 6
000000000000000000000000001000000000100000010100000000
000000000010000000000000001011001110010000100001000000
101000000000000111100000000111001110101000000100000000
000000001100000000100000000000100000101000000000000000
010000101010000111100000000000011110101000000100000000
000000000000000001100011100111000000010100000000100000
000000000000000000000000001111000000101001010100000000
000000000000000000000000000011000000000000000000000001
000000000000000001100000000111000000101001010100000000
000000000000000000000000000111000000000000000000000000
000000000000000001010000010000001110101000000100000000
000000000000000000000010000011000000010100000000000001
000000000000001111000110000101000000101001010110000000
000000001010000001000000000111100000000000000000000000
110000000000001000000011100101011111010111100000000000
100000000000000001000100000101011000110111110000000000

.logic_tile 8 6
000000100000000011100111111000000000000000000100000010
000000000110000000100111000101000000000010000000000000
111000000000001000000111000111111010000000000010000000
100000000000001011000100001011111001001000000010100000
010000000000000000000010100001000000000000000100000000
110000000000000000000100000000000000000001000000000100
000000000000000111000010010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000111000000011000000100000100000100
000000000001000000000000000000010000000000000000000000
000000000000000000000010100000011000000100000110000011
000000000000000000000100000000000000000000000010000100
000000000000000000000000000000000000000000100100000011
000000000000100000000000000000001001000000000011000010
000000000001010000000010101101100001100000010000000001
000000000000100000000100001101101101000000000000000000

.logic_tile 9 6
100000001110100001000011100001000000111111110100000000
000000000001000000000010011111100000010110100001000000
011000100000000111100000001111001000010110110000000000
100001001010000000100000000101011100011111110001000000
010011001110000001100111100001001000101011110100000000
110011101100000000100010000000010000101011110001000000
000000000001001000000000000000000001100000010100000000
000000000000100001000000001001001000010000100001000000
000000000000010111000000000001000000101001010100000000
000000000000100000000000000101100000000000000000000000
000000000000000101000000000000000000101111010100000000
000000000000000000000000001111001001011111100000000000
000000000000000111100010000101001000101011110100000000
000000000001010000100010010000110000101011110000000000
010010000000000000000000001000000000100000010100000000
000001001100000000000000000011001001010000100001000000

.ramt_tile 10 6
000000010000010000000000010000000001000000
000000000000000000000011100101001010000000
111000010000000111000111101011100001000000
100000000000001111100000001001001011000000
110000000010000111100000001000000000000000
110000001111010001100000001101000000000000
000000000000100111000010010000000000000000
000000000001010000000011100101000000000000
000000000000001000000000000000000000000000
000000000000001001000000001001000000000000
000010000000001000000111001011000000000000
000000001000001001000000001011000000000100
000000000110000000000010001000000000000000
000000000000000000000000000111000000000000
010000000000000111000000001000000000000000
010001000000000000000000000001000000000000

.logic_tile 11 6
100000000000000000000000001000011001111001010001000000
000000000000000000000010101111001100110110100000000000
011010000000000101000000001011100001100000010000000000
100000000000000000000000000001001011000000000001100010
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000111000111100000100000010000000000
000000000000000000100100001001001110001001000001000000
000001000000000000000010000000000001101111010100000000
000000001000000111000000001011001101011111100001000000
000000000000000111000111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000100000000000000111101000000000110110110100000000
000000000000000111000000001011001100111001110001000000

.logic_tile 12 6
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000011000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000000000000000000101001100000010100000000100
000000000000000000000000000000010000000010100001100000
110000000000000000000000010000000000000000000000000000
010000001000000000000010010000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000000000000
110000000000000000
010000000000000001
000000000000100010
000000000000010001
001100000000000000
000000000000000000
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000100000101000000000101000000000000001000000000
000000000000000000100010110000000000000000000000001000
000000000000000000000010100011001010001100111000000000
000000000000000000000100000000100000110011000000000000
000100000000000011100000000000001001001100111000000000
000000000000000001000010000000001010110011000000000000
000000000000000011100000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000001000010000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 2 7
000000000100100000000000000111111001000010010000000000
000000000001010111000000000011111001011000000000000000
101000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000101000000000000000000000000
000001000000001101000011100000000000000001000000000000
000100000000000000000110000000000001000000100000000000
000100000000000000000000000000001110000000000000000000
000001001110000000000000000000000000110110110000000010
000010100000001101000010011011001000111001110000000100
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000001000000000000000000100000000
000000000000010000000000001101000000000010000000100000
000000000001001000000000000000000000000000100100000000
000000000000100001000011100000001011000000000000000000

.ramb_tile 3 7
000000000000000000000011101000000000000000
000000000000000000000011100111001011000000
101000000000001111000011101011000000000001
000000000000001011000000001001001001000000
010000000000001111000111101000000000000000
010000000000000011000100001101000000000000
000000100000000000000111100000000000000000
000001000000000000000000000011000000000000
000000000000000111000000000000000000000000
000000000010001101100000000101000000000000
000000100000000000000000000111000000000000
000001000000000000000010000101100000010000
000000000000000000000010101000000000000000
000000000000000000000100001011000000000000
010000000000000001000000001000000000000000
010000000000000000000000000001000000000000

.logic_tile 4 7
000000000000000001100000000011000001100000010100000000
000000000000000000000000000000001110100000010010000001
101000000000001000000011101000000000100000010100000000
000000000000001111000000001001001100010000100000000000
010000000000000000000000001000001100101000000100000000
000000000000000000000000000001000000010100000000000001
000000100001011101000110000101111101101000000000000000
000001000000101101100000000001001010011000000000000000
000000000000000111000000001101111111111111010000000100
000000000000000000100000001101011100011111000000000000
000000000000000000000000000000011010101000000100000000
000000000000000101000000000011010000010100000000000000
000000000000000000000000000001001100101000000100000000
000000000000001001000000000000000000101000000010000000
110000000000000001100000000000000000100000010100000000
100000000000000000000010100111001100010000100000000000

.logic_tile 5 7
000000001001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000010100000000011000000001000000000000000000110000101
000001000000000000000000001001000000000010000011100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000110001000000000010111101010111110110000000000
000000000000001101000011010101001000011110100010000000
111000000000001001100000000001001001111111010000000000
100000000000001001100010111101011110011111000010000000
110000100000101001100000010001111110111000000000000000
110011101010011011100010010001001101100000000010000000
000000000000000111100000000001100000000000000101000000
000000000000000111000000000000100000000001000100000000
000000000000100000000000000000000000000000000000000000
000000100001010000000010110000000000000000000000000000
000000000000000111000000000101100000000000000110000001
000000000000000000000000000000000000000001000100000010
000001000000000000000010100111111011110110110000000000
000010000001000000000000000001001000111110100000000010
010000000000000000000000000000000001000000100100000000
000000000000001101000000000000001100000000000100000000

.logic_tile 7 7
000000000000000011100000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000000111000111000000000000000000000100000000
100000000001010000000100000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000000001000000100100000001
000000000000100000000000000000001000000000000000100101
000000000000000011000000010000000001000000100100000000
000000001110000000000011110000001101000000000010000000
000010100000000000000000010000000000000000000110000001
000001000000000000000010101111000000000010000000000001
000000000000000000000000010001000000000000000100000000
000000000000000000000010110000000000000001000000000000
000001000000000000000000000000000001000000100000000000
000000000000001011000000000000001110000000000000000000

.logic_tile 8 7
000010000000100000000111000000000000000000000000000000
000001000000010000000100000000000000000000000000000000
111000000000000000000010100000000001000000100100000000
100000000000001111000000000000001011000000000000000000
110000000000001000000000000000001100000100000100000000
110000000000001011000000000000010000000000000000000000
000000000000000000000000011000000000000000000000000000
000000000000000111000011111001000000000010000000000000
000000000000100000000010000001000000010110100000000000
000000000001000000000100000000100000010110100000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000110100101101010000010100000000000
000000000000000000000000000000000000000010100010000000
010000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000

.logic_tile 9 7
000000001001000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111001000000000000000000010001100000000000000100000000
100000000000001101000011100000100000000001000000000000
000000000001000000000111100000000000000000000100000000
000000000000100000000110110111000000000010000000000000
000011100000000000000000000000001011010011110000000100
000011100000000000000000001001011110100011110000000000
000010000000000000000000001111001011000000000000000000
000001000000000000000000001011111000000001000000000000
000010100000010000000000010101011100010111110000000000
000000000010100000000010001111110000010110100010100000
000000000000000001100000010000001110000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000001000000000000101000000010110100000000010
000000100000000001000000000000100000010110100000000000

.ramb_tile 10 7
000000001010100011100111001000000001000000
000010100000011111100100000001001010000000
101000100000000000000000000101000001000000
000001000010001111000000000001101101000000
110001000110000111000011100000000000000000
110010000001010000100111110101000000000000
000000000000001111000000001000000000000000
000000000000100111100000000101000000000000
000010100000010000000000011000000000000000
000000000000100000000010111011000000000000
000000000000010000000010000001000000000000
000001000010100001000010001001000000000000
000000000000000000000010000000000000000000
000000000001010000000000001011000000000000
110000000000010000000000000000000000000000
010001000000000000000000001101000000000000

.logic_tile 11 7
000000000000000000000000001000011000010100000100000000
000000000000000000000000000111000000101000000011000100
111000000000000011100000000000000000000000000000000000
100000100010001111100000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000000000000000001000011000000001010100000000
000000000000000000000011100111000000000010100001000000
000001000000000000000000000000011111110000000100000000
000000100100100000000000000000001000110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100111100000000000000000000000000000000000
010000000001000000100000000000000000000000000000000000

.logic_tile 12 7
000000001100010000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
111000000000000000000011000000000001000000100000000000
100000000000000000000100000000001001000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001100110000000000000001000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000111100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
001100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
100000000000000010
000000000000000001
000001111000110010
100000000000010000
000010000000000000
000010010000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000

.logic_tile 1 8
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001010110011000000010000
101000000000001111000011100111000000000000000100100001
000000000000001011000000000000100000000001000001000000
010000000000000000000110000000000000000000000100100001
110000000000000000000100000111000000000010000000100100
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010000000001101000000000000000000
000000000000000000000000001000000000000000000111000000
000000000000000000000000001001000000000010000000100001
000000000000000101100110100000011000000011110000000000
000000000000000000100100000000000000000011110000000000
010000000000000000000000000000011000000100000101000000
000000000000000000000000000000000000000000000010100011

.logic_tile 2 8
000000000000000000000000000011001011101111010000000000
000000000000000000000000000101111010011111010000000000
111000000000000101100011100000000001000000100100000000
100000000000000000000000000000001000000000000000000001
000000000001000111000000000111001011100000010000000000
000000000000000000000010101011011010100000100000000000
000000000000011111000000000011111011111000000000000000
000000000000100101100000001101001001100000000000000000
000000000000000000000111001101011101101000000000000000
000000000000000000000010110101101111010000100000000000
000000000000001011100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000001000000000000000011010000100000100000000
000000000000011011000000000000000000000000000010000000
000000000000000000000111000000000001000000100000000000
000000000000000000000000000000001000000000000000000000

.ramt_tile 3 8
000000010000001111100000010000000001000000
000000001000000011100010100011001011000000
111000010000001000000000010001100000000000
100000001100000101000011100001001101010000
010000000000000000000111111000000000000000
110000001110000000000011001001000000000000
000000100001000001000010001000000000000000
000000001110100000000010001101000000000000
000000000001011001000010000000000000000000
000010101000101011000100000001000000000000
000000000001010000000000000001000000000010
000000001110000000000000000011100000000000
000000000000000000000000001000000000000000
000000000000000000000000000101000000000000
110000100000000111000000000000000000000000
110001000000000000100000001101000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
010010000000000000000000000011011110101000000100100001
100001000000000000000000000000110000101000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000001110101000000100000000
000000000110000000000000001011010000010100000000000000
000000000000000000000010001000001100101000000100000000
000000000110000000000100000101010000010100000000100000
110000100000000000000000010000000000000000000000000000
000001000000000000000010100000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000001100000010100000000
000000000000100000000011100111001101010000100000000000
101000000000000001000000000000011100101000000100000000
000000000000000000100000001111010000010100000000000000
010000000001000000000000000001100001100000010100000000
100000000000000000000010000000001101100000010000000000
000000000000100000000110000011101000101000000100000000
000000000000010000000100000000110000101000000000000000
000000000000000000000110010000001011001100000000000100
000000001110000000000010010000011011001100000011100000
000000000000000000000000010000001100000100000000000000
000000000110000000000011110000010000000000000000000000
000000001110000001100000011000011110101000000100000000
000000000000000000000010001011000000010100000000000000
110010100000000000000000000000011100101000000100000000
000000000000001001000000001011010000010100000000000000

.logic_tile 6 8
000000000001000000000000010000011110000100000100000000
000000000110000000000011110000000000000000000000100011
111001000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000001000010000000000000001000000000000000000100100000
000000000000000000000000001111000000000010000001000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001001000000001000000000000000000000000000000000000
000000001100000000000000001000000000000000000100000011
000000000000000000000000000011000000000010000000000011
000000100000010000000000000000000000000000000000000000
000001000000000001000010000000000000000000000000000000

.logic_tile 7 8
000001000000000000000000010101111000000000100000000011
000000100000000101010011010101101000000000000000000111
111000000111011101000110001000001111100000000000000000
100000000100101001000000000101011110010000000000000000
010000000000000101000010100001111011100000000000000000
010000000000000101000000000000101010100000000000000000
001000000000000001100000000111000000000000000000000000
000000001010000101000010100000000000000001000000000000
000000001100001000010000000000000000100000010000000000
000000000000000001000000001101001100010000100010000000
000000000111000000000000001000000000000000000100000000
000000000110000000000000001111000000000010000000000000
000001000000000001100110100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000001000001000000000000101000001000110000000000001
010000000001010001000010000101001011000000000000000001

.logic_tile 8 8
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100110101111100000001001000000000000
100000001110000101000000001001001101000000000010100100
110000000000000000000110001011101100100000000000000000
110000000000000000000000001011101011000000000010000000
000000000001000101100000001000011010000001010000000000
000000001010100000000000000001000000000010100000000100
000000000000000001100110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100001010000000110000000000000000000000100000000
000000000000100000000111101001000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
010000000100000000100000000000000000000000000000000000

.logic_tile 9 8
000000000001010001100000000101100000000000001000000000
000000000000101101000000000000000000000000000000001000
111000000001011000000000000101000000000010101001000001
100000100011000001000000000000101000000001010011100001
110000001110000101000110000111001000001100110100000000
110000000000000000100010110111100000110011001000000000
000000000110011101000000001000001010001100110100000000
000000001000000001100000000101011000110011001000000000
000000000000000001100000010000011010000011110100000000
000010100000000000100010010000000000000011110000000000
000000100100000001100000001011011010000100000000000000
000001001010000000000000000101101111101000010000000000
000000001110100001100011111011001110110101010000000000
000000000001000000000010000001011010111000000000000000
110010100000000011000000000001001011111001010000000000
110000000000000000000000001101011100110101010010000000

.ramt_tile 10 8
000000010000000111100000010000000001000000
000000001010000000100011001001001001000000
111000010000010000000111110111100001000000
100000001110000000000111111101001011000100
110000000000001111000111110000000000000000
110000000000000011000111010101000000000000
000000000000010011000000001000000000000000
000000000000000000000011101001000000000000
000010000000000000000000001000000000000000
000111100000000000000011101111000000000000
000000000000010000000000000011000000000000
000000000100000000000000000101100000000001
000000000000000000000010000000000000000000
000001000000000000000100001101000000000000
010000000001000111100111000000000000000000
110010100000000000000000000001000000000000

.logic_tile 11 8
100000000110000000000111101001111110000000000000000000
000000001000000101000100000001001000000010000000100000
011010100000000101000000001001011111000000000010000000
100000001100000101000000000001001010000001000000100000
010010100000000000000011100000001000101000000110000000
110011100000000101000100000111010000010100000000000000
000001001110000101000000001000000000100000010100000001
000010000000000101000000000011001001010000100000000000
000010100000000000000000001001111010111001010000000000
000000000000000000000000000011001000111100110000000000
000000000000001101000000001011111010000100000000000000
000000000000001011100000000101001010000000000001000001
000000000000000101000111000101111001111001110000000000
000000000000000000100100000001001100111100110000100011
010000000000001111000000000111000000101111010100000000
000000000000001011000000000000101001101111010000100000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
100000000000000111100000000000000000000000000000000000
010001000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111011111001000100000000
000000000000000000000000000000011000111001000000000100
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000001000000
000000111000000000
000000000000000000
000000000000001100
000000000000000000
000000000000001000
000000000001001000
000000000000000000
001100000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000100000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000000010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010001000000000000000000000111000000101001010100000000
100010100000000000000000001011100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000010000000000000000000000000000
000010100000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000100000000000010111001100101000000100000000
000000000001011101000010100000110000101000000000000001
101000000000000000000000000011111011101000000000000000
000000000000000000000010110111001111010000100000000000
010001000000100000000000000011000001100000010100000000
100000100111000000000000000000101110100000010000000000
000000000000000101000000010000000001100000010110000000
000000000000000000100011011011001111010000100000000000
000001000000101000000111000111011110101000010000000000
000000100001010001000000000001001100000000010000000000
000000000000000000000000000000000001100000010100000000
000000000000001011000000001011001011010000100000100000
000000000001010000000000010000001100101000000100000000
000000000000000111000010001001010000010100000000000000
110000000000000001100000010011111000100000000000000000
000000000000001011000010001111011110110000100000000000

.ramb_tile 3 9
000000000000001011100000000000000001000000
000000000000001111100000000001001101000000
101000000000001011100111110101100000000000
000000000000000101100011100101101000010000
110000000000000000000111101000000000000000
110000000000000111000100001001000000000000
000000000000000111100110101000000000000000
000000000000000000100000001001000000000000
000000000000000000000000000000000000000000
000000000000000000000000001101000000000000
000000000000001000000110001001100000000000
000000000000001011000111110001000000000000
000000000000000000000011101000000000000000
000000001000000000000000000101000000000000
110000000000000000000000001000000000000000
010000000000000000000000001011000000000000

.logic_tile 4 9
100000001000000000000010001000000000110110110100000000
000000000000000000000010010111001011111001110000000000
011000000000001000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
110000000000000000000111001011100000101001010100000000
110000000000000000000100000111000000000000000000000010
000000000000000101100000000011111000101000000000000000
000000000000000000000010011111101001011000000000000000
000000000000000101000000001000000001100000010110000000
000000000000000000100000000101001110010000100000000000
000000000000000101000111010111100000100000010100000000
000000000000000000100111110000001100100000010000000000
000000000000000000000111101101111100111111100000000000
000000000000000000000010000001111001111001010000000001
010000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000001000000110001000000001100000010100000000
000000000000000101000000001101001101010000100000100000
101000000000000000000010110101011000100000000000000000
000000100000000101000011001011001001111000000010000000
010000000000000101000111101101001101100001010000000000
000000001010000101000100000001001110010000000010000000
000000000000000011100011110101101010101000000100000000
000000000000000111100110000000110000101000000000000000
000001000010000011100111001101111110010000100000000000
000010000000000000100000001001001000101000000000000010
000000000000000000000000000101100000101001010100000000
000000000000000000000011101001100000000000000000000000
000000000000000011100000001000000001100000010100000000
000000000000000000100000000101001011010000100000000000
110000000000000001100000001001101111110111110000000000
100000000000101101000000001001001011110110100000000010

.logic_tile 6 9
000000000000011000000000011000000000000000000100000000
000000000001010101000010011011000000000010000101000000
111000100000000001000000000000000000000000000000000000
100000000110000000100000000000000000000000000000000000
010000000000000000000000000000011100000100000000000000
010000000000000000000000000000010000000000000000000000
000000000000000001000000001111111011101000010000000000
000000000000000000100000000111101100000000100010000000
000010100000000011100000000111101101111110110000000000
000001000000000000100000000001001010011110100010000000
000000000000000011100110101111011111111111100000000000
000000000000000000000010100111101000111001010010000000
000001000000100000000110000000000000000000000000000000
000010000000010000000100000000000000000000000000000000
010000000000101001100111000000000000000000000000000000
000000000000001001100100000000000000000000000000000000

.logic_tile 7 9
000000000000000000000110010001100000000000000000000000
000000000000000101000010101101100000101001010000000000
111010000000001101000010110000000000000000000000000000
100000000000000111100011010000000000000000000000000000
010000000100100111100010000001101000010111110100000000
010000000110000101000000000000010000010111110000000000
000000000000000101000111010001111011010111110000000000
000000000000000000000011000101111011101111010000000000
000000000000000000000010000111001101100000000000000000
000000000110000000000100000101011010000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000001100001010110100000000000
000010000000000001000000000001101001001001000010000000
010000001110000000000000001011100000100000010000000000
010000000000000000000000001011101110010110100000000000

.logic_tile 8 9
000000001000001000000111111000001111110000010000100000
000000000000000111000111111111001011110000100000000100
101000000000001111100111100000000000000000000000000000
101000000000001111100100000000000000000000000000000000
010000000000001000000111100001101010010111100000000000
110000000000001111000000001001101100000111010000000000
000000100000000000000110000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001001101000010000000000000000000000000000000
000001100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000001001000000000111101000111111110100000000
000000000000001001100000001011011000111001010000000000
000010100000001001100110001111111000101000000000000000
000000001010001011100100000001000000000000000000000000

.logic_tile 9 9
000000001110000000000010101101111110111001110000000000
000000000001000000000100001001001011010100000000000000
111010000000000111000011100000000000000000100100000000
100011000000000111100110100000001010000000000000000000
110000001000000101000110001101101011100001010000000000
010000000000001101100010101111011101100000000000000000
000000000000000000000010100000000000000000000100000000
000000000000000101000100001001000000000010000000000000
000000000000000000000000010001100000000000000100000000
000010000000000000000010110000000000000001000000000000
000000000000000000000000010101000000000000000100000000
000000000000000000000010000000000000000001000000000000
000001000000000000000000000001100000000000000100000000
000010000000100000000000000000100000000001000000000000
010000000000001000000110000101100000000000000100000000
010000000000000001000000000000100000000001000000000000

.ramb_tile 10 9
000000000000100000000011101000000000000000
000000000000000000000000001011001110000000
101000100000001000000000001101100000000000
000001000000000111000000000111101001000000
110000000000000111100111101000000000000000
110010000001010000100000000111000000000000
000000100000001111000111101000000000000000
000000000110001111100000000101000000000000
000001000000000000000111001000000000000000
000000100000000000000100000101000000000000
000000000000000000000000000101000000000000
000001000010100000000011001011000000000000
000000000000000011100011100000000000000000
000000000001000000100000001101000000000000
010000100000000011100000001000000000000000
010001000000000001000011101111000000000000

.logic_tile 11 9
000000000000000101000000010000011110110000000100000000
000000000000000101000011010000011010110000000000000000
101000000000000101000111100001011010111001010100000000
101000000000000101000000000101011000110000000000000000
110000000100000101000000000000000001000000100000000000
010000000000000111000000000000001111000000000000000000
000000000000000101000011110000000001100000010100000000
000000000000001111000011100001001010010000100000000000
000000000000000000000000010001111000111100010110000000
000000000000000000000010000000101010111100010000000000
000000000100100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000101100000000001011011111000110100000000
000001001110000000000000000000011010111000110000000000
110000000010000111100110000001011000000001010000000001
110000000000000000000011110000100000000001010001000000

.logic_tile 12 9
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111001000000000000000000010000000000000000100000000000
100000000000000000000010100000001011000000000000000000
010000000110000000000011110000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000

.io_tile 13 9
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000010110
000000000000111100
001100000000000000
000011110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000101000000000001101011100000010000000000
000000000000000000100010110101011111010000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000010110100100000000
000000000000000111000000000000000000010110100000000010
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000001101100000101001010100000000
000000000000000000000000001001000000000000000000000000
101000000000010001100000011000000001100000010110000000
000000000000100000000010000101001000010000100000000001
010010100000000000000000010000011011110000000100100000
000000000000000000000010000000001110110000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001011000010100000000000000000000000000000
000000000000000000000000000101111010101000000100000000
000000000110000000000000000000010000101000000000100000
000000000000000000000000001000000001100000010100000000
000000000000000000000000000111001010010000100000000000
000000000000000000000000000101101010101000000100000000
000000000000000000000000000000010000101000000000000000
110000000000001111000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.ramt_tile 3 10
000000010000001000000000010000000001000000
000000000000001011000011000001001011000000
111000010000000000000111000111000000000000
100000000000000000000000000011001101000000
110000000000000111100110010000000000000000
010000000000000000100111111001000000000000
000000000000000000000010011000000000000000
000000000000000000000111111001000000000000
000000000000000001000010000000000000000000
000000000000000000000010110101000000000000
000000001010001000000000000101000000000000
000000000000000011000010001101100000000000
000000000000000001100000001000000000000000
000000000000000000100000001011000000000000
110000000000000000000000001000000000000000
010000000000000000000000001101000000000000

.logic_tile 4 10
100000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000001000001110110110100000000
000000000000000000000000000000001100110110110000000000
000000000000000101000111000000001100111111000100000000
000000000000000000100000000000001000111111000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001000000111111110100000000
000000000000000000000000001011000000010110100000000000

.logic_tile 5 10
100000000000000011100000000000000001100000010100000000
000000000000000000100000000111001111010000100000000010
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111000110101111111010000001010010000000
000000000000000000000000000011001000000010010000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000000000000000001100000000011001110101011110100000000
000000000000000000100000000000100000101011110000000000
000000000000000101100000011001001111001101000000000000
000000000000000000100011001101011010000100000000000010
010000000000000001100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000000000100000000000000000001010000100000100000000
100000000000010000000000000000000000000000000100000100
110000000000000001000000000000011010000100000000000000
110000000000000000000000000000000000000000000000000000
000000000100001000000000000000000000000000000100000000
000000000000001001000000000011000000000010000100000101
000000000000100001000000000000000001000000100100000000
000000000001010000000000000000001110000000000100000000
000000000100000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000100100000000
000000001000000000000000000000001000000000000100000010
010000000000000001000000000000000001000000100100000100
000000000000010000000000000000001101000000000100000001

.logic_tile 7 10
000000000000000101100011100011011000010111110100000000
000000000000000000000000000011011011110111111000000000
111000000000001000000010001011011011010010100000000000
100000000000001011000110110011101110110011110000000000
110000000000000111000010101101111111001111110100000000
110000000000011101100110000011011111101111110010000000
000010000000001011100010000011111100000000010000000000
000000000000000101100010000000101001000000010000000000
000000000000000001100000001101101010111111110000000000
000000001010000101000010001101110000101011110000000000
000000000000011101100000000011011001100010110000000000
000000000000000001000010000001011110101001110000000000
000000000000100000000110100000000000000000100000000000
000000000001010101000000000000001100000000000000000000
010000000000101000000110000101001100010110110000000000
010000000001010001000010010101011110010001110000000000

.logic_tile 8 10
000000000000000000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
111000000000010000000000010000001100000100000000000000
100000000000000000000011010000010000000000000000000000
010000000001010000000000010000000001000000100000000000
010000000000100000000011010000001011000000000000000000
000000000001010000000110010001000000000000000000000000
000000000000000000000011110000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001111000000000100000000
000000000000000000000000010000011010000100000110000000
000000000000000000000010110000010000000000000110000000
010000000000000001000000000111111000101000000000000000
000000000000000000000000001101010000000000000000000000

.logic_tile 9 10
000000000000000000000000010000011100000100000100000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000101000000000000000100000000
100000000000000000000000000000000000000001000000000000
010000000000000101000000000000000000000000000000000000
010000000000000000100010110000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000011110000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000

.ramt_tile 10 10
000000010000001011100111110000000001000000
000000000000000111100111111001001000000000
111000010000001000000000001011100000000000
100000000000001011000000001101101001001000
110000000000100000000010000000000000000000
110000000001010001000000001101000000000000
000000000000000111000111010000000000000000
000000001000000000100011110101000000000000
000000000000000000000000001000000000000000
000000000001000000000000001101000000000000
000000000000000000000111011001000000000000
000000000000000000000011011011000000000001
000000000000000111000010000000000000000000
000000000000000000000000000111000000000000
010000001100100000000000000000000000000000
110000000000000000000000000001000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000010101000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000010110100100000100
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
000010000000000000
001001010000000000
000000000000000000
000000000000000000
001100000000000000
001000000000000000
001000000000100000
000100000000000100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000101100000000101011101111100100000000000
000000000000000000000010010111111110111100000000000001
101000000000001000000000000111001010011110100100100001
000000000000000101000000000000001011011110100110000011
010000000000000101000000010000001010000000010100000011
010000000000000000100010000101011110000000100100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000111100001100000000000000000000000
000000000000100000000100000001000000101001010000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000001000100000000000000000000000000000000000000000000
000010100100000101000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001110101111000000000000001010000100000000000000
000000000001011101100000000000000000000000000000000000
000000000001010000000000000001001010101000000110000000
000000000000100000000000000000000000101000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000111001010101000000110000000
000000000000000000000000000000100000101000000010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001101010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000001000000111001000000001000000
001000000000001111000000000111001010000000
101000000000001111100000011111000001000000
000000000000001011000011011101001010000000
010000000000000111100011100000000000000000
111000000000000000100000000001000000000000
000000000000000111100000011000000000000000
001000000000000111100011001011000000000000
000000000000000000000000001000000000000000
001000000000000000000000001001000000000000
000000000000000000000011100111000000000000
001000000000000000000100001001100000000000
000001000000000101100110100000000000000000
001000100000000000000000000101000000000000
010000000000000001000000001000000000000000
011000000000000000000000000001000000000000

.logic_tile 4 11
000000000000000000000000001000001100101000000100000000
000000000000001101000010111111010000010100000000000000
101000000000000001100000001101011011100011110000000000
000000000000100000000000000111101111110111110000000000
010000000000001000000010000011001011111111010000000000
100000000000000001000000000001001010011111000000000000
000000000000001001000000001101101010110111110000000000
000000000000001111000000001011011111110110100000000000
000000000000000001000010000000011011110000000100000000
000000000000000000000100000000001111110000000000000000
000000000000000000000110100000011110101000000100000000
000000000000000000000000000101010000010100000000000000
000000000000000000000000011011011000110110110000000000
000000000000000000000011100101001001111101010000000000
110000000000001000000111110000000000000000000000000000
000000000000000001000011110000000000000000000000000000

.logic_tile 5 11
000000000000000000000000001101111110000000010000000000
000000000001000000000000000101001111000010110000000010
101000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000101000001100000010100000000
100000000000000000000011110000101111100000010000000010
000010100000000101000000011000000000100000010100100000
000000000000000111100010001101001011010000100000000000
000000001000000000000000000101001110101000000100000000
000000000000000000000000000000110000101000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010101011000101000000100000000
000000000000000000000110000000100000101000000010000000
110000000000001000000110000001100000100000010100000000
000000000000001101000000000000001011100000010000000000

.logic_tile 6 11
000000000000000000000010100101111010000010100000000000
000000000000000000000010100000100000000010100000000101
111000000000001111100110000000000000000000000000000000
100000000000001001110010100000000000000000000000000000
010000001000000000000000000000011000000100000100000000
010000000000000000000000000000000000000000000000000001
000000000000000111000010100000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000001000000001001001000000000000
000000000000000000000000001001001010000110000000000001
000000000000000000000000000000000001000000100100000001
000000001000001001000000000000001010000000001000000000
010000000000100000000000000001111010101001010000000000
010000000000010000000000000111111001000110100000000000

.logic_tile 7 11
000000000000000000000000000101000000000000000100000000
000000001000000000000010000000000000000001000000000000
111000000000001000000000000000000000000000000100000000
100000000000001011000000001101000000000010000000000000
010000000000001001100000010000000001000000100000000000
010000000000011011000011000000001110000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000101000000000111000000000010000000000000
000000000000001000000000000000000001000000100100000000
000000000000000101000000000000001000000000000000000000
000000000000000001000110001011001011101011010000000000
000000000000000000000100000101001101001011100000000000
000000000000000000000110000000011100000100000100000000
000000000000000001000100000000000000000000000000000000
000000000000001101100000001111001101111111000000000000
000000000000000001000000000101101110010110000000000000

.logic_tile 8 11
000000000000101111010011101001001010010111110000000000
000000000001010001000011111101110000111111110000000000
111000000000001101100110100101001100100000000000000000
100000000000000111000000000000101010100000000000000000
010000000110001001100111011001111101111111100100000000
010000000000001111000011010101011110011111100000000000
000000000000000111000010000000011010000111000000000001
000000000000000000000010111101011000001011000000000000
000000000000000000000110001101111000110111110100000001
000000000000000001000010000101111101010111110000000000
000000000000001000000011100001001010010100000000000000
000000000000001001000100000000000000010100000000000100
000000000000000000000000000000001101110000000000000000
000000000000000000000000000000011100110000000010000000
010000000000000101000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000

.logic_tile 9 11
000000000000010111100000010000000000000000000000000000
000000000000101111100011110000000000000000000000000000
001000000000000000000000000011101111111000110100000000
001000000000000000000000000000001011111000110000000000
010000000000000000000111010000001011110000000100000000
010010100000000000000010100000011100110000000000000000
000000000000001111100000011101011100111110100000000000
000000000000001011100011110101111000111001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010001000010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000111100111000000000001000000
001010100000001111000100001011001001000000
101000000000000000000000010011100001000000
000000000000000000000011000101101100100000
010000000000001000000011100000000000000000
111000000000000011000000000111000000000000
000000000000000000000000011000000000000000
001000000000000000000011101101000000000000
000000000000001000000000001000000000000000
001000000000001011000011001111000000000000
000000001100100001000000010011000000000000
001000000000000001000011001001000000000100
000001000000000001000000000000000000000000
001010000000000000000000000001000000000000
110000001010000000000111000000000000000000
011000000000000000000000000001000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111010000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111010000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101010111110100000000000
000000000000000000000000000000010000111110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
010000111000000000
000000001000000001
000000000000100010
000000000000110000
001100000000000000
000000000000100000
000000000000000010
010000000000000000
100000011000000010
100000001000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
100000000100000000
000000000100000001
000000111100000000
000000001100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
101000000000000000000000000000011110001100000000000000
000000000000001101000000000000001110001100000000000100
010000000000000000000000001011001100000011100100000001
001000000000000000000000000001101001000011110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
101000000000000000000000000111111111111000100010000000
000000000000000000000000000000101111111000100000000000
110000000000000000000000000000001111110011110000000000
011000000000000000000000000000011100110011110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000111000010000000000000000000000000000000
000000000000000000000000000011011100000000000100000000
001000000000001101000000001001001111010000000100000000
000000000000000000000000000000000000000000000000000000
001000000000000111000010110000000000000000000000000000
010000100001000001100011011111111110010000100000000000
001001000000100000000011011111011110010000010000100000

.ramt_tile 3 12
000000010000001111100000011000000001000000
000000000000001011100010011011001011000000
111000010000001011100000010001000001000000
100010000100000011000010010001101010000001
110000000000100001000111100000000000000000
010000000001010001000100001101000000000000
000000000000000000000010000000000000000000
000000000000001011000000000011000000000000
000000100000000001000000010000000000000000
000000000000000000000010010001000000000000
000000000000000000000000000001100000000000
000000000000000000000010000101100000100000
000000000000000000000000000000000000000000
000000000000000000000000000101000000000000
010000000000000000000000001000000000000000
010000001010000000000000000001000000000000

.logic_tile 4 12
010100000000001000000000000011100000101001010100000000
001100000000001111000000000001100000000000000000000000
101000000000001000000000001000011000101000000100100000
000000000000000001010000001011000000010100000000000000
010000000000001000000000010101011100101000000100000000
001000000000000001000010000000010000101000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101011100101000000110000000
001000000000000000000000000000110000101000000000000000
000000000000000000000010000000011111110000000110000000
001000000000000000000000000000011101110000000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000111000000000000000000000000000000
101000000000000000000100000000000000000000000000000000

.logic_tile 5 12
110000000000100000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
011000000000000000000111001000011010101000000100100000
100100000000000000000000001001010000010100000000000000
010100000000000000000010000011111000101000000100000000
111100000000000000000000000000010000101000000000000010
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000001000000001000000001100000010100000000
001000000000000000000000001111001001010000100000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000010000001101111111000100000000
001000000000000000000011010000011001111111000000000010

.logic_tile 6 12
010000000000010011100111110101000000000000000100000000
001000000000100101100111010000000000000001000000000000
111000000000001000000000000000000000000000100100000000
100000000000001011000000000000001001000000000000000000
110001000000001000000000001000000000000000000100000000
011010000000001111000000000001000000000010000000000000
000000000010000000000000000011100000000000000100000000
001000000000000000000011100000000000000001000000000000
000000000000000000000000000011111010100000100000000000
001000000000000000000011111001111000110000110000000000
000001000000001000000010001001000000010110100000000000
001000000000001101000000001011100000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000000000000

.logic_tile 7 12
010000000010001001100000001000000000000000000100000000
001000000000001011100000000101000000000010000000000000
111000001010001011100000001000000000000000000100000000
100000000000000011100000000001000000000010000000000000
010000000000001001100010010000000000000000100100000000
111000000000000001100011000000001000000000000000000000
000000000000000001000111000101101100000111110000000000
001000000000000000000000000011101010101111110000000010
000000000000000101000000000101000000101001010000000000
001000000000000011100000000101100000000000000000000010
000000000000000000000000000011011010010111100000000000
001000000000000000000000000111011111111111100000000000
000000000000000000000000011001000000000000000000000000
001000000000001101000010001101001100100000010001100100
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000111000011110000011000000100000100000000
001000000000000101000011010000000000000000000000000000
111000000000001111000011110000000001000000100100000000
100000000000010111000011010000001010000000000000000000
110010100000001000000000010011011000010110110000000000
011001000000000001000011010111011000100010110000000000
000000000000000011100110100001011011001111110000000000
001000000000000111100000000101001001001001010000000000
000000000000000001100011010001001001110000110001000000
001000000000000000000110011001011001110000010000000000
000000000000001000000000000011100000000000000100000000
001000000000001101000000000000000000000001000000000000
000000000000000001000000001001001011010111100000000000
001000000000000000000000000001011011111111100000000000
000000000000000001100000000001011111001011100000000000
001000000000000000000000001011001001101011010000000000

.logic_tile 9 12
010000001110100000000110100000000000000000000000000000
001000000001000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010001001110100000000110110000011010000100000000000000
111010100000010000000110100000000000000000000000000000
000000000000101000000000000000011110001111110100000001
001000000000000101000000000000001001001111110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001111000000000010000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
010000000000000101000010100111100000011111100100000000
011000000000000000100100000000101011011111100000000010

.ramt_tile 10 12
000000010000001000000011010000000001000000
000000000000001111000011001001001011000000
111000010000000011100111011111000000001000
100000100000000111000011100001101001000000
010010000000001111000110001000000000000000
110001000000001011000100000101000000000000
000000000000001011100111101000000000000000
000000000000000111100000000101000000000000
000010100000000000000000001000000000000000
000001000000000000000000001001000000000000
000000000000000000000000001001000000000000
000000000000000000000000001001000000000100
000000000000000000000110000000000000000000
000000000000000000000100000101000000000000
010000000000000000000000000000000000000000
010000000000000000000000000101000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
110000000100000010
000000000100000000
000000000100000000
010000000100000001
000000000100110010
000000000100110001
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000011111000000010
000010011000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
100000000100000000
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000100000
000100000000000100
000010000000000100
000001110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
101000000000000000000000000111011011101100000000000000
000000000000000000000000000000101110101100000001000000
110000000000010101100000000011011110001000000100000000
011000000000100000000000000000101001001000000100000000
000000000000001001100000000101000001010000100000000000
001000000000000101000000000000001010010000100000000000
000000000000000000000110010011011110001011110110000001
001000000000000000000011100000101001001011110110100000
000000000000000000000000001001001011101101010000000000
001000000000000000000000000111101010010110100000000001
000000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000001000000000000111001001010011110000000000
001000000000000001000000001011111110010011100010000000

.logic_tile 2 13
010000000000000000000110010011100000000000001000000000
001000000000000000000010000000000000000000000000001000
101000000000001000000000000101111011001100111000000000
000000000000000101000000000000101010110011000000000000
110000000000100000000000011000001001110011000000000000
111000000001010000000010101101001111001100110000000000
000000000000000001100111001111111100101000000000000000
001000000000001101000100000111110000000000000000000000
000000000000000000000000001101001000001001000100000000
001000000000000000000000000001111110000010000100000000
000000000000000001100000010011100000010110100000000000
001000000000000000000010000000100000010110100000000000
000000000000000001100011101001001011001001010100000000
001000000000000000000100000001111101000110000100000000
010000001010001000000110000001011000000100000100000000
001000001100000001000000001101101001010100000100000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000001010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000001010000000000000000000000000000000000000000
001000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000001000000010100001101010001000010100000000
001000000000001011000010100001111101101101110000100000
111000000000000111000010100001001011011101000100000000
100000000001000101100000001101001000110100010000000000
110000000000100101000111001011001100010100000100000000
111000000001010101000010000001010000101001010010000000
000000000000000101000000001001100000101001010100000000
001000000000000000000000000111001100101111010011000000
000000000000000001000110100000001000011101000110000000
001000000000000000000010000001011101101110000000000000
000000000000000000000000001001001010111001110100000000
001000000000000000000000000001011010010001110010000010
000000000000000101100010001001101100101000110100000001
001000000000000000000000000101001001111100110000000001
000000001000001000000000001101101110011100100100000000
001000000010000101000000000001001100001100000010000010

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000001111000000000000000000000000000100000000
100000000000000101000000000011000000000010000000000000
110000000000000101000000000000011010000100000000000000
011000000110000000000000000000000000000000000000000000
000000000000000000000000010011000000000000000100000000
001000000000000101000011010000000000000001000000000000
000001001110010001000000010011100000000000000100000000
001010000000100001000010000000000000000001000000000000
000000000000000001000000001101011001010110110000000000
001000000000000000000000000001001011101111110000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010010100000001011110000010000001100000100000100000000
001000000000001011100011110000010000000000000000000000
111000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000000000000
010000000000000000000000000001000000000000000100000000
011000000000000111000000000000000000000001000000000000
000000000000000000000111000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000110111111001011010111110000000000
001000000000000000000110001011001011100111110000000000
000000000000000000000000001111011010011111100000000000
001000000100000000000011110111011010101111100000000000
000000000000001001100000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000010011011011011110100000000000
001000000000001111000011100101111111101111110000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000011111010010111110110000000
001000000000000000000000000000100000010111110000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000101110100000000
000000001100000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000001100000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000011000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000011101001011011111000000000000
100000000000000001000011010101011110010110000000000000
000000000000000111000000000111101000010100000100000000
000000000000000000000000000101010000111100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100011100000000000000000000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010111111000000000000
000000000000000000000000000000011000111111000001000000
010000000000000000000000000001011010000000000100000000
000000000000000000000000000101000000101000000100100000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000001111000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000111000000010
000000001000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000000000000000000000000001111011110010100100100000000
000000000000000000000000000111101010111000100100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000110000001000000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000000000000000111101111001100111000000000
000000000000000111000000000000111111110011000000000000
110000000000000000000110110111101001110011000000000000
010000000000000000000010000000001100001100110000000000
000000000000000001100000000101000000010110100000000000
000000000000000000000011100000100000010110100000000000
000000000000000000000000011101101011000001010100000000
000000000000000000000010010001111010000010000100000000
000000000000000001100110001101011001100000000000000000
000000000000000001000000000111101101000000000000100000
000000000000000001100110000000011100000011110000000000
000000000000000000000000000000010000000011110000000000
010000000000001000000010011001101111000000010100000000
000000000000000001000010000011001011000001010100000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100111000000000
000000001000000000
000000000000000000
000100000000000000
000001011000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000011100000011010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000101001010000000000
000000000000000101000000000101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000010110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000010000000000010
000000110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
110000000000000000
010000000000000001
010000000000000000
000000000000000001
000000011000000100
000000000000000100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000001
000000000000011001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000001110000000001
000000000000000010
000000000000110000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 2 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 3 lvds_clock_$glb_clk
.sym 4 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 5 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 6 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 7 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8 r_counter_$glb_clk
.sym 54 rx_fifo.wr_addr_gray_rd[1]
.sym 79 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 178 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 179 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 180 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 181 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 182 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 183 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 184 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 291 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 292 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[0]
.sym 293 rx_fifo.wr_addr[1]
.sym 294 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 295 rx_fifo.wr_addr_gray[4]
.sym 296 rx_fifo.wr_addr_gray[7]
.sym 297 rx_fifo.wr_addr[4]
.sym 298 rx_fifo.wr_addr[2]
.sym 329 rx_fifo.wr_addr[3]
.sym 406 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 409 $io_pmod[3]$iobuf_i
.sym 412 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 430 rx_fifo.wr_addr[4]
.sym 432 rx_fifo.wr_addr[2]
.sym 448 rx_fifo.wr_addr[2]
.sym 460 rx_fifo.wr_addr[2]
.sym 519 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 520 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 521 rx_fifo.rd_addr_gray_wr_r[7]
.sym 522 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 523 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 524 rx_fifo.rd_addr_gray_wr[7]
.sym 525 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 526 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 530 i_rst_b$SB_IO_IN
.sym 634 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 635 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 636 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 637 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 638 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 639 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 640 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 650 rx_fifo.rd_addr_gray_wr_r[5]
.sym 653 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 699 rx_fifo.rd_addr_gray[7]
.sym 746 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 747 rx_fifo.wr_addr[6]
.sym 748 rx_fifo.wr_addr[5]
.sym 750 rx_fifo.wr_addr_gray[8]
.sym 751 rx_fifo.wr_addr[9]
.sym 752 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 753 rx_fifo.wr_addr[8]
.sym 766 w_debug_fifo_pull
.sym 830 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 858 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 862 w_rx_09_fifo_data[3]
.sym 869 rx_fifo.wr_addr[9]
.sym 887 rx_fifo.wr_addr[8]
.sym 899 rx_fifo.wr_addr[9]
.sym 908 rx_fifo.wr_addr[6]
.sym 915 rx_fifo.wr_addr[8]
.sym 944 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 968 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 976 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 980 w_rx_24_fifo_data[1]
.sym 1007 lvds_clock
.sym 1037 $PACKER_VCC_NET
.sym 1054 lvds_clock
.sym 1056 $PACKER_VCC_NET
.sym 1088 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 1089 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 1090 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 1093 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 1130 i_rst_b$SB_IO_IN
.sym 1168 w_lvds_rx_09_d1
.sym 1169 w_lvds_rx_09_d0
.sym 1173 w_lvds_rx_09_d1
.sym 1174 w_lvds_rx_09_d0
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_$glb_clk
.sym 1188 $PACKER_VCC_NET
.sym 1203 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 1204 w_rx_24_fifo_data[0]
.sym 1246 w_rx_24_fifo_data[10]
.sym 1262 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1305 $PACKER_VCC_NET
.sym 1317 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 1318 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 1319 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 1320 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 1321 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 1323 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 1331 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 1353 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d1
.sym 1402 w_lvds_rx_24_d0
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_$glb_clk
.sym 1424 $PACKER_VCC_NET
.sym 1432 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 1433 w_rx_09_fifo_data[0]
.sym 1435 w_rx_09_fifo_data[1]
.sym 1467 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 1478 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 1485 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 1490 $PACKER_VCC_NET
.sym 1497 w_lvds_rx_24_d1
.sym 1547 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 1577 w_lvds_rx_09_d1
.sym 1589 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 1621 w_lvds_rx_09_d0
.sym 1879 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 1881 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 1882 rx_fifo.wr_addr_gray_rd[0]
.sym 1883 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 1884 rx_fifo.wr_addr_gray_rd[3]
.sym 1886 rx_fifo.wr_addr_gray_rd[2]
.sym 1893 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 1895 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 1948 rx_fifo.wr_addr[6]
.sym 1951 rx_fifo.wr_addr[5]
.sym 2063 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 2064 rx_fifo.wr_addr_gray[0]
.sym 2065 rx_fifo.wr_addr_gray[3]
.sym 2066 rx_fifo.wr_addr_gray[1]
.sym 2067 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 2068 rx_fifo.wr_addr[0]
.sym 2070 rx_fifo.wr_addr_gray[2]
.sym 2106 rx_fifo.wr_addr_gray_rd[1]
.sym 2135 rx_fifo.wr_addr[4]
.sym 2137 rx_fifo.wr_addr[8]
.sym 2139 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 2141 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[0]
.sym 2143 rx_fifo.wr_addr[1]
.sym 2171 rx_fifo.wr_addr_gray[1]
.sym 2227 rx_fifo.wr_addr_gray[1]
.sym 2232 r_counter_$glb_clk
.sym 2234 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O[2]
.sym 2235 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 2236 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O[1]
.sym 2237 rx_fifo.wr_addr[3]
.sym 2238 rx_fifo.wr_addr[7]
.sym 2239 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 2240 rx_fifo.wr_addr_gray[5]
.sym 2241 rx_fifo.wr_addr_gray[6]
.sym 2259 rx_fifo.wr_addr[4]
.sym 2260 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2261 rx_fifo.wr_addr[2]
.sym 2262 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 2265 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2267 rx_fifo.wr_addr[1]
.sym 2275 rx_fifo.rd_addr_gray_wr_r[7]
.sym 2288 rx_fifo.wr_addr[5]
.sym 2292 rx_fifo.wr_addr[0]
.sym 2294 rx_fifo.wr_addr[2]
.sym 2297 rx_fifo.wr_addr[1]
.sym 2300 rx_fifo.wr_addr[0]
.sym 2301 rx_fifo.wr_addr[4]
.sym 2302 rx_fifo.wr_addr[6]
.sym 2314 rx_fifo.wr_addr[3]
.sym 2315 rx_fifo.wr_addr[7]
.sym 2319 $nextpnr_ICESTORM_LC_3$O
.sym 2321 rx_fifo.wr_addr[0]
.sym 2325 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 2328 rx_fifo.wr_addr[1]
.sym 2329 rx_fifo.wr_addr[0]
.sym 2331 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 2333 rx_fifo.wr_addr[2]
.sym 2335 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 2337 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 2339 rx_fifo.wr_addr[3]
.sym 2341 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 2343 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 2345 rx_fifo.wr_addr[4]
.sym 2347 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 2349 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 2352 rx_fifo.wr_addr[5]
.sym 2353 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 2355 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 2358 rx_fifo.wr_addr[6]
.sym 2359 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 2361 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 2364 rx_fifo.wr_addr[7]
.sym 2365 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 2369 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 2370 rx_fifo.wr_addr_gray_rd[5]
.sym 2371 rx_fifo.wr_addr_gray_rd[6]
.sym 2372 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[3]
.sym 2373 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O[0]
.sym 2374 rx_fifo.wr_addr_gray_rd[4]
.sym 2375 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 2376 rx_fifo.wr_addr_gray_rd[7]
.sym 2382 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 2384 rx_fifo.wr_addr[3]
.sym 2395 rx_fifo.rd_addr_gray_wr_r[0]
.sym 2399 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 2402 rx_fifo.rd_addr_gray[3]
.sym 2404 rx_fifo.rd_addr_gray_wr_r[8]
.sym 2405 rx_fifo.wr_addr[1]
.sym 2409 rx_fifo.wr_addr[3]
.sym 2411 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 2417 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 2424 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 2426 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2428 rx_fifo.wr_addr[8]
.sym 2429 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2431 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 2432 rx_fifo.wr_addr[9]
.sym 2438 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 2442 rx_fifo.rd_addr_gray_wr_r[7]
.sym 2446 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 2449 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2454 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[9]
.sym 2457 rx_fifo.wr_addr[8]
.sym 2458 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 2463 rx_fifo.wr_addr[9]
.sym 2464 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[9]
.sym 2467 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 2473 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 2475 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2476 rx_fifo.rd_addr_gray_wr_r[7]
.sym 2481 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 2485 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2487 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 2491 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2498 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 2501 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2502 lvds_clock_$glb_clk
.sym 2503 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 2504 rx_fifo.rd_addr_gray_wr_r[3]
.sym 2505 rx_fifo.rd_addr_gray_wr[4]
.sym 2506 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O[3]
.sym 2507 rx_fifo.rd_addr_gray_wr[1]
.sym 2508 rx_fifo.rd_addr_gray_wr_r[1]
.sym 2509 rx_fifo.rd_addr_gray_wr[3]
.sym 2510 rx_fifo.rd_addr_gray_wr_r[4]
.sym 2511 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 2518 rx_fifo.wr_addr[9]
.sym 2519 rx_fifo.rd_addr_gray_wr_r[5]
.sym 2521 rx_fifo.wr_addr_gray_rd[7]
.sym 2528 $io_pmod[3]$iobuf_i
.sym 2529 rx_fifo.wr_addr[1]
.sym 2530 rx_fifo.mem_i.0.0_RDATA[1]
.sym 2531 rx_fifo.wr_addr[7]
.sym 2537 rx_fifo.wr_addr[4]
.sym 2539 rx_fifo.wr_addr[2]
.sym 2543 rx_fifo.wr_addr[6]
.sym 2545 rx_fifo.wr_addr[5]
.sym 2551 rx_fifo.wr_addr[9]
.sym 2557 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 2563 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 2565 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 2566 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[0]
.sym 2571 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 2572 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 2580 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 2582 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 2587 rx_fifo.rd_addr_gray_wr_r[4]
.sym 2588 rx_fifo.rd_addr_gray_wr_r[8]
.sym 2596 rx_fifo.rd_addr_gray_wr_r[4]
.sym 2597 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 2598 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 2599 rx_fifo.rd_addr_gray_wr_r[8]
.sym 2614 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 2615 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 2616 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 2617 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 2633 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 2635 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[0]
.sym 2637 lvds_clock_$glb_clk
.sym 2638 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 2639 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 2640 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 2641 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 2642 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 2643 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 2645 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 2646 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 2652 rx_fifo.wr_addr[4]
.sym 2656 rx_fifo.wr_addr[1]
.sym 2662 rx_fifo.rd_addr_gray[1]
.sym 2663 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[1]
.sym 2667 io_pmod[0]$SB_IO_IN
.sym 2669 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 2674 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 2675 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 2676 rx_fifo.wr_addr[1]
.sym 2677 rx_fifo.wr_addr[8]
.sym 2683 rx_fifo.wr_addr[5]
.sym 2684 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 2686 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[0]
.sym 2692 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2693 rx_fifo.rd_addr_gray[7]
.sym 2694 rx_fifo.rd_addr_gray_wr_r[5]
.sym 2696 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 2697 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 2698 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 2699 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 2701 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 2702 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 2703 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2705 rx_fifo.rd_addr_gray_wr[7]
.sym 2706 rx_fifo.rd_addr_gray_wr_r[4]
.sym 2709 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 2710 rx_fifo.rd_addr_gray_wr_r[7]
.sym 2711 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 2712 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2716 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 2717 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 2722 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 2723 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 2725 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 2726 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 2727 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2728 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 2732 rx_fifo.rd_addr_gray_wr_r[7]
.sym 2733 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 2734 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 2739 rx_fifo.rd_addr_gray_wr[7]
.sym 2743 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 2744 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 2745 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 2746 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 2749 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2750 rx_fifo.rd_addr_gray_wr_r[4]
.sym 2751 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 2757 rx_fifo.rd_addr_gray[7]
.sym 2761 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2762 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 2763 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 2764 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 2768 rx_fifo.rd_addr_gray_wr_r[5]
.sym 2770 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 2772 lvds_clock_$glb_clk
.sym 2774 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 2776 channel
.sym 2777 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2778 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2780 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[1]
.sym 2781 rx_fifo.rd_addr_gray_wr[9]
.sym 2788 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 2789 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 2794 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 2799 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2800 rx_fifo.wr_addr[4]
.sym 2801 rx_fifo.wr_addr[8]
.sym 2802 rx_fifo.wr_addr[2]
.sym 2803 w_rx_24_fifo_data[0]
.sym 2805 rx_fifo.wr_addr[6]
.sym 2807 rx_fifo.wr_addr[5]
.sym 2808 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[2]
.sym 2809 w_rx_09_fifo_data[2]
.sym 2828 rx_fifo.wr_addr[6]
.sym 2829 rx_fifo.wr_addr[5]
.sym 2834 rx_fifo.wr_addr[8]
.sym 2835 rx_fifo.wr_addr[1]
.sym 2836 rx_fifo.wr_addr[1]
.sym 2837 rx_fifo.wr_addr[7]
.sym 2840 rx_fifo.wr_addr[3]
.sym 2843 rx_fifo.wr_addr[4]
.sym 2845 rx_fifo.wr_addr[2]
.sym 2859 $nextpnr_ICESTORM_LC_4$O
.sym 2861 rx_fifo.wr_addr[1]
.sym 2865 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 2867 rx_fifo.wr_addr[2]
.sym 2869 rx_fifo.wr_addr[1]
.sym 2871 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 2874 rx_fifo.wr_addr[3]
.sym 2875 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 2877 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 2879 rx_fifo.wr_addr[4]
.sym 2881 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 2883 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 2886 rx_fifo.wr_addr[5]
.sym 2887 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 2889 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 2892 rx_fifo.wr_addr[6]
.sym 2893 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 2895 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 2897 rx_fifo.wr_addr[7]
.sym 2899 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 2901 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 2904 rx_fifo.wr_addr[8]
.sym 2905 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 2909 rx_fifo.mem_q.0.0_WDATA_3
.sym 2910 rx_fifo.wr_addr_gray_rd[9]
.sym 2911 rx_fifo.mem_q.0.0_WDATA
.sym 2912 rx_fifo.mem_q.0.0_WDATA_2
.sym 2913 rx_fifo.mem_q.0.0_WDATA_1
.sym 2915 rx_fifo.wr_addr_gray_rd[8]
.sym 2916 rx_fifo.wr_addr[9]
.sym 2917 $io_pmod[5]$iobuf_i
.sym 2920 $io_pmod[5]$iobuf_i
.sym 2922 rx_fifo.wr_addr[5]
.sym 2925 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 2935 w_rx_09_fifo_data[0]
.sym 2938 w_rx_24_fifo_data[2]
.sym 2939 w_rx_09_fifo_data[1]
.sym 2942 w_rx_24_fifo_data[3]
.sym 2943 rx_fifo.rd_addr_gray_wr_r[8]
.sym 2945 rx_fifo.wr_addr[5]
.sym 2948 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 2957 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 2966 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 2967 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 2969 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[0]
.sym 2973 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2975 rx_fifo.wr_addr[9]
.sym 2980 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 2987 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2989 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2997 rx_fifo.wr_addr[9]
.sym 2998 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 3002 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3007 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3021 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 3025 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[0]
.sym 3034 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3040 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 3041 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 3042 lvds_clock_$glb_clk
.sym 3043 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3044 w_rx_09_fifo_data[6]
.sym 3045 rx_fifo.mem_q.0.1_WDATA_1
.sym 3046 w_rx_09_fifo_data[4]
.sym 3047 w_rx_09_fifo_data[7]
.sym 3048 rx_fifo.mem_q.0.1_WDATA_2
.sym 3049 w_rx_09_fifo_data[2]
.sym 3050 w_rx_09_fifo_data[5]
.sym 3051 rx_fifo.mem_q.0.1_WDATA_3
.sym 3057 rx_fifo.wr_addr_gray_rd[8]
.sym 3063 $PACKER_VCC_NET
.sym 3068 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3069 w_rx_24_fifo_data[1]
.sym 3070 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3075 rx_fifo.wr_addr[9]
.sym 3077 rx_fifo.wr_addr[1]
.sym 3078 rx_fifo.wr_addr[4]
.sym 3079 rx_fifo.wr_addr[8]
.sym 3115 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3123 w_rx_09_fifo_data[1]
.sym 3142 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3143 w_rx_09_fifo_data[1]
.sym 3176 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 3177 lvds_clock_$glb_clk
.sym 3178 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 3179 w_rx_24_fifo_data[6]
.sym 3180 w_rx_24_fifo_data[7]
.sym 3181 w_rx_24_fifo_data[2]
.sym 3183 w_rx_24_fifo_data[3]
.sym 3184 w_rx_24_fifo_data[5]
.sym 3185 w_rx_24_fifo_data[4]
.sym 3190 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3191 $PACKER_VCC_NET
.sym 3194 w_rx_09_fifo_data[7]
.sym 3196 rx_fifo.wr_addr[5]
.sym 3199 rx_fifo.wr_addr[1]
.sym 3207 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 3210 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3212 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3219 w_lvds_rx_24_d1
.sym 3224 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3237 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3241 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3242 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3256 w_lvds_rx_24_d1
.sym 3263 i_rst_b$SB_IO_IN
.sym 3277 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3278 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3279 i_rst_b$SB_IO_IN
.sym 3280 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3302 w_lvds_rx_24_d1
.sym 3311 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 3312 lvds_clock_$glb_clk
.sym 3316 io_pmod[1]$SB_IO_IN
.sym 3317 w_rx_24_fifo_data[8]
.sym 3319 w_rx_24_fifo_data[10]
.sym 3335 w_rx_24_fifo_data[7]
.sym 3340 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[2]
.sym 3346 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3347 w_rx_24_fifo_data[0]
.sym 3348 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3361 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 3368 w_lvds_rx_09_d0
.sym 3369 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3371 w_lvds_rx_09_d1
.sym 3376 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 3377 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3390 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 3392 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3396 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3400 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3401 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3402 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3403 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 3407 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3408 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3409 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 3412 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 3414 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3415 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3430 w_lvds_rx_09_d0
.sym 3431 w_lvds_rx_09_d1
.sym 3446 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3447 lvds_clock_$glb_clk
.sym 3448 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3450 $io_pmod[0]$iobuf_i
.sym 3451 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 3454 w_rx_24_fifo_push
.sym 3456 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[2]
.sym 3464 w_rx_24_fifo_data[8]
.sym 3465 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3470 rx_fifo.wr_addr[5]
.sym 3474 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3476 $PACKER_VCC_NET
.sym 3479 w_rx_09_fifo_data[0]
.sym 3483 w_rx_09_fifo_data[1]
.sym 3494 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3504 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3506 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3519 w_lvds_rx_24_d0
.sym 3521 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3526 w_lvds_rx_09_d1
.sym 3531 w_lvds_rx_09_d0
.sym 3543 w_lvds_rx_09_d1
.sym 3544 w_lvds_rx_09_d0
.sym 3547 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3548 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3549 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3550 w_lvds_rx_24_d0
.sym 3581 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 3582 lvds_clock_$glb_clk
.sym 3585 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 3586 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 3587 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3588 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 3589 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 3590 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 3591 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 3605 $io_pmod[0]$iobuf_i
.sym 3608 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3610 w_rx_09_fifo_push
.sym 3612 io_pmod[3]$SB_IO_IN
.sym 3618 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3619 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 3639 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3646 w_lvds_rx_24_d0
.sym 3649 w_lvds_rx_24_d1
.sym 3650 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 3655 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3656 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3664 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3665 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3677 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3678 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3679 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 3683 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3684 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3685 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3689 w_lvds_rx_24_d0
.sym 3690 w_lvds_rx_24_d1
.sym 3695 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3696 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3697 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3700 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3701 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3702 w_lvds_rx_24_d1
.sym 3703 w_lvds_rx_24_d0
.sym 3712 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3713 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3714 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3715 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 3716 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3717 lvds_clock_$glb_clk
.sym 3718 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3723 lvds_rx_24_inst.r_phase_count[1]
.sym 3725 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 3726 w_rx_09_fifo_push
.sym 3741 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3750 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 3751 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3753 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3774 w_lvds_rx_09_d0
.sym 3776 w_lvds_rx_09_d1
.sym 3780 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3782 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 3785 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3801 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 3817 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3818 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3819 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 3820 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 3823 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3824 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 3826 w_lvds_rx_09_d0
.sym 3836 w_lvds_rx_09_d1
.sym 3851 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 3852 lvds_clock_$glb_clk
.sym 3855 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 3856 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 3857 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 3858 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 3859 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 3860 lvds_rx_09_inst.r_phase_count[1]
.sym 3861 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 3889 o_shdn_tx_lna$SB_IO_OUT
.sym 3909 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 3915 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3934 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 3935 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3936 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 3958 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3959 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 3960 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3961 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 3986 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 3987 lvds_clock_$glb_clk
.sym 3988 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4138 $io_pmod[5]$iobuf_i
.sym 4250 rx_fifo.wr_addr[0]
.sym 4258 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 4280 rx_fifo.wr_addr_gray[0]
.sym 4281 rx_fifo.wr_addr_gray[3]
.sym 4282 rx_fifo.wr_addr_gray_rd[0]
.sym 4286 rx_fifo.wr_addr_gray[2]
.sym 4300 rx_fifo.wr_addr_gray_rd[3]
.sym 4310 rx_fifo.wr_addr_gray_rd[2]
.sym 4312 rx_fifo.wr_addr_gray_rd[2]
.sym 4327 rx_fifo.wr_addr_gray_rd[3]
.sym 4330 rx_fifo.wr_addr_gray[0]
.sym 4339 rx_fifo.wr_addr_gray_rd[0]
.sym 4345 rx_fifo.wr_addr_gray[3]
.sym 4354 rx_fifo.wr_addr_gray[2]
.sym 4359 r_counter_$glb_clk
.sym 4383 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 4387 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 4398 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 4403 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 4416 rx_fifo.wr_addr[7]
.sym 4421 rx_fifo.wr_addr[0]
.sym 4431 rx_fifo.wr_addr[3]
.sym 4447 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 4458 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 4459 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 4460 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 4461 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4469 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 4470 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 4471 rx_fifo.wr_addr[0]
.sym 4477 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 4478 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4483 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 4488 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 4493 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 4494 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 4499 rx_fifo.wr_addr[0]
.sym 4500 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 4506 rx_fifo.wr_addr[0]
.sym 4518 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 4521 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 4522 lvds_clock_$glb_clk
.sym 4523 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4538 rx_fifo.wr_addr[0]
.sym 4540 rx_fifo.rd_addr_gray[3]
.sym 4555 rx_fifo.wr_addr[0]
.sym 4558 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 4568 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4569 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 4572 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 4573 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 4577 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 4578 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 4579 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4584 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 4590 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 4592 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 4598 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 4601 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 4604 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 4606 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4611 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 4613 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 4616 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4625 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 4628 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4631 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 4636 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 4637 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4643 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 4644 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 4645 lvds_clock_$glb_clk
.sym 4646 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4663 rx_fifo.wr_addr_gray_rd[1]
.sym 4667 rx_fifo.wr_addr[3]
.sym 4669 rx_fifo.wr_addr[7]
.sym 4674 rx_fifo.wr_addr[3]
.sym 4676 rx_fifo.wr_addr[7]
.sym 4677 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 4678 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 4680 rx_fifo.rd_addr[2]
.sym 4682 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 4688 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O[2]
.sym 4690 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O[3]
.sym 4691 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 4692 rx_fifo.wr_addr_gray[4]
.sym 4693 rx_fifo.wr_addr_gray[7]
.sym 4694 rx_fifo.rd_addr_gray_wr_r[5]
.sym 4695 rx_fifo.wr_addr_gray[6]
.sym 4698 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O[1]
.sym 4700 rx_fifo.rd_addr_gray_wr_r[1]
.sym 4702 rx_fifo.wr_addr_gray[5]
.sym 4706 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 4708 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 4709 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 4713 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 4716 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O[0]
.sym 4718 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4721 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 4724 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 4727 rx_fifo.wr_addr_gray[5]
.sym 4736 rx_fifo.wr_addr_gray[6]
.sym 4739 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 4740 rx_fifo.rd_addr_gray_wr_r[5]
.sym 4741 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4745 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 4746 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 4747 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 4748 rx_fifo.rd_addr_gray_wr_r[1]
.sym 4754 rx_fifo.wr_addr_gray[4]
.sym 4757 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O[2]
.sym 4758 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O[1]
.sym 4759 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O[3]
.sym 4760 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O[0]
.sym 4765 rx_fifo.wr_addr_gray[7]
.sym 4768 r_counter_$glb_clk
.sym 4771 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 4775 rx_fifo.mem_i.0.0_RDATA_2[0]
.sym 4785 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 4786 rx_fifo.wr_addr_gray_rd[5]
.sym 4788 rx_fifo.wr_addr_gray_rd[6]
.sym 4791 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 4795 rx_fifo.wr_addr[7]
.sym 4796 rx_fifo.wr_addr[3]
.sym 4800 io_pmod[1]$SB_IO_IN
.sym 4801 rx_fifo.wr_addr_gray_rd[4]
.sym 4811 rx_fifo.rd_addr_gray[4]
.sym 4814 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[3]
.sym 4816 rx_fifo.rd_addr_gray[3]
.sym 4820 rx_fifo.rd_addr_gray_wr[4]
.sym 4821 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 4822 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[2]
.sym 4823 rx_fifo.rd_addr_gray[1]
.sym 4824 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 4825 rx_fifo.rd_addr_gray_wr_r[0]
.sym 4827 rx_fifo.rd_addr_gray_wr_r[3]
.sym 4828 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[0]
.sym 4831 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[1]
.sym 4838 rx_fifo.rd_addr_gray_wr[1]
.sym 4840 rx_fifo.rd_addr_gray_wr[3]
.sym 4846 rx_fifo.rd_addr_gray_wr[3]
.sym 4851 rx_fifo.rd_addr_gray[4]
.sym 4856 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[1]
.sym 4857 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[0]
.sym 4858 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[2]
.sym 4859 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[3]
.sym 4862 rx_fifo.rd_addr_gray[1]
.sym 4870 rx_fifo.rd_addr_gray_wr[1]
.sym 4876 rx_fifo.rd_addr_gray[3]
.sym 4882 rx_fifo.rd_addr_gray_wr[4]
.sym 4886 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 4887 rx_fifo.rd_addr_gray_wr_r[3]
.sym 4888 rx_fifo.rd_addr_gray_wr_r[0]
.sym 4889 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 4891 lvds_clock_$glb_clk
.sym 4894 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 4898 rx_fifo.mem_i.0.0_RDATA[0]
.sym 4905 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 4906 rx_fifo.wr_addr[5]
.sym 4908 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[2]
.sym 4909 rx_fifo.wr_addr[1]
.sym 4913 rx_fifo.wr_addr[6]
.sym 4914 rx_fifo.wr_addr[8]
.sym 4915 rx_fifo.rd_addr_gray[4]
.sym 4917 $PACKER_VCC_NET
.sym 4918 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 4920 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 4922 rx_fifo.wr_addr[6]
.sym 4923 io_pmod[0]$SB_IO_IN
.sym 4924 rx_fifo.wr_addr[0]
.sym 4926 rx_fifo.wr_addr[9]
.sym 4927 rx_fifo.wr_addr[2]
.sym 4928 rx_fifo.wr_addr[3]
.sym 4934 rx_fifo.rd_addr_gray_wr_r[3]
.sym 4936 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 4937 rx_fifo.rd_addr_gray_wr_r[0]
.sym 4938 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 4939 rx_fifo.mem_i.0.0_RDATA_2[0]
.sym 4941 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 4942 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 4945 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 4946 rx_fifo.rd_addr_gray_wr_r[1]
.sym 4947 rx_fifo.wr_addr[1]
.sym 4948 rx_fifo.mem_i.0.0_RDATA[1]
.sym 4952 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 4953 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4955 rx_fifo.mem_i.0.0_RDATA[0]
.sym 4958 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 4960 rx_fifo.wr_addr[0]
.sym 4963 io_pmod[0]$SB_IO_IN
.sym 4967 rx_fifo.wr_addr[1]
.sym 4968 rx_fifo.rd_addr_gray_wr_r[1]
.sym 4973 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 4974 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 4975 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 4976 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 4980 rx_fifo.wr_addr[0]
.sym 4981 rx_fifo.wr_addr[1]
.sym 4982 rx_fifo.rd_addr_gray_wr_r[0]
.sym 4985 rx_fifo.mem_i.0.0_RDATA[1]
.sym 4987 rx_fifo.mem_i.0.0_RDATA[0]
.sym 4992 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4993 rx_fifo.rd_addr_gray_wr_r[3]
.sym 5003 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 5004 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 5005 io_pmod[0]$SB_IO_IN
.sym 5009 rx_fifo.mem_i.0.0_RDATA_2[0]
.sym 5011 rx_fifo.mem_i.0.0_RDATA[1]
.sym 5013 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 5014 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 5015 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5017 rx_fifo.mem_q.0.0_RDATA_3[0]
.sym 5021 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 5028 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 5032 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 5033 rx_fifo.rd_addr_gray_wr_r[0]
.sym 5035 rx_fifo.rd_addr_gray_wr_r[8]
.sym 5036 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 5037 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 5038 $PACKER_VCC_NET
.sym 5048 rx_fifo.wr_addr[0]
.sym 5051 i_rst_b$SB_IO_IN
.sym 5057 io_pmod[0]$SB_IO_IN
.sym 5063 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[1]
.sym 5064 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 5065 channel
.sym 5067 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 5072 rx_fifo.rd_addr_gray_wr[9]
.sym 5073 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 5075 i_rst_b$SB_IO_IN
.sym 5085 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 5087 rx_fifo.rd_addr_gray_wr_r[8]
.sym 5090 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 5091 rx_fifo.rd_addr_gray_wr_r[8]
.sym 5092 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[1]
.sym 5093 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 5103 channel
.sym 5110 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 5114 i_rst_b$SB_IO_IN
.sym 5116 io_pmod[0]$SB_IO_IN
.sym 5126 rx_fifo.rd_addr_gray_wr[9]
.sym 5134 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 5137 lvds_clock_$glb_clk
.sym 5140 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 5144 rx_fifo.mem_q.0.0_RDATA[1]
.sym 5147 channel
.sym 5150 channel
.sym 5152 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5153 rx_fifo.wr_addr[2]
.sym 5154 rx_fifo.wr_addr[9]
.sym 5155 rx_fifo.wr_addr[4]
.sym 5156 rx_fifo.mem_i.0.0_RDATA[1]
.sym 5159 rx_fifo.wr_addr[1]
.sym 5160 $io_pmod[3]$iobuf_i
.sym 5164 rx_fifo.wr_addr[7]
.sym 5166 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 5167 rx_fifo.wr_addr[3]
.sym 5169 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 5172 rx_fifo.rd_addr[2]
.sym 5173 rx_fifo.wr_addr_gray_rd[9]
.sym 5185 rx_fifo.wr_addr[9]
.sym 5187 w_rx_09_fifo_data[2]
.sym 5189 w_rx_24_fifo_data[0]
.sym 5190 channel
.sym 5192 rx_fifo.wr_addr_gray[8]
.sym 5193 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5198 w_rx_09_fifo_data[3]
.sym 5199 w_rx_09_fifo_data[0]
.sym 5200 w_rx_24_fifo_data[2]
.sym 5201 w_rx_24_fifo_data[1]
.sym 5204 w_rx_24_fifo_data[3]
.sym 5211 w_rx_09_fifo_data[1]
.sym 5213 w_rx_24_fifo_data[0]
.sym 5214 w_rx_09_fifo_data[0]
.sym 5215 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5216 channel
.sym 5221 rx_fifo.wr_addr[9]
.sym 5225 w_rx_09_fifo_data[3]
.sym 5226 w_rx_24_fifo_data[3]
.sym 5227 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5228 channel
.sym 5231 channel
.sym 5232 w_rx_24_fifo_data[2]
.sym 5233 w_rx_09_fifo_data[2]
.sym 5234 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5237 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5238 channel
.sym 5239 w_rx_09_fifo_data[1]
.sym 5240 w_rx_24_fifo_data[1]
.sym 5252 rx_fifo.wr_addr_gray[8]
.sym 5257 rx_fifo.wr_addr[9]
.sym 5260 r_counter_$glb_clk
.sym 5263 rx_fifo.mem_q.0.1_RDATA_3[1]
.sym 5267 rx_fifo.mem_q.0.1_RDATA_2[1]
.sym 5274 io_pmod[0]$SB_IO_IN
.sym 5277 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5279 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 5280 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 5281 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5283 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 5288 rx_fifo.wr_addr[7]
.sym 5293 rx_fifo.wr_addr[3]
.sym 5294 w_rx_09_fifo_data[6]
.sym 5303 w_rx_24_fifo_data[6]
.sym 5305 w_rx_09_fifo_data[3]
.sym 5309 w_rx_24_fifo_data[4]
.sym 5316 w_rx_24_fifo_data[5]
.sym 5317 w_rx_09_fifo_data[0]
.sym 5319 w_rx_09_fifo_data[6]
.sym 5322 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5323 channel
.sym 5327 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5329 w_rx_09_fifo_data[4]
.sym 5331 channel
.sym 5332 w_rx_09_fifo_data[2]
.sym 5333 w_rx_09_fifo_data[5]
.sym 5337 w_rx_09_fifo_data[4]
.sym 5339 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5342 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5343 channel
.sym 5344 w_rx_09_fifo_data[5]
.sym 5345 w_rx_24_fifo_data[5]
.sym 5349 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5350 w_rx_09_fifo_data[2]
.sym 5354 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5356 w_rx_09_fifo_data[5]
.sym 5360 w_rx_24_fifo_data[6]
.sym 5361 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5362 w_rx_09_fifo_data[6]
.sym 5363 channel
.sym 5366 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5368 w_rx_09_fifo_data[0]
.sym 5372 w_rx_09_fifo_data[3]
.sym 5375 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5378 w_rx_09_fifo_data[4]
.sym 5379 channel
.sym 5380 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 5381 w_rx_24_fifo_data[4]
.sym 5382 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 5383 lvds_clock_$glb_clk
.sym 5384 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 5386 rx_fifo.mem_q.0.1_RDATA_1[1]
.sym 5390 rx_fifo.mem_q.0.1_RDATA[1]
.sym 5397 smi_ctrl_ins.r_fifo_pulled_data[6]
.sym 5400 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 5401 rx_fifo.wr_addr[5]
.sym 5402 rx_fifo.wr_addr[4]
.sym 5404 rx_fifo.wr_addr[2]
.sym 5405 rx_fifo.wr_addr[6]
.sym 5406 rx_fifo.mem_q.0.1_RDATA_3[1]
.sym 5407 rx_fifo.wr_addr[8]
.sym 5409 $PACKER_VCC_NET
.sym 5411 rx_fifo.wr_addr[6]
.sym 5413 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 5414 $PACKER_VCC_NET
.sym 5415 $PACKER_VCC_NET
.sym 5416 io_pmod[0]$SB_IO_IN
.sym 5417 rx_fifo.wr_addr[0]
.sym 5418 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 5419 w_rx_24_fifo_data[7]
.sym 5431 w_rx_24_fifo_data[5]
.sym 5432 w_rx_24_fifo_data[4]
.sym 5436 w_rx_24_fifo_data[2]
.sym 5438 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5440 w_rx_24_fifo_data[1]
.sym 5454 w_rx_24_fifo_data[3]
.sym 5455 w_rx_24_fifo_data[0]
.sym 5459 w_rx_24_fifo_data[4]
.sym 5460 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5465 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5467 w_rx_24_fifo_data[5]
.sym 5473 w_rx_24_fifo_data[0]
.sym 5474 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5484 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5486 w_rx_24_fifo_data[1]
.sym 5489 w_rx_24_fifo_data[3]
.sym 5491 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5496 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5498 w_rx_24_fifo_data[2]
.sym 5505 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 5506 lvds_clock_$glb_clk
.sym 5507 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 5509 rx_fifo.mem_q.0.2_RDATA_3[0]
.sym 5513 rx_fifo.mem_q.0.2_RDATA_2[0]
.sym 5523 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 5524 $PACKER_VCC_NET
.sym 5526 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 5529 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 5549 w_rx_24_fifo_data[6]
.sym 5557 io_pmod[1]$SB_IO_IN
.sym 5558 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5576 w_rx_24_fifo_data[8]
.sym 5597 io_pmod[1]$SB_IO_IN
.sym 5601 w_rx_24_fifo_data[6]
.sym 5603 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5613 w_rx_24_fifo_data[8]
.sym 5615 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5628 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 5629 lvds_clock_$glb_clk
.sym 5630 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 5632 rx_fifo.mem_q.0.2_RDATA_1[0]
.sym 5636 rx_fifo.mem_q.0.2_RDATA[0]
.sym 5639 io_pmod[1]$SB_IO_IN
.sym 5643 rx_fifo.wr_addr[9]
.sym 5644 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5645 w_rx_24_fifo_data[10]
.sym 5646 io_pmod[3]$SB_IO_IN
.sym 5649 rx_fifo.wr_addr[8]
.sym 5650 rx_fifo.wr_addr[4]
.sym 5651 rx_fifo.wr_addr[9]
.sym 5653 rx_fifo.wr_addr[1]
.sym 5657 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5675 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5688 io_pmod[3]$SB_IO_IN
.sym 5690 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5692 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5696 io_pmod[3]$SB_IO_IN
.sym 5698 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5701 w_rx_24_fifo_push
.sym 5702 w_rx_09_fifo_push
.sym 5703 channel
.sym 5712 channel
.sym 5713 w_rx_09_fifo_push
.sym 5714 w_rx_24_fifo_push
.sym 5719 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5720 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5735 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5736 io_pmod[3]$SB_IO_IN
.sym 5737 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5738 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5747 w_rx_09_fifo_push
.sym 5748 w_rx_24_fifo_push
.sym 5749 io_pmod[3]$SB_IO_IN
.sym 5750 channel
.sym 5751 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5752 lvds_clock_$glb_clk
.sym 5753 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5766 w_rx_24_fifo_data[13]
.sym 5770 w_rx_24_fifo_data[12]
.sym 5772 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 5774 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 5797 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 5798 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5799 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5805 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5807 lvds_rx_24_inst.r_phase_count[1]
.sym 5808 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 5810 $PACKER_VCC_NET
.sym 5816 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 5817 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 5820 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 5822 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 5823 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 5826 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 5827 $nextpnr_ICESTORM_LC_2$O
.sym 5829 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 5833 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 5835 $PACKER_VCC_NET
.sym 5836 lvds_rx_24_inst.r_phase_count[1]
.sym 5837 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 5840 $PACKER_VCC_NET
.sym 5842 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 5843 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 5846 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 5847 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 5849 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 5852 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5853 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5854 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 5855 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5859 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 5864 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5865 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5866 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 5867 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5870 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 5871 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 5872 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5873 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 5874 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 5875 lvds_clock_$glb_clk
.sym 5876 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5891 o_shdn_tx_lna$SB_IO_OUT
.sym 5893 $PACKER_VCC_NET
.sym 5896 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5901 $PACKER_VCC_NET
.sym 5912 $PACKER_VCC_NET
.sym 5918 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5926 io_pmod[3]$SB_IO_IN
.sym 5929 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5930 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 5931 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 5932 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5978 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 5989 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5990 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5993 io_pmod[3]$SB_IO_IN
.sym 5994 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5996 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 5997 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5998 lvds_clock_$glb_clk
.sym 5999 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 6044 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 6045 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 6051 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 6052 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 6054 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 6055 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 6059 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 6061 $PACKER_VCC_NET
.sym 6062 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 6064 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 6066 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 6068 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 6069 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 6071 lvds_rx_09_inst.r_phase_count[1]
.sym 6072 $PACKER_VCC_NET
.sym 6073 $nextpnr_ICESTORM_LC_0$O
.sym 6075 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 6079 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 6081 $PACKER_VCC_NET
.sym 6082 lvds_rx_09_inst.r_phase_count[1]
.sym 6083 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 6087 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 6088 $PACKER_VCC_NET
.sym 6089 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 6093 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 6098 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 6099 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 6100 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 6101 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 6104 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 6105 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 6106 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 6107 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 6113 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 6116 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 6117 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 6118 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 6119 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 6120 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 6121 lvds_clock_$glb_clk
.sym 6122 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 6254 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6310 o_shdn_tx_lna$SB_IO_OUT
.sym 6346 rx_fifo.rd_addr_gray_wr[6]
.sym 6347 rx_fifo.rd_addr_gray_wr[2]
.sym 6349 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6350 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 6351 rx_fifo.rd_addr_gray_wr_r[5]
.sym 6353 rx_fifo.rd_addr_gray_wr[5]
.sym 6422 rx_fifo.rd_addr_gray[2]
.sym 6423 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 6425 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6426 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 6427 rx_fifo.rd_addr_gray[3]
.sym 6428 rx_fifo.rd_addr_gray[6]
.sym 6429 rx_fifo.rd_addr_gray[5]
.sym 6467 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 6507 w_smi_data_output[1]
.sym 6512 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 6518 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 6520 w_smi_data_output[6]
.sym 6561 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 6562 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 6563 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 6564 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6565 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 6566 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 6567 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 6604 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 6606 rx_fifo.rd_addr[2]
.sym 6608 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 6610 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 6611 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 6612 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 6618 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 6625 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 6662 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 6663 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 6664 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 6665 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 6666 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 6667 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 6668 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[0]
.sym 6669 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 6707 rx_fifo.wr_addr_gray_rd[4]
.sym 6716 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 6718 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 6723 io_pmod[0]$SB_IO_IN
.sym 6724 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 6725 rx_fifo.mem_i.0.0_WDATA_3
.sym 6726 rx_fifo.rd_addr_gray[7]
.sym 6764 rx_fifo.rd_addr_gray[4]
.sym 6765 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 6766 rx_fifo.rd_addr_gray[8]
.sym 6767 rx_fifo.rd_addr_gray[7]
.sym 6768 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 6769 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 6770 rx_fifo.rd_addr_gray[1]
.sym 6771 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[3]
.sym 6806 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 6807 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[0]
.sym 6810 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 6811 rx_fifo.wr_addr[0]
.sym 6816 io_pmod[1]$SB_IO_IN
.sym 6817 rx_fifo.wr_addr[0]
.sym 6819 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 6835 rx_fifo.wr_addr[7]
.sym 6836 rx_fifo.wr_addr[8]
.sym 6841 rx_fifo.wr_addr[3]
.sym 6845 rx_fifo.wr_addr[6]
.sym 6846 rx_fifo.wr_addr[5]
.sym 6848 rx_fifo.wr_addr[0]
.sym 6849 rx_fifo.wr_addr[1]
.sym 6850 rx_fifo.mem_i.0.0_WDATA_2
.sym 6854 $PACKER_VCC_NET
.sym 6855 rx_fifo.wr_addr[9]
.sym 6856 rx_fifo.wr_addr[2]
.sym 6859 rx_fifo.wr_addr[4]
.sym 6861 io_pmod[0]$SB_IO_IN
.sym 6863 rx_fifo.mem_i.0.0_WDATA_3
.sym 6866 rx_fifo.mem_i.0.0_WDATA_2
.sym 6867 rx_fifo.wr_addr_gray_rd_r[8]
.sym 6868 rx_fifo.mem_i.0.0_WDATA
.sym 6869 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 6871 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 6882 rx_fifo.wr_addr[2]
.sym 6883 rx_fifo.wr_addr[3]
.sym 6885 rx_fifo.wr_addr[4]
.sym 6886 rx_fifo.wr_addr[5]
.sym 6887 rx_fifo.wr_addr[6]
.sym 6888 rx_fifo.wr_addr[7]
.sym 6889 rx_fifo.wr_addr[8]
.sym 6890 rx_fifo.wr_addr[9]
.sym 6891 rx_fifo.wr_addr[1]
.sym 6892 rx_fifo.wr_addr[0]
.sym 6893 lvds_clock_$glb_clk
.sym 6894 io_pmod[0]$SB_IO_IN
.sym 6896 rx_fifo.mem_i.0.0_WDATA_3
.sym 6900 rx_fifo.mem_i.0.0_WDATA_2
.sym 6903 $PACKER_VCC_NET
.sym 6912 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 6922 rx_fifo.wr_addr[8]
.sym 6924 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 6925 w_rx_09_fifo_data[18]
.sym 6926 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 6927 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 6928 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 6929 rx_fifo.wr_addr[2]
.sym 6930 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 6931 w_rx_24_fifo_data[15]
.sym 6936 rx_fifo.rd_addr[2]
.sym 6938 io_pmod[1]$SB_IO_IN
.sym 6940 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 6941 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 6942 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 6943 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 6945 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 6946 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 6947 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 6949 $PACKER_VCC_NET
.sym 6953 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 6954 rx_fifo.mem_i.0.0_WDATA
.sym 6962 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 6963 rx_fifo.mem_i.0.0_WDATA_1
.sym 6968 w_rx_24_fifo_data[20]
.sym 6969 w_rx_24_fifo_data[17]
.sym 6970 w_rx_24_fifo_data[29]
.sym 6971 rx_fifo.mem_i.0.0_WDATA_1
.sym 6972 rx_fifo.mem_i.0.0_WDATA_3
.sym 6973 w_rx_24_fifo_data[18]
.sym 6974 w_rx_24_fifo_data[19]
.sym 6975 w_rx_24_fifo_data[16]
.sym 6984 rx_fifo.rd_addr[2]
.sym 6985 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 6987 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 6988 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 6989 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 6990 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 6991 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 6992 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 6993 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 6994 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 6995 r_counter_$glb_clk
.sym 6996 io_pmod[1]$SB_IO_IN
.sym 6997 $PACKER_VCC_NET
.sym 7001 rx_fifo.mem_i.0.0_WDATA
.sym 7005 rx_fifo.mem_i.0.0_WDATA_1
.sym 7016 rx_fifo.wr_addr_gray_rd[9]
.sym 7020 rx_fifo.wr_addr[3]
.sym 7022 w_rx_09_fifo_data[19]
.sym 7032 rx_fifo.mem_q.0.0_RDATA_3[0]
.sym 7040 io_pmod[0]$SB_IO_IN
.sym 7041 rx_fifo.wr_addr[0]
.sym 7042 $PACKER_VCC_NET
.sym 7043 rx_fifo.wr_addr[9]
.sym 7045 rx_fifo.wr_addr[3]
.sym 7046 rx_fifo.wr_addr[7]
.sym 7047 rx_fifo.wr_addr[6]
.sym 7049 rx_fifo.wr_addr[1]
.sym 7053 rx_fifo.wr_addr[4]
.sym 7054 rx_fifo.mem_q.0.0_WDATA_3
.sym 7055 rx_fifo.wr_addr[5]
.sym 7060 rx_fifo.wr_addr[8]
.sym 7065 rx_fifo.mem_q.0.0_WDATA_2
.sym 7067 rx_fifo.wr_addr[2]
.sym 7072 w_rx_09_fifo_data[18]
.sym 7075 w_rx_09_fifo_data[17]
.sym 7076 w_rx_09_fifo_data[19]
.sym 7086 rx_fifo.wr_addr[2]
.sym 7087 rx_fifo.wr_addr[3]
.sym 7089 rx_fifo.wr_addr[4]
.sym 7090 rx_fifo.wr_addr[5]
.sym 7091 rx_fifo.wr_addr[6]
.sym 7092 rx_fifo.wr_addr[7]
.sym 7093 rx_fifo.wr_addr[8]
.sym 7094 rx_fifo.wr_addr[9]
.sym 7095 rx_fifo.wr_addr[1]
.sym 7096 rx_fifo.wr_addr[0]
.sym 7097 lvds_clock_$glb_clk
.sym 7098 io_pmod[0]$SB_IO_IN
.sym 7100 rx_fifo.mem_q.0.0_WDATA_3
.sym 7104 rx_fifo.mem_q.0.0_WDATA_2
.sym 7107 $PACKER_VCC_NET
.sym 7113 w_rx_24_fifo_data[19]
.sym 7116 io_pmod[1]$SB_IO_IN
.sym 7123 w_rx_24_fifo_data[27]
.sym 7126 rx_fifo.mem_q.0.0_RDATA[1]
.sym 7128 rx_fifo.mem_i.0.0_WDATA_3
.sym 7132 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 7134 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 7140 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 7141 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 7142 rx_fifo.mem_q.0.0_WDATA
.sym 7144 rx_fifo.mem_q.0.0_WDATA_1
.sym 7146 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 7150 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 7151 io_pmod[1]$SB_IO_IN
.sym 7153 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 7154 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 7155 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 7156 rx_fifo.rd_addr[2]
.sym 7157 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 7159 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 7169 $PACKER_VCC_NET
.sym 7172 smi_ctrl_ins.r_fifo_pulled_data[0]
.sym 7174 smi_ctrl_ins.r_fifo_pulled_data[7]
.sym 7175 rx_fifo.mem_q.0.1_WDATA
.sym 7176 smi_ctrl_ins.r_fifo_pulled_data[6]
.sym 7177 smi_ctrl_ins.r_fifo_pulled_data[5]
.sym 7178 rx_fifo.mem_q.0.3_WDATA
.sym 7188 rx_fifo.rd_addr[2]
.sym 7189 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 7191 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 7192 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 7193 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 7194 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 7195 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 7196 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 7197 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 7198 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 7199 r_counter_$glb_clk
.sym 7200 io_pmod[1]$SB_IO_IN
.sym 7201 $PACKER_VCC_NET
.sym 7205 rx_fifo.mem_q.0.0_WDATA
.sym 7209 rx_fifo.mem_q.0.0_WDATA_1
.sym 7215 $PACKER_VCC_NET
.sym 7216 $PACKER_VCC_NET
.sym 7217 io_pmod[1]$SB_IO_IN
.sym 7219 w_rx_data[3]
.sym 7222 rx_fifo.wr_addr[6]
.sym 7223 io_pmod[0]$SB_IO_IN
.sym 7228 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 7230 rx_fifo.mem_i.0.0_RDATA[1]
.sym 7242 rx_fifo.wr_addr[2]
.sym 7243 rx_fifo.wr_addr[0]
.sym 7246 rx_fifo.mem_q.0.1_WDATA_2
.sym 7247 rx_fifo.wr_addr[7]
.sym 7248 rx_fifo.wr_addr[4]
.sym 7249 rx_fifo.wr_addr[5]
.sym 7250 rx_fifo.wr_addr[3]
.sym 7253 rx_fifo.wr_addr[6]
.sym 7255 rx_fifo.wr_addr[8]
.sym 7257 rx_fifo.mem_q.0.1_WDATA_3
.sym 7262 $PACKER_VCC_NET
.sym 7264 rx_fifo.wr_addr[1]
.sym 7265 rx_fifo.wr_addr[9]
.sym 7269 io_pmod[0]$SB_IO_IN
.sym 7277 smi_ctrl_ins.r_fifo_pulled_data[10]
.sym 7278 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 7281 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 7290 rx_fifo.wr_addr[2]
.sym 7291 rx_fifo.wr_addr[3]
.sym 7293 rx_fifo.wr_addr[4]
.sym 7294 rx_fifo.wr_addr[5]
.sym 7295 rx_fifo.wr_addr[6]
.sym 7296 rx_fifo.wr_addr[7]
.sym 7297 rx_fifo.wr_addr[8]
.sym 7298 rx_fifo.wr_addr[9]
.sym 7299 rx_fifo.wr_addr[1]
.sym 7300 rx_fifo.wr_addr[0]
.sym 7301 lvds_clock_$glb_clk
.sym 7302 io_pmod[0]$SB_IO_IN
.sym 7304 rx_fifo.mem_q.0.1_WDATA_3
.sym 7308 rx_fifo.mem_q.0.1_WDATA_2
.sym 7311 $PACKER_VCC_NET
.sym 7318 i_rst_b$SB_IO_IN
.sym 7328 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 7329 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 7330 rx_fifo.mem_q.0.2_RDATA_1[0]
.sym 7331 w_rx_24_fifo_data[15]
.sym 7334 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 7336 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 7337 rx_fifo.wr_addr[2]
.sym 7344 rx_fifo.rd_addr[2]
.sym 7346 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 7351 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 7353 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 7354 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 7355 rx_fifo.mem_q.0.1_WDATA
.sym 7358 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 7359 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 7361 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 7362 io_pmod[1]$SB_IO_IN
.sym 7363 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 7364 $PACKER_VCC_NET
.sym 7366 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 7369 rx_fifo.mem_q.0.1_WDATA_1
.sym 7376 w_rx_09_fifo_data[9]
.sym 7377 rx_fifo.mem_q.0.2_WDATA_3
.sym 7378 rx_fifo.mem_q.0.2_WDATA_1
.sym 7379 rx_fifo.mem_q.0.2_WDATA_2
.sym 7380 w_rx_09_fifo_data[8]
.sym 7381 w_rx_09_fifo_data[11]
.sym 7382 rx_fifo.mem_q.0.2_WDATA
.sym 7392 rx_fifo.rd_addr[2]
.sym 7393 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 7395 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 7396 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 7397 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 7398 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 7399 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 7400 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 7401 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 7402 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 7403 r_counter_$glb_clk
.sym 7404 io_pmod[1]$SB_IO_IN
.sym 7405 $PACKER_VCC_NET
.sym 7409 rx_fifo.mem_q.0.1_WDATA
.sym 7413 rx_fifo.mem_q.0.1_WDATA_1
.sym 7421 i_rst_b$SB_IO_IN
.sym 7432 rx_fifo.rd_addr[2]
.sym 7446 rx_fifo.wr_addr[4]
.sym 7449 rx_fifo.wr_addr[7]
.sym 7450 $PACKER_VCC_NET
.sym 7451 rx_fifo.wr_addr[9]
.sym 7452 rx_fifo.wr_addr[6]
.sym 7455 rx_fifo.wr_addr[8]
.sym 7457 io_pmod[0]$SB_IO_IN
.sym 7458 rx_fifo.wr_addr[0]
.sym 7459 rx_fifo.wr_addr[1]
.sym 7460 rx_fifo.wr_addr[3]
.sym 7469 rx_fifo.wr_addr[5]
.sym 7471 rx_fifo.mem_q.0.2_WDATA_3
.sym 7473 rx_fifo.mem_q.0.2_WDATA_2
.sym 7475 rx_fifo.wr_addr[2]
.sym 7478 w_rx_24_fifo_data[9]
.sym 7479 w_rx_24_fifo_data[15]
.sym 7480 w_rx_24_fifo_data[11]
.sym 7482 w_rx_24_fifo_data[13]
.sym 7483 w_rx_24_fifo_data[12]
.sym 7494 rx_fifo.wr_addr[2]
.sym 7495 rx_fifo.wr_addr[3]
.sym 7497 rx_fifo.wr_addr[4]
.sym 7498 rx_fifo.wr_addr[5]
.sym 7499 rx_fifo.wr_addr[6]
.sym 7500 rx_fifo.wr_addr[7]
.sym 7501 rx_fifo.wr_addr[8]
.sym 7502 rx_fifo.wr_addr[9]
.sym 7503 rx_fifo.wr_addr[1]
.sym 7504 rx_fifo.wr_addr[0]
.sym 7505 lvds_clock_$glb_clk
.sym 7506 io_pmod[0]$SB_IO_IN
.sym 7508 rx_fifo.mem_q.0.2_WDATA_3
.sym 7512 rx_fifo.mem_q.0.2_WDATA_2
.sym 7515 $PACKER_VCC_NET
.sym 7531 w_rx_09_fifo_data[6]
.sym 7548 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 7549 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 7550 rx_fifo.mem_q.0.2_WDATA_1
.sym 7552 $PACKER_VCC_NET
.sym 7553 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 7554 rx_fifo.mem_q.0.2_WDATA
.sym 7556 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 7557 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 7559 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 7560 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 7563 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 7565 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 7566 io_pmod[1]$SB_IO_IN
.sym 7570 rx_fifo.rd_addr[2]
.sym 7596 rx_fifo.rd_addr[2]
.sym 7597 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 7599 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 7600 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 7601 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 7602 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 7603 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 7604 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 7605 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 7606 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 7607 r_counter_$glb_clk
.sym 7608 io_pmod[1]$SB_IO_IN
.sym 7609 $PACKER_VCC_NET
.sym 7613 rx_fifo.mem_q.0.2_WDATA
.sym 7617 rx_fifo.mem_q.0.2_WDATA_1
.sym 7623 io_pmod[0]$SB_IO_IN
.sym 7624 rx_fifo.mem_q.0.2_RDATA[0]
.sym 7629 w_rx_24_fifo_data[7]
.sym 7637 w_rx_24_fifo_data[10]
.sym 7729 o_rx_h_tx_l_b$SB_IO_OUT
.sym 7734 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 7839 o_shdn_rx_lna$SB_IO_OUT
.sym 8093 w_smi_data_output[6]
.sym 8095 i_smi_a2$rename$0
.sym 8105 i_smi_a2$rename$0
.sym 8108 w_smi_data_output[6]
.sym 8128 rx_fifo.rd_addr_gray_wr_r[5]
.sym 8129 i_smi_a2$rename$0
.sym 8142 io_pmod[0]$SB_IO_IN
.sym 8152 w_smi_data_output[1]
.sym 8166 rx_fifo.rd_addr_gray[6]
.sym 8167 rx_fifo.rd_addr_gray[5]
.sym 8168 rx_fifo.rd_addr_gray[2]
.sym 8169 rx_fifo.rd_addr_gray_wr[2]
.sym 8175 rx_fifo.rd_addr_gray_wr[5]
.sym 8176 rx_fifo.rd_addr_gray_wr[6]
.sym 8195 rx_fifo.rd_addr_gray[6]
.sym 8201 rx_fifo.rd_addr_gray[2]
.sym 8212 rx_fifo.rd_addr_gray_wr[2]
.sym 8217 rx_fifo.rd_addr_gray_wr[6]
.sym 8224 rx_fifo.rd_addr_gray_wr[5]
.sym 8235 rx_fifo.rd_addr_gray[5]
.sym 8240 lvds_clock_$glb_clk
.sym 8246 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 8247 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 8248 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 8249 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8250 rx_fifo.rd_addr_gray[0]
.sym 8251 rx_fifo.rd_addr[2]
.sym 8252 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 8253 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 8259 w_smi_data_output[6]
.sym 8286 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8288 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 8294 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8308 rx_fifo.rd_addr_gray_wr_r[5]
.sym 8311 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 8312 w_smi_data_output[2]
.sym 8329 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 8332 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 8333 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 8341 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8342 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8343 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 8347 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 8350 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8351 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8352 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8353 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 8358 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 8365 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8374 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 8375 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 8376 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 8377 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 8381 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8382 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8386 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8388 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8392 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 8398 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 8402 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8403 r_counter_$glb_clk
.sym 8404 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8406 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 8407 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8408 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8409 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8410 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8411 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8412 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8414 rx_fifo.rd_addr[2]
.sym 8415 rx_fifo.rd_addr[2]
.sym 8426 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 8428 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 8429 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8430 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[0]
.sym 8436 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8439 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 8440 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 8449 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 8455 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8457 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8458 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8459 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 8460 rx_fifo.wr_addr_gray_rd[4]
.sym 8461 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 8463 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 8468 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8469 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8472 rx_fifo.wr_addr_gray_rd[1]
.sym 8474 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8475 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8476 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 8485 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8488 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8491 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8493 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8497 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 8498 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 8499 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 8500 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 8504 rx_fifo.wr_addr_gray_rd[1]
.sym 8509 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 8510 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8511 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8512 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8515 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8518 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8521 rx_fifo.wr_addr_gray_rd[4]
.sym 8526 r_counter_$glb_clk
.sym 8528 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 8529 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 8530 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 8531 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 8532 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 8533 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 8534 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 8535 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 8542 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 8550 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8552 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8558 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 8560 smi_ctrl_ins.int_cnt[3]
.sym 8561 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 8563 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8571 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 8572 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 8574 io_pmod[1]$SB_IO_IN
.sym 8576 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8577 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 8578 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 8579 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8581 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8582 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8583 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[0]
.sym 8584 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 8585 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 8587 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 8588 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 8589 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 8591 rx_fifo.wr_addr_gray_rd[7]
.sym 8595 rx_fifo.wr_addr_gray_rd[5]
.sym 8597 rx_fifo.wr_addr_gray_rd[6]
.sym 8599 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 8602 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 8603 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 8605 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 8608 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8609 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 8610 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8611 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8615 rx_fifo.wr_addr_gray_rd[5]
.sym 8620 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[0]
.sym 8621 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 8622 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8626 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 8627 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 8628 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 8629 io_pmod[1]$SB_IO_IN
.sym 8634 rx_fifo.wr_addr_gray_rd[6]
.sym 8640 rx_fifo.wr_addr_gray_rd[7]
.sym 8644 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 8645 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 8646 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 8647 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 8649 r_counter_$glb_clk
.sym 8651 smi_ctrl_ins.int_cnt[4]
.sym 8652 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 8653 smi_ctrl_ins.int_cnt[3]
.sym 8654 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]
.sym 8655 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8657 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 8658 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.sym 8663 w_smi_data_output[1]
.sym 8666 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 8668 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 8678 channel
.sym 8684 smi_ctrl_ins.int_cnt[4]
.sym 8693 rx_fifo.wr_addr_gray_rd_r[8]
.sym 8694 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 8695 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 8696 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 8697 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 8699 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 8700 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 8701 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 8703 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8705 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 8706 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8710 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 8712 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8725 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 8731 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 8738 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 8739 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 8743 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 8745 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8752 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 8755 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 8756 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 8757 rx_fifo.wr_addr_gray_rd_r[8]
.sym 8758 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 8761 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8763 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 8767 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 8768 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 8769 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 8771 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8772 r_counter_$glb_clk
.sym 8773 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8774 rx_fifo.rd_addr_gray_wr[8]
.sym 8775 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 8777 rx_fifo.rd_addr_gray_wr_r[0]
.sym 8778 rx_fifo.rd_addr_gray_wr_r[8]
.sym 8780 rx_fifo.rd_addr_gray_wr[0]
.sym 8794 w_rx_09_fifo_data[19]
.sym 8798 smi_ctrl_ins.int_cnt[3]
.sym 8801 $PACKER_VCC_NET
.sym 8802 io_pmod[1]$SB_IO_IN
.sym 8803 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 8804 rx_fifo.wr_addr_gray_rd[8]
.sym 8807 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 8808 rx_fifo.mem_i.0.0_RDATA[1]
.sym 8816 rx_fifo.wr_addr_gray_rd[9]
.sym 8819 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8822 rx_fifo.wr_addr_gray_rd[8]
.sym 8828 w_rx_24_fifo_data[18]
.sym 8829 w_rx_24_fifo_data[19]
.sym 8831 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 8835 w_rx_09_fifo_data[19]
.sym 8838 channel
.sym 8843 w_rx_09_fifo_data[18]
.sym 8848 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 8849 channel
.sym 8850 w_rx_24_fifo_data[18]
.sym 8851 w_rx_09_fifo_data[18]
.sym 8854 rx_fifo.wr_addr_gray_rd[8]
.sym 8860 w_rx_09_fifo_data[19]
.sym 8861 channel
.sym 8862 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 8863 w_rx_24_fifo_data[19]
.sym 8869 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8878 rx_fifo.wr_addr_gray_rd[9]
.sym 8895 r_counter_$glb_clk
.sym 8900 rx_fifo.mem_i.0.0_RDATA[1]
.sym 8905 i_smi_a2$rename$0
.sym 8919 rx_fifo.mem_q.0.0_RDATA[1]
.sym 8925 smi_ctrl_ins.r_fifo_pulled_data[7]
.sym 8926 i_rst_b$SB_IO_IN
.sym 8927 w_rx_09_fifo_data[27]
.sym 8928 smi_ctrl_ins.int_cnt[4]
.sym 8929 w_rx_24_fifo_data[20]
.sym 8930 w_rx_09_fifo_data[18]
.sym 8939 w_rx_24_fifo_data[17]
.sym 8942 w_rx_24_fifo_data[27]
.sym 8945 w_rx_24_fifo_data[15]
.sym 8950 channel
.sym 8951 w_rx_09_fifo_data[17]
.sym 8953 w_rx_24_fifo_data[16]
.sym 8955 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8958 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 8962 w_rx_24_fifo_data[14]
.sym 8967 w_rx_24_fifo_data[18]
.sym 8968 w_rx_09_fifo_data[16]
.sym 8972 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8973 w_rx_24_fifo_data[18]
.sym 8977 w_rx_24_fifo_data[15]
.sym 8979 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8983 w_rx_24_fifo_data[27]
.sym 8986 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 8989 w_rx_24_fifo_data[17]
.sym 8990 w_rx_09_fifo_data[17]
.sym 8991 channel
.sym 8992 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 8995 w_rx_24_fifo_data[16]
.sym 8996 channel
.sym 8997 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 8998 w_rx_09_fifo_data[16]
.sym 9001 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9004 w_rx_24_fifo_data[16]
.sym 9008 w_rx_24_fifo_data[17]
.sym 9010 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9013 w_rx_24_fifo_data[14]
.sym 9015 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9017 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 9018 lvds_clock_$glb_clk
.sym 9019 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 9020 w_rx_09_fifo_data[30]
.sym 9021 w_rx_09_fifo_data[28]
.sym 9022 w_rx_09_fifo_data[26]
.sym 9023 w_rx_09_fifo_data[29]
.sym 9024 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9025 w_rx_24_fifo_data[29]
.sym 9026 w_rx_09_fifo_data[16]
.sym 9027 lvds_rx_09_inst.o_fifo_data[31]
.sym 9032 w_rx_24_fifo_data[20]
.sym 9035 rx_fifo.mem_i.0.0_RDATA[1]
.sym 9036 w_debug_smi_test
.sym 9041 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 9045 w_rx_24_fifo_data[29]
.sym 9046 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 9048 w_rx_24_fifo_data[14]
.sym 9050 w_rx_24_fifo_data[7]
.sym 9052 smi_ctrl_ins.int_cnt[3]
.sym 9074 w_rx_09_fifo_data[17]
.sym 9080 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9088 w_rx_09_fifo_data[15]
.sym 9091 w_rx_09_fifo_data[16]
.sym 9107 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9109 w_rx_09_fifo_data[16]
.sym 9124 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9127 w_rx_09_fifo_data[15]
.sym 9130 w_rx_09_fifo_data[17]
.sym 9133 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9140 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 9141 lvds_clock_$glb_clk
.sym 9142 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 9143 w_rx_24_fifo_data[14]
.sym 9144 rx_fifo.mem_i.0.3_WDATA_3
.sym 9145 rx_fifo.mem_i.0.3_WDATA_2
.sym 9146 w_rx_24_fifo_data[28]
.sym 9147 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 9148 w_rx_24_fifo_data[30]
.sym 9149 w_rx_24_fifo_data[31]
.sym 9150 rx_fifo.mem_i.0.3_WDATA
.sym 9152 $PACKER_VCC_NET
.sym 9169 channel
.sym 9171 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9173 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 9174 w_rx_09_fifo_data[15]
.sym 9175 channel
.sym 9176 smi_ctrl_ins.int_cnt[4]
.sym 9186 channel
.sym 9187 channel
.sym 9188 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9195 rx_fifo.mem_q.0.0_RDATA_3[0]
.sym 9197 rx_fifo.mem_q.0.1_RDATA_2[1]
.sym 9198 w_rx_09_fifo_data[15]
.sym 9201 rx_fifo.mem_q.0.1_RDATA_1[1]
.sym 9205 rx_fifo.mem_q.0.1_RDATA[1]
.sym 9206 w_rx_09_fifo_data[7]
.sym 9207 w_rx_24_fifo_data[15]
.sym 9210 w_rx_24_fifo_data[7]
.sym 9211 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 9213 rx_fifo.mem_i.0.0_RDATA[1]
.sym 9217 rx_fifo.mem_i.0.0_RDATA[1]
.sym 9219 rx_fifo.mem_q.0.0_RDATA_3[0]
.sym 9229 rx_fifo.mem_i.0.0_RDATA[1]
.sym 9230 rx_fifo.mem_q.0.1_RDATA[1]
.sym 9235 w_rx_24_fifo_data[7]
.sym 9236 w_rx_09_fifo_data[7]
.sym 9237 channel
.sym 9238 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9241 rx_fifo.mem_q.0.1_RDATA_2[1]
.sym 9243 rx_fifo.mem_i.0.0_RDATA[1]
.sym 9248 rx_fifo.mem_i.0.0_RDATA[1]
.sym 9249 rx_fifo.mem_q.0.1_RDATA_1[1]
.sym 9253 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9254 w_rx_09_fifo_data[15]
.sym 9255 channel
.sym 9256 w_rx_24_fifo_data[15]
.sym 9263 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 9264 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 9265 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9266 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 9269 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 9271 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 9272 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 9279 lvds_clock
.sym 9286 w_rx_24_fifo_data[26]
.sym 9288 w_tx_data_sys[0]
.sym 9293 smi_ctrl_ins.r_fifo_pulled_data[1]
.sym 9296 rx_fifo.mem_i.0.0_RDATA[1]
.sym 9298 smi_ctrl_ins.int_cnt[3]
.sym 9299 rx_fifo.mem_q.0.3_WDATA
.sym 9300 w_rx_24_fifo_data[12]
.sym 9307 rx_fifo.mem_i.0.0_RDATA[1]
.sym 9318 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 9324 rx_fifo.mem_q.0.2_RDATA_3[0]
.sym 9326 rx_fifo.mem_q.0.2_RDATA_1[0]
.sym 9328 rx_fifo.mem_q.0.2_RDATA_2[0]
.sym 9359 rx_fifo.mem_i.0.0_RDATA[1]
.sym 9360 rx_fifo.mem_q.0.2_RDATA_2[0]
.sym 9366 rx_fifo.mem_i.0.0_RDATA[1]
.sym 9367 rx_fifo.mem_q.0.2_RDATA_3[0]
.sym 9382 rx_fifo.mem_q.0.2_RDATA_1[0]
.sym 9383 rx_fifo.mem_i.0.0_RDATA[1]
.sym 9386 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 9387 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 9388 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 9389 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 9391 w_rx_09_fifo_data[12]
.sym 9392 w_rx_09_fifo_data[15]
.sym 9393 w_rx_09_fifo_data[14]
.sym 9395 w_rx_09_fifo_data[13]
.sym 9396 w_rx_09_fifo_data[10]
.sym 9404 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 9413 i_rst_b$SB_IO_IN
.sym 9416 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9423 w_rx_09_fifo_data[7]
.sym 9430 w_rx_24_fifo_data[9]
.sym 9432 w_rx_24_fifo_data[11]
.sym 9435 w_rx_09_fifo_data[11]
.sym 9438 w_rx_09_fifo_data[9]
.sym 9441 channel
.sym 9442 w_rx_09_fifo_data[6]
.sym 9443 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9447 channel
.sym 9449 w_rx_09_fifo_data[7]
.sym 9453 w_rx_09_fifo_data[10]
.sym 9456 w_rx_24_fifo_data[10]
.sym 9458 w_rx_09_fifo_data[8]
.sym 9460 w_rx_24_fifo_data[8]
.sym 9461 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9463 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9466 w_rx_09_fifo_data[7]
.sym 9469 w_rx_09_fifo_data[8]
.sym 9470 channel
.sym 9471 w_rx_24_fifo_data[8]
.sym 9472 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9475 w_rx_24_fifo_data[9]
.sym 9476 channel
.sym 9477 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9478 w_rx_09_fifo_data[9]
.sym 9481 w_rx_09_fifo_data[10]
.sym 9482 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9483 w_rx_24_fifo_data[10]
.sym 9484 channel
.sym 9489 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9490 w_rx_09_fifo_data[6]
.sym 9493 w_rx_09_fifo_data[9]
.sym 9496 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9499 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9500 channel
.sym 9501 w_rx_24_fifo_data[11]
.sym 9502 w_rx_09_fifo_data[11]
.sym 9509 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 9510 lvds_clock_$glb_clk
.sym 9511 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 9513 smi_ctrl_ins.r_fifo_pulled_data[1]
.sym 9514 smi_ctrl_ins.r_fifo_pulled_data[4]
.sym 9517 smi_ctrl_ins.r_fifo_pulled_data[2]
.sym 9519 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 9525 w_rx_09_fifo_data[13]
.sym 9553 w_rx_24_fifo_data[7]
.sym 9557 w_rx_24_fifo_data[13]
.sym 9561 w_rx_24_fifo_data[9]
.sym 9563 w_rx_24_fifo_data[11]
.sym 9576 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9584 w_rx_24_fifo_data[10]
.sym 9586 w_rx_24_fifo_data[7]
.sym 9587 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9592 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9595 w_rx_24_fifo_data[13]
.sym 9599 w_rx_24_fifo_data[9]
.sym 9601 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9611 w_rx_24_fifo_data[11]
.sym 9613 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9618 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 9619 w_rx_24_fifo_data[10]
.sym 9632 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 9633 lvds_clock_$glb_clk
.sym 9634 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 9643 io_pmod[0]$SB_IO_IN
.sym 9651 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 9658 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 9661 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 9770 o_shdn_rx_lna$SB_IO_OUT
.sym 9905 i_rst_b$SB_IO_IN
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10181 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 w_smi_data_output[2]
.sym 10203 i_smi_a2$rename$0
.sym 10204 w_smi_data_output[1]
.sym 10206 i_smi_a2$rename$0
.sym 10210 i_smi_a2$rename$0
.sym 10218 i_smi_a2$rename$0
.sym 10224 w_smi_data_output[1]
.sym 10225 w_smi_data_output[2]
.sym 10237 rx_fifo.rd_addr_gray[0]
.sym 10242 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10244 rx_fifo.mem_i.0.0_RDATA[1]
.sym 10245 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 10250 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 10258 i_smi_a2$rename$0
.sym 10260 smi_ctrl_ins.soe_and_reset
.sym 10355 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 10365 smi_ctrl_ins.int_cnt[4]
.sym 10380 w_smi_data_output[0]
.sym 10402 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10404 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 10410 rx_fifo.rd_addr[2]
.sym 10415 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 10419 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 10420 w_smi_data_output[7]
.sym 10433 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10436 rx_fifo.rd_addr[2]
.sym 10437 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 10440 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10441 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 10442 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10443 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10447 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 10451 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 10456 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 10458 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10464 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 10466 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 10467 rx_fifo.rd_addr[2]
.sym 10473 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10479 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 10482 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10483 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10485 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 10490 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 10497 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10502 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10503 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 10508 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10510 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10511 r_counter_$glb_clk
.sym 10512 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10513 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 10514 $io_pmod[4]$iobuf_i
.sym 10515 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 10516 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 10517 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10520 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 10527 rx_fifo.rd_addr[2]
.sym 10529 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 10531 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 10537 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 10538 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 10542 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 10543 w_smi_data_output[0]
.sym 10544 rx_fifo.rd_addr[2]
.sym 10545 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 10548 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 10555 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 10556 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 10557 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 10561 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 10566 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 10567 rx_fifo.rd_addr[2]
.sym 10569 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 10571 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 10586 $nextpnr_ICESTORM_LC_1$O
.sym 10589 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 10592 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10595 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 10596 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 10598 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10601 rx_fifo.rd_addr[2]
.sym 10602 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10604 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10607 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 10608 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10610 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10612 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 10614 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10616 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10619 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 10620 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10622 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10624 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 10626 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10628 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 10630 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 10632 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10636 w_smi_data_output[2]
.sym 10638 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 10639 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 10640 w_smi_data_output[1]
.sym 10641 w_smi_data_output[7]
.sym 10660 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 10662 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 10663 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 10664 w_rx_09_fifo_data[24]
.sym 10665 smi_ctrl_ins.int_cnt[4]
.sym 10666 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 10667 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 10669 smi_ctrl_ins.int_cnt[3]
.sym 10672 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 10678 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10682 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[0]
.sym 10683 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 10684 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 10686 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10691 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10692 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10694 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 10697 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 10698 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 10700 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 10704 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10705 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 10707 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 10708 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[3]
.sym 10709 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 10711 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 10713 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 10718 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 10719 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 10722 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10723 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 10724 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 10725 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 10730 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10737 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10740 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 10746 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 10747 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[0]
.sym 10748 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[3]
.sym 10749 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 10753 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10756 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10757 r_counter_$glb_clk
.sym 10758 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10759 w_rx_09_fifo_data[24]
.sym 10760 w_rx_09_fifo_data[27]
.sym 10761 w_rx_09_fifo_data[20]
.sym 10762 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 10763 w_rx_09_fifo_data[21]
.sym 10765 w_rx_09_fifo_data[25]
.sym 10773 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 10774 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 10777 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 10778 w_smi_data_output[2]
.sym 10779 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 10781 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 10783 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10785 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 10786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 10788 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 10792 w_rx_09_fifo_data[24]
.sym 10794 w_rx_09_fifo_data[27]
.sym 10802 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 10803 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 10804 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 10805 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 10808 smi_ctrl_ins.int_cnt[4]
.sym 10809 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10811 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 10812 i_rst_b$SB_IO_IN
.sym 10813 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 10814 rx_fifo.rd_addr[2]
.sym 10816 io_pmod[1]$SB_IO_IN
.sym 10817 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 10818 smi_ctrl_ins.int_cnt[3]
.sym 10819 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]
.sym 10821 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 10823 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.sym 10825 rx_fifo.wr_addr_gray_rd_r[8]
.sym 10827 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 10829 io_pmod[4]$SB_IO_IN
.sym 10835 smi_ctrl_ins.int_cnt[3]
.sym 10836 smi_ctrl_ins.int_cnt[4]
.sym 10839 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 10840 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 10841 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 10842 rx_fifo.wr_addr_gray_rd_r[8]
.sym 10845 smi_ctrl_ins.int_cnt[3]
.sym 10852 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 10853 rx_fifo.rd_addr[2]
.sym 10854 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10857 io_pmod[1]$SB_IO_IN
.sym 10860 i_rst_b$SB_IO_IN
.sym 10869 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 10870 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.sym 10871 io_pmod[4]$SB_IO_IN
.sym 10872 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]
.sym 10875 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 10876 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 10877 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 10879 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 10880 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 10881 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10882 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 10885 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 10886 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 10887 io_ctrl_ins.o_pmod[2]
.sym 10888 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 10889 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 10894 smi_ctrl_ins.int_cnt[4]
.sym 10896 smi_ctrl_ins.r_fifo_pulled_data[7]
.sym 10898 w_rx_24_fifo_data[20]
.sym 10899 w_rx_09_fifo_data[22]
.sym 10900 smi_ctrl_ins.int_cnt[3]
.sym 10902 rx_fifo.wr_addr[1]
.sym 10903 w_rx_09_fifo_data[27]
.sym 10904 w_rx_09_fifo_data[18]
.sym 10905 w_rx_09_fifo_data[20]
.sym 10906 smi_ctrl_ins.r_fifo_pulled_data[4]
.sym 10908 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 10909 io_pmod[0]$SB_IO_IN
.sym 10910 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 10913 w_rx_data[3]
.sym 10914 w_rx_09_fifo_data[25]
.sym 10915 io_pmod[4]$SB_IO_IN
.sym 10916 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 10917 rx_fifo.mem_i.0.0_RDATA[1]
.sym 10931 rx_fifo.rd_addr_gray_wr[8]
.sym 10940 i_rst_b$SB_IO_IN
.sym 10941 rx_fifo.rd_addr_gray[8]
.sym 10945 rx_fifo.rd_addr_gray_wr[0]
.sym 10947 rx_fifo.rd_addr_gray[0]
.sym 10952 w_debug_smi_test
.sym 10958 rx_fifo.rd_addr_gray[8]
.sym 10964 i_rst_b$SB_IO_IN
.sym 10965 w_debug_smi_test
.sym 10975 rx_fifo.rd_addr_gray_wr[0]
.sym 10981 rx_fifo.rd_addr_gray_wr[8]
.sym 10995 rx_fifo.rd_addr_gray[0]
.sym 11003 lvds_clock_$glb_clk
.sym 11005 rx_fifo.mem_i.0.2_WDATA_3
.sym 11006 rx_fifo.mem_i.0.2_WDATA
.sym 11007 rx_fifo.mem_i.0.2_WDATA_2
.sym 11008 w_debug_fifo_pull
.sym 11010 w_debug_smi_test
.sym 11011 rx_fifo.mem_i.0.2_WDATA_1
.sym 11012 w_debug_fifo_push
.sym 11021 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 11022 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 11023 w_rx_24_fifo_data[21]
.sym 11026 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 11027 w_rx_24_fifo_data[23]
.sym 11028 w_rx_data[2]
.sym 11032 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 11033 w_rx_data[4]
.sym 11036 smi_ctrl_ins.r_fifo_pulled_data[6]
.sym 11037 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 11039 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 11053 $PACKER_VCC_NET
.sym 11057 io_pmod[1]$SB_IO_IN
.sym 11059 w_debug_fifo_pull
.sym 11097 $PACKER_VCC_NET
.sym 11125 io_pmod[1]$SB_IO_IN
.sym 11126 r_counter_$glb_clk
.sym 11127 w_debug_fifo_pull
.sym 11128 w_rx_data[4]
.sym 11131 w_rx_data[3]
.sym 11134 w_rx_data[1]
.sym 11140 w_rx_data[2]
.sym 11141 rx_fifo.wr_addr[5]
.sym 11144 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 11145 io_pmod[1]$SB_IO_IN
.sym 11148 rx_fifo.mem_i.0.0_RDATA[1]
.sym 11151 channel
.sym 11152 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 11155 rx_fifo.mem_i.0.3_WDATA
.sym 11156 w_rx_09_fifo_data[24]
.sym 11157 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 11158 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 11159 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 11161 w_rx_data[0]
.sym 11163 rx_fifo.mem_q.0.3_RDATA_1[0]
.sym 11171 w_rx_09_fifo_data[27]
.sym 11174 w_rx_09_fifo_data[24]
.sym 11179 io_pmod[0]$SB_IO_IN
.sym 11184 w_debug_fifo_push
.sym 11187 w_rx_24_fifo_data[29]
.sym 11188 w_rx_09_fifo_data[29]
.sym 11191 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11194 w_rx_09_fifo_data[28]
.sym 11195 w_rx_09_fifo_data[26]
.sym 11197 w_rx_09_fifo_data[14]
.sym 11202 w_rx_09_fifo_data[28]
.sym 11204 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11208 w_rx_09_fifo_data[26]
.sym 11211 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11215 w_rx_09_fifo_data[24]
.sym 11216 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11221 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11223 w_rx_09_fifo_data[27]
.sym 11228 w_debug_fifo_push
.sym 11229 io_pmod[0]$SB_IO_IN
.sym 11235 w_rx_24_fifo_data[29]
.sym 11238 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11241 w_rx_09_fifo_data[14]
.sym 11244 w_rx_09_fifo_data[29]
.sym 11247 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11248 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 11249 lvds_clock_$glb_clk
.sym 11250 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 11251 w_tx_data_sys[0]
.sym 11253 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11254 rx_fifo.mem_q.0.3_WDATA_3
.sym 11255 rx_fifo.mem_q.0.3_WDATA_2
.sym 11256 rx_fifo.mem_i.0.3_WDATA_1
.sym 11263 io_pmod[1]$SB_IO_IN
.sym 11265 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 11267 $PACKER_VCC_NET
.sym 11269 i_glob_clock$SB_IO_IN
.sym 11272 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11273 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11275 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 11276 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 11279 w_rx_09_fifo_data[12]
.sym 11283 w_rx_09_fifo_data[14]
.sym 11286 rx_fifo.mem_q.0.3_RDATA_3[1]
.sym 11292 smi_ctrl_ins.r_fifo_pulled_data[0]
.sym 11295 w_rx_24_fifo_data[28]
.sym 11296 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11298 smi_ctrl_ins.int_cnt[4]
.sym 11299 lvds_rx_09_inst.o_fifo_data[31]
.sym 11300 w_rx_09_fifo_data[30]
.sym 11301 w_rx_09_fifo_data[28]
.sym 11303 w_rx_24_fifo_data[26]
.sym 11304 smi_ctrl_ins.int_cnt[3]
.sym 11305 w_rx_24_fifo_data[29]
.sym 11306 w_rx_24_fifo_data[31]
.sym 11307 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11309 channel
.sym 11311 channel
.sym 11314 w_rx_24_fifo_data[12]
.sym 11317 channel
.sym 11320 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 11321 w_rx_24_fifo_data[30]
.sym 11325 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11327 w_rx_24_fifo_data[12]
.sym 11331 channel
.sym 11332 w_rx_09_fifo_data[28]
.sym 11333 w_rx_24_fifo_data[28]
.sym 11334 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11337 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11338 w_rx_09_fifo_data[30]
.sym 11339 w_rx_24_fifo_data[30]
.sym 11340 channel
.sym 11344 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11346 w_rx_24_fifo_data[26]
.sym 11349 smi_ctrl_ins.int_cnt[4]
.sym 11350 smi_ctrl_ins.int_cnt[3]
.sym 11351 smi_ctrl_ins.r_fifo_pulled_data[0]
.sym 11352 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 11355 w_rx_24_fifo_data[28]
.sym 11356 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11361 w_rx_24_fifo_data[29]
.sym 11363 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11367 lvds_rx_09_inst.o_fifo_data[31]
.sym 11368 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11369 w_rx_24_fifo_data[31]
.sym 11370 channel
.sym 11371 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 11372 lvds_clock_$glb_clk
.sym 11373 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 11375 io_ctrl_ins.rf_mode[0]
.sym 11376 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11377 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 11378 io_ctrl_ins.debug_mode[1]
.sym 11380 io_ctrl_ins.debug_mode[0]
.sym 11381 i_button_SB_LUT4_I0_I2[3]
.sym 11386 $PACKER_VCC_NET
.sym 11390 rx_fifo.mem_i.0.3_WDATA_3
.sym 11392 rx_fifo.mem_i.0.3_WDATA_2
.sym 11394 rx_fifo.wr_addr[5]
.sym 11395 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 11400 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 11401 w_rx_24_fifo_data[12]
.sym 11402 smi_ctrl_ins.r_fifo_pulled_data[4]
.sym 11404 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 11405 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 11406 w_rx_data[3]
.sym 11407 io_pmod[4]$SB_IO_IN
.sym 11408 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 11409 io_ctrl_ins.rf_mode[0]
.sym 11416 smi_ctrl_ins.int_cnt[3]
.sym 11426 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 11428 smi_ctrl_ins.int_cnt[4]
.sym 11430 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 11433 rx_fifo.mem_q.0.3_RDATA_1[0]
.sym 11436 smi_ctrl_ins.r_fifo_pulled_data[5]
.sym 11440 rx_fifo.mem_i.0.0_RDATA[1]
.sym 11441 smi_ctrl_ins.r_fifo_pulled_data[1]
.sym 11444 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 11446 rx_fifo.mem_q.0.3_RDATA_3[1]
.sym 11448 rx_fifo.mem_i.0.0_RDATA[1]
.sym 11450 rx_fifo.mem_q.0.3_RDATA_3[1]
.sym 11466 smi_ctrl_ins.r_fifo_pulled_data[5]
.sym 11467 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 11468 smi_ctrl_ins.int_cnt[3]
.sym 11469 smi_ctrl_ins.int_cnt[4]
.sym 11479 rx_fifo.mem_q.0.3_RDATA_1[0]
.sym 11481 rx_fifo.mem_i.0.0_RDATA[1]
.sym 11484 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 11485 smi_ctrl_ins.int_cnt[3]
.sym 11486 smi_ctrl_ins.int_cnt[4]
.sym 11487 smi_ctrl_ins.r_fifo_pulled_data[1]
.sym 11494 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 11495 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 11496 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11497 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 11499 w_tx_data_smi[1]
.sym 11502 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 11503 w_tx_data_smi[0]
.sym 11504 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 11521 w_rx_data[4]
.sym 11522 rx_fifo.mem_q.0.1_RDATA_3[1]
.sym 11523 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 11524 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 11530 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 11531 i_button_SB_LUT4_I0_I2[3]
.sym 11542 w_rx_09_fifo_data[8]
.sym 11543 w_rx_09_fifo_data[11]
.sym 11548 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11550 smi_ctrl_ins.int_cnt[3]
.sym 11551 smi_ctrl_ins.r_fifo_pulled_data[2]
.sym 11552 w_rx_09_fifo_data[13]
.sym 11564 w_rx_09_fifo_data[12]
.sym 11565 smi_ctrl_ins.r_fifo_pulled_data[10]
.sym 11566 smi_ctrl_ins.int_cnt[4]
.sym 11569 w_rx_09_fifo_data[10]
.sym 11571 smi_ctrl_ins.r_fifo_pulled_data[2]
.sym 11572 smi_ctrl_ins.int_cnt[3]
.sym 11573 smi_ctrl_ins.r_fifo_pulled_data[10]
.sym 11574 smi_ctrl_ins.int_cnt[4]
.sym 11584 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11585 w_rx_09_fifo_data[10]
.sym 11589 w_rx_09_fifo_data[13]
.sym 11591 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11596 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11598 w_rx_09_fifo_data[12]
.sym 11608 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11610 w_rx_09_fifo_data[11]
.sym 11614 w_rx_09_fifo_data[8]
.sym 11615 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11617 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 11618 lvds_clock_$glb_clk
.sym 11619 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 11620 io_ctrl_ins.rf_pin_state[2]
.sym 11621 io_ctrl_ins.rf_pin_state[0]
.sym 11622 io_ctrl_ins.rf_pin_state[4]
.sym 11623 io_ctrl_ins.rf_pin_state[1]
.sym 11624 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 11625 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 11627 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 11636 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11641 rx_fifo.wr_addr[5]
.sym 11642 channel
.sym 11648 o_tr_vc2$SB_IO_OUT
.sym 11668 rx_fifo.mem_i.0.0_RDATA[1]
.sym 11672 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 11676 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 11679 rx_fifo.mem_q.0.2_RDATA[0]
.sym 11682 rx_fifo.mem_q.0.1_RDATA_3[1]
.sym 11691 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 11700 rx_fifo.mem_i.0.0_RDATA[1]
.sym 11703 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 11707 rx_fifo.mem_q.0.1_RDATA_3[1]
.sym 11709 rx_fifo.mem_i.0.0_RDATA[1]
.sym 11724 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 11726 rx_fifo.mem_i.0.0_RDATA[1]
.sym 11738 rx_fifo.mem_i.0.0_RDATA[1]
.sym 11739 rx_fifo.mem_q.0.2_RDATA[0]
.sym 11740 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 11741 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 11742 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11743 o_tr_vc2$SB_IO_OUT
.sym 11744 io_ctrl_ins.mixer_en_state
.sym 11745 o_rx_h_tx_l$SB_IO_OUT
.sym 11746 o_rx_h_tx_l_b$SB_IO_OUT
.sym 11747 o_shdn_rx_lna$SB_IO_OUT
.sym 11748 o_shdn_tx_lna$SB_IO_OUT
.sym 11749 o_tr_vc1_b$SB_IO_OUT
.sym 11750 o_tr_vc1$SB_IO_OUT
.sym 11751 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 11757 $io_pmod[0]$iobuf_i
.sym 11759 rx_fifo.mem_q.0.3_WDATA
.sym 11762 w_rx_data[2]
.sym 11763 w_rx_data[0]
.sym 11883 o_tr_vc1$SB_IO_OUT
.sym 12024 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 12115 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 12117 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 12305 i_rst_b$SB_IO_IN
.sym 12309 smi_ctrl_ins.soe_and_reset
.sym 12310 w_smi_data_output[0]
.sym 12312 i_smi_a2$rename$0
.sym 12313 w_smi_data_output[7]
.sym 12315 i_smi_a2$rename$0
.sym 12319 i_smi_a2$rename$0
.sym 12321 w_smi_data_output[0]
.sym 12326 w_smi_data_output[7]
.sym 12327 i_smi_a2$rename$0
.sym 12333 smi_ctrl_ins.soe_and_reset
.sym 12339 i_rst_b_SB_LUT4_I3_O
.sym 12367 i_smi_a2$rename$0
.sym 12463 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 12464 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 12465 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 12466 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 12467 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 12469 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 12470 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 12473 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 12493 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 12506 w_smi_data_output[3]
.sym 12511 i_rst_b$SB_IO_IN
.sym 12512 w_debug_smi_test
.sym 12522 spi_if_ins.w_rx_data[0]
.sym 12523 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 12525 $io_pmod[4]$iobuf_i
.sym 12528 spi_if_ins.w_rx_data[2]
.sym 12529 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 12551 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 12567 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 12582 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 12619 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 12620 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 12621 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12622 spi_if_ins.w_rx_data[0]
.sym 12623 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 12624 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12625 spi_if_ins.w_rx_data[2]
.sym 12627 spi_if_ins.w_rx_data[1]
.sym 12628 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 12629 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 12633 w_rx_data[1]
.sym 12642 rx_fifo.wr_addr[0]
.sym 12646 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 12648 spi_if_ins.w_rx_data[3]
.sym 12649 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 12650 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 12651 i_rst_b$SB_IO_IN
.sym 12654 spi_if_ins.w_rx_data[4]
.sym 12656 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 12663 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 12670 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 12671 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 12673 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 12674 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 12675 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 12677 i_rst_b$SB_IO_IN
.sym 12678 w_debug_smi_test
.sym 12679 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12680 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 12681 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 12682 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 12683 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 12684 rx_fifo.rd_addr[2]
.sym 12686 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 12688 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 12689 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12690 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12692 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 12694 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 12696 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 12697 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 12698 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 12699 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 12702 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12703 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12704 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 12705 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 12708 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 12709 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 12710 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 12711 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 12716 i_rst_b$SB_IO_IN
.sym 12717 w_debug_smi_test
.sym 12720 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 12721 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 12722 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 12723 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 12738 rx_fifo.rd_addr[2]
.sym 12740 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 12741 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12743 r_counter_$glb_clk
.sym 12744 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12745 spi_if_ins.w_rx_data[5]
.sym 12747 spi_if_ins.w_rx_data[4]
.sym 12748 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 12750 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 12751 spi_if_ins.w_rx_data[6]
.sym 12752 spi_if_ins.w_rx_data[3]
.sym 12760 rx_fifo.wr_addr[7]
.sym 12765 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12768 rx_fifo.wr_addr[3]
.sym 12769 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 12770 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 12771 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 12777 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 12779 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 12780 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 12788 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 12792 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 12795 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 12797 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 12798 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 12801 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 12804 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 12806 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 12807 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 12808 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 12809 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 12811 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 12812 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 12814 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[0]
.sym 12816 w_debug_smi_test
.sym 12819 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 12820 w_debug_smi_test
.sym 12821 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 12822 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 12834 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 12837 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[0]
.sym 12838 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 12840 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 12843 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 12844 w_debug_smi_test
.sym 12845 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 12846 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 12849 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 12850 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 12851 w_debug_smi_test
.sym 12852 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 12865 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 12866 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 12868 w_smi_data_output[6]
.sym 12869 w_smi_data_output[0]
.sym 12870 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 12871 w_smi_data_output[5]
.sym 12872 w_smi_data_output[4]
.sym 12875 w_smi_data_output[3]
.sym 12882 rx_fifo.mem_i.0.0_RDATA[1]
.sym 12883 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 12885 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 12887 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 12889 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 12890 io_pmod[4]$SB_IO_IN
.sym 12891 rx_fifo.rd_addr[2]
.sym 12892 spi_if_ins.w_rx_data[4]
.sym 12898 w_rx_24_fifo_data[19]
.sym 12899 w_smi_data_output[3]
.sym 12900 w_rx_24_fifo_data[27]
.sym 12902 w_debug_smi_test
.sym 12903 i_rst_b$SB_IO_IN
.sym 12909 w_rx_09_fifo_data[23]
.sym 12911 smi_ctrl_ins.int_cnt[3]
.sym 12912 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 12915 w_rx_09_fifo_data[22]
.sym 12917 smi_ctrl_ins.int_cnt[4]
.sym 12922 w_rx_09_fifo_data[18]
.sym 12924 smi_ctrl_ins.r_fifo_pulled_data[7]
.sym 12931 w_rx_09_fifo_data[19]
.sym 12933 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 12939 w_rx_09_fifo_data[25]
.sym 12944 w_rx_09_fifo_data[22]
.sym 12945 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 12948 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 12950 w_rx_09_fifo_data[25]
.sym 12955 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 12956 w_rx_09_fifo_data[18]
.sym 12960 smi_ctrl_ins.int_cnt[4]
.sym 12961 smi_ctrl_ins.int_cnt[3]
.sym 12962 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 12963 smi_ctrl_ins.r_fifo_pulled_data[7]
.sym 12967 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 12968 w_rx_09_fifo_data[19]
.sym 12979 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 12980 w_rx_09_fifo_data[23]
.sym 12988 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 12989 lvds_clock_$glb_clk
.sym 12990 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 12991 w_rx_24_fifo_data[23]
.sym 12992 w_rx_24_fifo_data[24]
.sym 12993 w_rx_24_fifo_data[27]
.sym 12994 w_rx_24_fifo_data[22]
.sym 12995 w_rx_24_fifo_data[25]
.sym 12996 w_rx_24_fifo_data[26]
.sym 12997 w_rx_24_fifo_data[21]
.sym 12998 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 12999 w_rx_09_fifo_data[21]
.sym 13003 w_rx_09_fifo_data[23]
.sym 13004 rx_fifo.wr_addr[5]
.sym 13006 w_smi_data_output[5]
.sym 13007 rx_fifo.wr_addr[6]
.sym 13008 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 13009 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 13011 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 13012 w_smi_data_output[0]
.sym 13013 w_rx_09_fifo_data[21]
.sym 13014 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 13015 w_rx_data[4]
.sym 13016 rx_fifo.mem_i.0.2_WDATA_1
.sym 13018 spi_if_ins.w_rx_data[2]
.sym 13021 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 13024 spi_if_ins.w_rx_data[0]
.sym 13025 w_ioc[0]
.sym 13026 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13035 smi_ctrl_ins.r_fifo_pulled_data[3]
.sym 13036 w_rx_data[2]
.sym 13038 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 13041 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 13043 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 13045 w_debug_smi_test
.sym 13046 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 13048 smi_ctrl_ins.int_cnt[4]
.sym 13049 smi_ctrl_ins.r_fifo_pulled_data[4]
.sym 13050 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 13051 smi_ctrl_ins.r_fifo_pulled_data[6]
.sym 13056 smi_ctrl_ins.int_cnt[4]
.sym 13058 smi_ctrl_ins.int_cnt[3]
.sym 13061 i_rst_b$SB_IO_IN
.sym 13063 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 13065 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 13066 smi_ctrl_ins.int_cnt[3]
.sym 13067 smi_ctrl_ins.int_cnt[4]
.sym 13068 smi_ctrl_ins.r_fifo_pulled_data[4]
.sym 13083 smi_ctrl_ins.r_fifo_pulled_data[6]
.sym 13084 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 13085 smi_ctrl_ins.int_cnt[3]
.sym 13086 smi_ctrl_ins.int_cnt[4]
.sym 13089 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 13090 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 13091 smi_ctrl_ins.int_cnt[4]
.sym 13092 smi_ctrl_ins.int_cnt[3]
.sym 13096 w_rx_data[2]
.sym 13101 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 13102 smi_ctrl_ins.int_cnt[3]
.sym 13103 smi_ctrl_ins.int_cnt[4]
.sym 13104 smi_ctrl_ins.r_fifo_pulled_data[3]
.sym 13107 smi_ctrl_ins.int_cnt[4]
.sym 13108 w_debug_smi_test
.sym 13109 smi_ctrl_ins.int_cnt[3]
.sym 13110 i_rst_b$SB_IO_IN
.sym 13111 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 13112 r_counter_$glb_clk
.sym 13114 w_ioc[2]
.sym 13115 w_ioc[3]
.sym 13117 w_ioc[0]
.sym 13118 w_cs[0]
.sym 13119 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 13120 w_ioc[4]
.sym 13121 i_rst_b$SB_IO_IN
.sym 13127 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 13128 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 13129 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 13130 w_rx_data[0]
.sym 13131 smi_ctrl_ins.r_fifo_pulled_data[3]
.sym 13132 smi_ctrl_ins.int_cnt[4]
.sym 13133 $PACKER_VCC_NET
.sym 13134 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 13135 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 13136 smi_ctrl_ins.int_cnt[3]
.sym 13137 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 13138 spi_if_ins.w_rx_data[1]
.sym 13139 w_rx_data[1]
.sym 13140 w_debug_smi_test
.sym 13143 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13144 o_shdn_tx_lna$SB_IO_OUT
.sym 13145 io_ctrl_ins.o_pmod[2]
.sym 13146 spi_if_ins.w_rx_data[4]
.sym 13147 i_rst_b$SB_IO_IN
.sym 13148 spi_if_ins.w_rx_data[3]
.sym 13149 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 13155 channel
.sym 13157 w_rx_09_fifo_data[27]
.sym 13159 w_rx_24_fifo_data[25]
.sym 13160 w_rx_24_fifo_data[26]
.sym 13161 w_rx_data[1]
.sym 13163 w_rx_09_fifo_data[24]
.sym 13164 w_rx_24_fifo_data[24]
.sym 13165 w_rx_24_fifo_data[27]
.sym 13167 w_rx_09_fifo_data[25]
.sym 13168 w_rx_data[2]
.sym 13173 w_rx_09_fifo_data[26]
.sym 13176 w_rx_data[0]
.sym 13182 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 13183 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13188 w_rx_24_fifo_data[24]
.sym 13189 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13190 channel
.sym 13191 w_rx_09_fifo_data[24]
.sym 13194 w_rx_24_fifo_data[27]
.sym 13195 channel
.sym 13196 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13197 w_rx_09_fifo_data[27]
.sym 13200 channel
.sym 13201 w_rx_24_fifo_data[26]
.sym 13202 w_rx_09_fifo_data[26]
.sym 13203 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13207 w_rx_data[1]
.sym 13219 w_rx_data[2]
.sym 13224 channel
.sym 13225 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13226 w_rx_24_fifo_data[25]
.sym 13227 w_rx_09_fifo_data[25]
.sym 13232 w_rx_data[0]
.sym 13234 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 13235 r_counter_$glb_clk
.sym 13236 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13237 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 13238 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 13239 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 13240 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 13241 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 13242 w_fetch
.sym 13244 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 13245 channel
.sym 13249 rx_fifo.mem_i.0.2_WDATA_3
.sym 13250 rx_fifo.wr_addr[2]
.sym 13252 rx_fifo.wr_addr[9]
.sym 13253 rx_fifo.mem_i.0.2_WDATA
.sym 13254 $io_pmod[3]$iobuf_i
.sym 13255 rx_fifo.mem_i.0.2_WDATA_2
.sym 13256 rx_fifo.wr_addr[4]
.sym 13257 rx_fifo.wr_addr[1]
.sym 13259 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 13260 rx_fifo.wr_addr[1]
.sym 13261 w_rx_data[2]
.sym 13263 w_ioc[0]
.sym 13265 w_rx_data[1]
.sym 13267 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 13269 w_rx_data[4]
.sym 13270 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 13280 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13298 spi_if_ins.w_rx_data[1]
.sym 13306 spi_if_ins.w_rx_data[4]
.sym 13308 spi_if_ins.w_rx_data[3]
.sym 13314 spi_if_ins.w_rx_data[4]
.sym 13329 spi_if_ins.w_rx_data[3]
.sym 13347 spi_if_ins.w_rx_data[1]
.sym 13357 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13358 r_counter_$glb_clk
.sym 13360 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13362 w_tx_data_io[2]
.sym 13363 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 13364 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13366 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 13367 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13374 rx_fifo.mem_i.0.0_RDATA[1]
.sym 13380 rx_fifo.wr_addr[9]
.sym 13383 io_pmod[0]$SB_IO_IN
.sym 13384 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 13385 io_ctrl_ins.debug_mode[0]
.sym 13387 w_rx_data[3]
.sym 13388 channel
.sym 13391 w_cs[1]
.sym 13393 w_rx_data[1]
.sym 13401 w_rx_24_fifo_data[14]
.sym 13403 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 13406 channel
.sym 13414 channel
.sym 13418 w_rx_09_fifo_data[14]
.sym 13422 w_rx_09_fifo_data[12]
.sym 13423 i_button_SB_LUT4_I0_I1[2]
.sym 13424 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13428 w_rx_09_fifo_data[29]
.sym 13429 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13430 w_rx_24_fifo_data[29]
.sym 13432 w_rx_24_fifo_data[12]
.sym 13434 i_button_SB_LUT4_I0_I1[2]
.sym 13449 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13452 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13453 w_rx_24_fifo_data[12]
.sym 13454 w_rx_09_fifo_data[12]
.sym 13455 channel
.sym 13458 w_rx_24_fifo_data[14]
.sym 13459 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13460 channel
.sym 13461 w_rx_09_fifo_data[14]
.sym 13464 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13465 w_rx_09_fifo_data[29]
.sym 13466 channel
.sym 13467 w_rx_24_fifo_data[29]
.sym 13480 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 13481 r_counter_$glb_clk
.sym 13482 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13483 w_tx_data_io[0]
.sym 13484 io_ctrl_ins.led0_state_SB_LUT4_I1_O[3]
.sym 13485 w_tx_data_io[1]
.sym 13486 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 13487 i_button_SB_LUT4_I0_I2[2]
.sym 13488 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 13489 i_button_SB_LUT4_I0_I1[2]
.sym 13490 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 13496 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 13497 rx_fifo.mem_i.0.3_WDATA_1
.sym 13498 rx_fifo.wr_addr[8]
.sym 13499 rx_fifo.wr_addr[6]
.sym 13503 rx_fifo.mem_q.0.3_WDATA_3
.sym 13505 rx_fifo.mem_q.0.3_WDATA_2
.sym 13506 rx_fifo.wr_addr[6]
.sym 13507 w_rx_data[4]
.sym 13510 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 13512 w_rx_data[4]
.sym 13513 w_ioc[0]
.sym 13516 w_rx_data[3]
.sym 13524 w_rx_data[0]
.sym 13533 w_rx_data[2]
.sym 13536 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13541 w_rx_data[4]
.sym 13547 w_rx_data[3]
.sym 13551 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 13553 w_rx_data[1]
.sym 13566 w_rx_data[2]
.sym 13572 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13575 w_rx_data[4]
.sym 13583 w_rx_data[1]
.sym 13595 w_rx_data[0]
.sym 13601 w_rx_data[3]
.sym 13603 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 13604 r_counter_$glb_clk
.sym 13605 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13606 i_button_SB_LUT4_I0_I1[3]
.sym 13607 i_button_SB_LUT4_I0_I2[1]
.sym 13608 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_1_O
.sym 13609 io_ctrl_ins.led0_state_SB_LUT4_I1_O[0]
.sym 13610 io_ctrl_ins.pmod_dir_state[4]
.sym 13611 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 13612 io_ctrl_ins.pmod_dir_state[2]
.sym 13613 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 13620 rx_fifo.mem_q.0.3_RDATA_1[0]
.sym 13621 $PACKER_VCC_NET
.sym 13624 o_led1$SB_IO_OUT
.sym 13628 rx_fifo.mem_i.0.3_WDATA
.sym 13630 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 13631 w_rx_data[1]
.sym 13633 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13634 w_tx_data_smi[0]
.sym 13635 i_rst_b$SB_IO_IN
.sym 13638 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13639 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 13640 o_shdn_tx_lna$SB_IO_OUT
.sym 13641 i_button_SB_LUT4_I0_I2[3]
.sym 13649 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13650 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13651 i_button_SB_LUT4_I0_I2[2]
.sym 13652 channel
.sym 13653 io_ctrl_ins.debug_mode[0]
.sym 13654 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 13659 io_ctrl_ins.debug_mode[1]
.sym 13660 io_pmod[4]$SB_IO_IN
.sym 13661 io_ctrl_ins.debug_mode[0]
.sym 13662 i_button_SB_LUT4_I0_I2[3]
.sym 13671 i_rst_b$SB_IO_IN
.sym 13681 io_ctrl_ins.debug_mode[0]
.sym 13683 io_ctrl_ins.debug_mode[1]
.sym 13695 channel
.sym 13710 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 13712 io_ctrl_ins.debug_mode[1]
.sym 13718 io_pmod[4]$SB_IO_IN
.sym 13722 i_rst_b$SB_IO_IN
.sym 13723 io_ctrl_ins.debug_mode[0]
.sym 13724 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13725 i_button_SB_LUT4_I0_I2[3]
.sym 13726 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13727 r_counter_$glb_clk
.sym 13728 i_button_SB_LUT4_I0_I2[2]
.sym 13729 io_ctrl_ins.o_pmod[0]
.sym 13730 io_ctrl_ins.o_pmod[1]
.sym 13731 io_ctrl_ins.o_pmod[3]
.sym 13732 io_ctrl_ins.led0_state_SB_LUT4_I1_O[2]
.sym 13733 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 13734 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 13735 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 13736 io_ctrl_ins.o_pmod[4]
.sym 13743 rx_fifo.mem_q.0.3_RDATA_3[1]
.sym 13747 rx_fifo.wr_addr[8]
.sym 13749 rx_fifo.wr_addr[9]
.sym 13750 i_config[0]$SB_IO_IN
.sym 13751 io_pmod[3]$SB_IO_IN
.sym 13754 w_tx_data_smi[1]
.sym 13755 w_ioc[0]
.sym 13756 o_tr_vc1$SB_IO_OUT
.sym 13757 i_rst_b$SB_IO_IN
.sym 13758 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 13760 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 13762 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 13770 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13771 w_rx_data[3]
.sym 13772 io_ctrl_ins.rf_mode[0]
.sym 13773 w_rx_data[0]
.sym 13774 w_rx_data[4]
.sym 13778 w_rx_data[2]
.sym 13784 i_button_SB_LUT4_I0_I2[3]
.sym 13788 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 13790 w_rx_data[1]
.sym 13793 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13804 w_rx_data[2]
.sym 13811 w_rx_data[0]
.sym 13815 w_rx_data[4]
.sym 13822 w_rx_data[1]
.sym 13827 io_ctrl_ins.rf_mode[0]
.sym 13828 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13829 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13830 i_button_SB_LUT4_I0_I2[3]
.sym 13833 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13834 io_ctrl_ins.rf_mode[0]
.sym 13845 w_rx_data[3]
.sym 13849 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 13850 r_counter_$glb_clk
.sym 13853 io_ctrl_ins.rf_pin_state[5]
.sym 13854 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 13855 io_ctrl_ins.rf_pin_state[7]
.sym 13856 io_ctrl_ins.rf_pin_state[6]
.sym 13857 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 13864 io_pmod[0]$SB_IO_IN
.sym 13869 w_rx_24_fifo_data[13]
.sym 13877 i_rst_b$SB_IO_IN
.sym 13880 o_tr_vc1_b$SB_IO_OUT
.sym 13893 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13895 io_ctrl_ins.rf_pin_state[4]
.sym 13896 io_ctrl_ins.rf_pin_state[1]
.sym 13897 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 13898 i_button_SB_LUT4_I0_I2[3]
.sym 13900 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 13901 io_ctrl_ins.rf_pin_state[2]
.sym 13902 io_ctrl_ins.rf_pin_state[0]
.sym 13903 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13904 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13906 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13910 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13911 i_button_SB_LUT4_I0_I2[3]
.sym 13912 io_ctrl_ins.rf_pin_state[7]
.sym 13918 io_ctrl_ins.rf_pin_state[5]
.sym 13920 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 13921 io_ctrl_ins.rf_pin_state[6]
.sym 13926 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13927 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 13928 i_button_SB_LUT4_I0_I2[3]
.sym 13929 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13932 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13933 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13934 i_button_SB_LUT4_I0_I2[3]
.sym 13935 io_ctrl_ins.rf_pin_state[0]
.sym 13938 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 13939 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13941 io_ctrl_ins.rf_pin_state[7]
.sym 13944 io_ctrl_ins.rf_pin_state[6]
.sym 13945 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 13946 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13950 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13952 i_button_SB_LUT4_I0_I2[3]
.sym 13953 io_ctrl_ins.rf_pin_state[1]
.sym 13956 i_button_SB_LUT4_I0_I2[3]
.sym 13957 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13958 io_ctrl_ins.rf_pin_state[2]
.sym 13959 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13962 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13963 i_button_SB_LUT4_I0_I2[3]
.sym 13964 io_ctrl_ins.rf_pin_state[4]
.sym 13965 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13968 i_button_SB_LUT4_I0_I2[3]
.sym 13969 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13970 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13971 io_ctrl_ins.rf_pin_state[5]
.sym 13972 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 13973 r_counter_$glb_clk
.sym 13989 o_shdn_tx_lna$SB_IO_OUT
.sym 13991 $PACKER_VCC_NET
.sym 13993 o_rx_h_tx_l$SB_IO_OUT
.sym 13994 i_button_SB_LUT4_I0_I2[3]
.sym 13995 o_rx_h_tx_l_b$SB_IO_OUT
.sym 14008 o_tr_vc1_b$SB_IO_OUT
.sym 14113 o_tr_vc2$SB_IO_OUT
.sym 14131 i_rst_b$SB_IO_IN
.sym 14249 i_rst_b$SB_IO_IN
.sym 14270 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 14277 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 14282 i_rst_b$SB_IO_IN
.sym 14316 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 14325 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 14326 i_rst_b$SB_IO_IN
.sym 14344 i_rst_b$SB_IO_IN
.sym 14352 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 14365 i_rst_b$SB_IO_IN
.sym 14388 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14401 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14418 i_rst_b_SB_LUT4_I3_O
.sym 14419 w_smi_data_output[3]
.sym 14421 i_smi_a2$rename$0
.sym 14430 w_smi_data_output[3]
.sym 14436 i_smi_a2$rename$0
.sym 14440 i_rst_b_SB_LUT4_I3_O
.sym 14445 spi_if_ins.spi.r2_rx_done
.sym 14446 smi_ctrl_ins.soe_and_reset
.sym 14458 spi_if_ins.w_rx_data[1]
.sym 14466 spi_if_ins.w_rx_data[3]
.sym 14474 i_rst_b$SB_IO_IN
.sym 14476 i_smi_a2$rename$0
.sym 14510 i_rst_b$SB_IO_IN
.sym 14546 i_rst_b$SB_IO_IN
.sym 14572 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 14573 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 14575 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 14576 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 14577 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 14578 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 14579 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 14595 i_rst_b$SB_IO_IN
.sym 14597 i_smi_soe_se$SB_IO_IN
.sym 14614 spi_if_ins.w_rx_data[0]
.sym 14626 spi_if_ins.w_rx_data[5]
.sym 14627 w_smi_data_output[4]
.sym 14649 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 14650 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 14658 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 14663 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 14664 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 14667 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 14676 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 14680 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 14682 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 14688 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 14689 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 14695 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 14696 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 14701 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 14703 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 14706 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 14718 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 14720 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 14724 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 14725 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 14728 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 14729 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 14730 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14731 spi_if_ins.spi.r_rx_byte[2]
.sym 14732 spi_if_ins.spi.r_rx_byte[4]
.sym 14733 spi_if_ins.spi.r_rx_byte[6]
.sym 14734 spi_if_ins.spi.r_rx_byte[5]
.sym 14735 spi_if_ins.spi.r_rx_byte[7]
.sym 14736 spi_if_ins.spi.r_rx_byte[0]
.sym 14737 spi_if_ins.spi.r_rx_byte[3]
.sym 14738 spi_if_ins.spi.r_rx_byte[1]
.sym 14743 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 14747 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 14752 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 14754 i_mosi$SB_IO_IN
.sym 14755 w_smi_data_output[6]
.sym 14758 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 14764 spi_if_ins.spi.r2_rx_done
.sym 14772 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 14773 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 14774 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 14775 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 14776 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 14779 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 14781 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14782 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14786 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 14793 spi_if_ins.spi.r_rx_byte[0]
.sym 14795 spi_if_ins.spi.r_rx_byte[1]
.sym 14796 spi_if_ins.spi.r_rx_byte[2]
.sym 14797 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 14799 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14806 spi_if_ins.spi.r_rx_byte[0]
.sym 14811 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 14812 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 14813 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 14814 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 14817 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 14818 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 14819 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 14820 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 14823 spi_if_ins.spi.r_rx_byte[2]
.sym 14837 spi_if_ins.spi.r_rx_byte[1]
.sym 14842 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 14847 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14850 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14851 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14852 r_counter_$glb_clk
.sym 14855 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14856 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 14857 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14859 spi_if_ins.spi.r3_rx_done
.sym 14861 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 14862 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 14877 i_mosi$SB_IO_IN
.sym 14878 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 14879 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 14881 spi_if_ins.w_rx_data[2]
.sym 14886 spi_if_ins.w_rx_data[5]
.sym 14888 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 14889 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14897 spi_if_ins.spi.r_rx_byte[6]
.sym 14901 spi_if_ins.spi.r_rx_byte[3]
.sym 14902 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 14904 spi_if_ins.spi.r_rx_byte[4]
.sym 14906 spi_if_ins.spi.r_rx_byte[5]
.sym 14907 spi_if_ins.spi.r_rx_byte[7]
.sym 14913 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14925 w_debug_smi_test
.sym 14926 i_rst_b$SB_IO_IN
.sym 14930 spi_if_ins.spi.r_rx_byte[5]
.sym 14940 spi_if_ins.spi.r_rx_byte[4]
.sym 14948 spi_if_ins.spi.r_rx_byte[7]
.sym 14958 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 14960 w_debug_smi_test
.sym 14961 i_rst_b$SB_IO_IN
.sym 14964 spi_if_ins.spi.r_rx_byte[6]
.sym 14971 spi_if_ins.spi.r_rx_byte[3]
.sym 14974 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14975 r_counter_$glb_clk
.sym 14978 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 14979 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 14980 w_rx_09_fifo_data[22]
.sym 14981 w_rx_09_fifo_data[23]
.sym 14982 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 14983 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 14988 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 14989 spi_if_ins.w_rx_data[5]
.sym 14992 rx_fifo.wr_addr[0]
.sym 14994 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 14995 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 14997 $io_pmod[4]$iobuf_i
.sym 14999 io_pmod[1]$SB_IO_IN
.sym 15000 rx_fifo.wr_addr[0]
.sym 15001 spi_if_ins.w_rx_data[0]
.sym 15002 w_rx_24_fifo_data[20]
.sym 15004 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15007 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15010 spi_if_ins.w_rx_data[6]
.sym 15011 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15020 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 15021 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 15022 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 15023 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 15024 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 15028 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 15029 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 15031 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 15032 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 15033 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 15034 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 15036 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 15037 w_debug_smi_test
.sym 15038 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 15040 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 15042 smi_ctrl_ins.int_cnt[4]
.sym 15043 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 15045 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 15046 smi_ctrl_ins.int_cnt[3]
.sym 15047 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 15048 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 15051 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 15052 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 15053 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 15054 w_debug_smi_test
.sym 15057 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 15058 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 15059 w_debug_smi_test
.sym 15060 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 15063 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 15064 smi_ctrl_ins.int_cnt[4]
.sym 15065 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 15066 smi_ctrl_ins.int_cnt[3]
.sym 15069 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 15070 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 15071 w_debug_smi_test
.sym 15072 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 15075 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 15076 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 15077 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 15078 w_debug_smi_test
.sym 15093 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 15094 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 15095 w_debug_smi_test
.sym 15096 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 15097 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 15098 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 15100 w_rx_data[6]
.sym 15101 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15102 w_rx_data[5]
.sym 15104 w_rx_data[7]
.sym 15105 w_rx_data[0]
.sym 15106 w_rx_data[2]
.sym 15107 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15108 i_rst_b$SB_IO_IN
.sym 15111 i_rst_b$SB_IO_IN
.sym 15114 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 15116 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 15117 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 15119 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 15122 w_debug_smi_test
.sym 15123 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 15124 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15126 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15127 w_rx_data[0]
.sym 15129 w_smi_data_output[4]
.sym 15132 spi_if_ins.w_rx_data[5]
.sym 15135 w_ioc[0]
.sym 15146 smi_ctrl_ins.int_cnt[3]
.sym 15149 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 15150 smi_ctrl_ins.int_cnt[4]
.sym 15151 w_rx_24_fifo_data[19]
.sym 15158 w_rx_24_fifo_data[24]
.sym 15162 w_rx_24_fifo_data[20]
.sym 15163 w_rx_24_fifo_data[21]
.sym 15165 w_rx_24_fifo_data[23]
.sym 15166 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15168 w_rx_24_fifo_data[22]
.sym 15169 w_rx_24_fifo_data[25]
.sym 15172 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 15174 w_rx_24_fifo_data[21]
.sym 15176 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15181 w_rx_24_fifo_data[22]
.sym 15183 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15186 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15189 w_rx_24_fifo_data[25]
.sym 15192 w_rx_24_fifo_data[20]
.sym 15193 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15198 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15199 w_rx_24_fifo_data[23]
.sym 15204 w_rx_24_fifo_data[24]
.sym 15207 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15210 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 15211 w_rx_24_fifo_data[19]
.sym 15216 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 15217 smi_ctrl_ins.int_cnt[4]
.sym 15218 smi_ctrl_ins.int_cnt[3]
.sym 15219 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 15220 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 15221 lvds_clock_$glb_clk
.sym 15222 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 15224 spi_if_ins.spi.r_tx_byte[1]
.sym 15225 spi_if_ins.spi.r_tx_byte[6]
.sym 15226 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15227 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 15229 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15231 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15236 w_rx_data[2]
.sym 15237 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 15240 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 15241 rx_fifo.wr_addr[3]
.sym 15243 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15244 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15245 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 15247 w_rx_data[5]
.sym 15248 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[3]
.sym 15249 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 15250 w_rx_24_fifo_data[22]
.sym 15251 w_rx_data[7]
.sym 15252 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15253 i_button_SB_LUT4_I0_I1[0]
.sym 15254 w_rx_24_fifo_data[26]
.sym 15257 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 15265 spi_if_ins.w_rx_data[4]
.sym 15269 spi_if_ins.w_rx_data[0]
.sym 15271 spi_if_ins.w_rx_data[2]
.sym 15281 spi_if_ins.w_rx_data[3]
.sym 15282 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15286 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15290 spi_if_ins.w_rx_data[1]
.sym 15292 i_rst_b$SB_IO_IN
.sym 15298 spi_if_ins.w_rx_data[2]
.sym 15303 spi_if_ins.w_rx_data[3]
.sym 15317 spi_if_ins.w_rx_data[0]
.sym 15323 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15327 spi_if_ins.w_rx_data[1]
.sym 15334 spi_if_ins.w_rx_data[4]
.sym 15341 i_rst_b$SB_IO_IN
.sym 15343 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15344 r_counter_$glb_clk
.sym 15347 i_button_SB_LUT4_I0_I1[0]
.sym 15348 io_pmod_SB_DFFE_Q_E
.sym 15349 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15351 w_load
.sym 15358 w_cs[1]
.sym 15359 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 15361 spi_if_ins.r_tx_byte[1]
.sym 15365 channel
.sym 15366 io_pmod[1]$SB_IO_IN
.sym 15368 w_cs[0]
.sym 15373 w_ioc[0]
.sym 15374 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 15376 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 15377 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 15378 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15380 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15381 i_button_SB_LUT4_I0_I1[0]
.sym 15387 w_ioc[2]
.sym 15389 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15391 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 15392 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 15394 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 15395 w_ioc[2]
.sym 15396 w_ioc[3]
.sym 15398 w_ioc[0]
.sym 15399 w_cs[0]
.sym 15400 w_fetch
.sym 15401 w_ioc[4]
.sym 15403 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15412 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 15414 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15415 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 15417 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 15420 w_ioc[3]
.sym 15421 w_ioc[4]
.sym 15422 w_ioc[2]
.sym 15423 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 15426 w_cs[0]
.sym 15428 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 15429 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15433 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 15434 w_fetch
.sym 15435 w_cs[0]
.sym 15439 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 15444 w_ioc[0]
.sym 15446 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15450 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 15462 w_ioc[2]
.sym 15463 w_ioc[3]
.sym 15464 w_ioc[4]
.sym 15466 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15467 r_counter_$glb_clk
.sym 15468 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 15469 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[3]
.sym 15471 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 15475 r_tx_data[0]
.sym 15476 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15481 rx_fifo.mem_i.0.2_WDATA_1
.sym 15483 $PACKER_VCC_NET
.sym 15486 io_pmod[1]$SB_IO_IN
.sym 15487 io_pmod[0]$SB_IO_IN
.sym 15490 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 15491 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 15492 rx_fifo.wr_addr[6]
.sym 15495 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15502 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[3]
.sym 15503 w_cs[2]
.sym 15504 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 15510 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15512 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15513 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 15514 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 15515 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 15516 w_ioc[0]
.sym 15517 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 15518 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15519 i_rst_b$SB_IO_IN
.sym 15521 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 15523 w_fetch
.sym 15524 io_ctrl_ins.o_pmod[2]
.sym 15525 o_shdn_tx_lna$SB_IO_OUT
.sym 15529 w_cs[2]
.sym 15532 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 15533 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15534 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 15543 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 15544 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 15556 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 15558 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 15561 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15562 w_ioc[0]
.sym 15563 io_ctrl_ins.o_pmod[2]
.sym 15564 o_shdn_tx_lna$SB_IO_OUT
.sym 15567 i_rst_b$SB_IO_IN
.sym 15568 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 15569 w_fetch
.sym 15570 w_cs[2]
.sym 15579 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15580 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 15581 w_ioc[0]
.sym 15585 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15586 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 15587 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 15589 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15590 r_counter_$glb_clk
.sym 15591 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 15593 w_tx_data_io[2]
.sym 15594 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 15595 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[3]
.sym 15597 o_led0$SB_IO_OUT
.sym 15598 o_led1$SB_IO_OUT
.sym 15599 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 15606 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 15610 i_rst_b$SB_IO_IN
.sym 15611 w_tx_data_smi[0]
.sym 15612 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 15613 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 15614 w_cs[1]
.sym 15615 i_rst_b$SB_IO_IN
.sym 15616 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 15617 w_rx_data[2]
.sym 15618 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 15620 w_rx_data[0]
.sym 15621 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15622 io_ctrl_ins.led0_state_SB_LUT4_I1_O[2]
.sym 15623 w_ioc[0]
.sym 15624 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 15625 i_button_SB_LUT4_I0_I1[0]
.sym 15627 w_ioc[0]
.sym 15634 io_ctrl_ins.rf_mode[0]
.sym 15636 w_cs[1]
.sym 15637 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 15639 io_ctrl_ins.pmod_dir_state[2]
.sym 15640 io_ctrl_ins.led0_state_SB_LUT4_I1_O[2]
.sym 15641 i_button_SB_LUT4_I0_I1[3]
.sym 15642 o_led1$SB_IO_OUT
.sym 15643 w_ioc[0]
.sym 15644 io_ctrl_ins.led0_state_SB_LUT4_I1_O[0]
.sym 15645 io_ctrl_ins.debug_mode[1]
.sym 15646 io_ctrl_ins.debug_mode[0]
.sym 15647 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 15648 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 15649 i_button_SB_LUT4_I0_I1[2]
.sym 15650 io_ctrl_ins.led0_state_SB_LUT4_I1_O[3]
.sym 15651 i_button_SB_LUT4_I0_I1[0]
.sym 15653 i_button_SB_LUT4_I0_I2[2]
.sym 15654 o_led0$SB_IO_OUT
.sym 15655 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15657 i_button_SB_LUT4_I0_I1[2]
.sym 15660 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[3]
.sym 15661 i_button_SB_LUT4_I0_I2[2]
.sym 15663 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 15664 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 15666 i_button_SB_LUT4_I0_I1[2]
.sym 15667 io_ctrl_ins.led0_state_SB_LUT4_I1_O[3]
.sym 15668 io_ctrl_ins.led0_state_SB_LUT4_I1_O[0]
.sym 15669 io_ctrl_ins.led0_state_SB_LUT4_I1_O[2]
.sym 15672 o_led0$SB_IO_OUT
.sym 15673 i_button_SB_LUT4_I0_I1[0]
.sym 15674 i_button_SB_LUT4_I0_I2[2]
.sym 15675 io_ctrl_ins.debug_mode[0]
.sym 15678 i_button_SB_LUT4_I0_I2[2]
.sym 15679 io_ctrl_ins.debug_mode[1]
.sym 15680 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 15681 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 15685 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15686 w_cs[1]
.sym 15687 i_button_SB_LUT4_I0_I2[2]
.sym 15690 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 15691 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 15693 w_ioc[0]
.sym 15696 io_ctrl_ins.rf_mode[0]
.sym 15697 i_button_SB_LUT4_I0_I1[2]
.sym 15698 i_button_SB_LUT4_I0_I2[2]
.sym 15699 io_ctrl_ins.pmod_dir_state[2]
.sym 15704 i_button_SB_LUT4_I0_I1[2]
.sym 15708 i_button_SB_LUT4_I0_I1[3]
.sym 15709 o_led1$SB_IO_OUT
.sym 15710 i_button_SB_LUT4_I0_I1[2]
.sym 15711 i_button_SB_LUT4_I0_I1[0]
.sym 15712 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[3]
.sym 15713 r_counter_$glb_clk
.sym 15714 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 15715 i_button_SB_LUT4_I0_I1[2]
.sym 15716 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 15717 w_tx_data_io[3]
.sym 15718 io_ctrl_ins.led0_state_SB_LUT4_I1_I2[0]
.sym 15719 w_tx_data_io[4]
.sym 15720 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_1_O
.sym 15721 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 15728 o_led1$SB_IO_OUT
.sym 15730 w_rx_data[1]
.sym 15733 w_tx_data_io[1]
.sym 15734 w_tx_data_smi[1]
.sym 15740 i_button$SB_IO_IN
.sym 15741 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[3]
.sym 15742 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_1_O
.sym 15744 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15745 o_led0$SB_IO_OUT
.sym 15746 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 15747 w_rx_data[5]
.sym 15748 w_rx_data[7]
.sym 15749 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 15750 i_button_SB_LUT4_I0_I1[0]
.sym 15758 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_1_O
.sym 15760 w_rx_data[4]
.sym 15764 w_rx_data[1]
.sym 15765 i_button_SB_LUT4_I0_I2[1]
.sym 15766 w_rx_data[3]
.sym 15768 i_button_SB_LUT4_I0_I2[2]
.sym 15772 i_button_SB_LUT4_I0_I1[2]
.sym 15777 w_rx_data[2]
.sym 15779 i_button_SB_LUT4_I0_I2[3]
.sym 15780 w_rx_data[0]
.sym 15783 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15784 io_ctrl_ins.pmod_dir_state[4]
.sym 15785 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_1_O
.sym 15790 w_rx_data[1]
.sym 15795 w_rx_data[3]
.sym 15803 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_1_O
.sym 15807 w_rx_data[0]
.sym 15815 w_rx_data[4]
.sym 15819 i_button_SB_LUT4_I0_I2[2]
.sym 15820 i_button_SB_LUT4_I0_I1[2]
.sym 15821 i_button_SB_LUT4_I0_I2[3]
.sym 15822 i_button_SB_LUT4_I0_I2[1]
.sym 15828 w_rx_data[2]
.sym 15831 i_button_SB_LUT4_I0_I2[2]
.sym 15832 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15833 io_ctrl_ins.pmod_dir_state[4]
.sym 15834 i_button_SB_LUT4_I0_I1[2]
.sym 15835 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_1_O
.sym 15836 r_counter_$glb_clk
.sym 15838 io_ctrl_ins.pmod_dir_state[7]
.sym 15839 io_ctrl_ins.pmod_dir_state[5]
.sym 15840 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 15841 i_button_SB_LUT4_I0_O[1]
.sym 15842 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15843 io_ctrl_ins.pmod_dir_state[6]
.sym 15844 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 15845 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 15851 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 15857 i_rst_b$SB_IO_IN
.sym 15863 w_rx_data[6]
.sym 15865 w_ioc[0]
.sym 15866 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15879 w_rx_data[3]
.sym 15880 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 15883 w_rx_data[4]
.sym 15884 w_rx_data[1]
.sym 15887 io_ctrl_ins.o_pmod[0]
.sym 15888 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 15889 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 15890 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 15892 w_rx_data[0]
.sym 15894 w_ioc[0]
.sym 15895 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15896 io_ctrl_ins.mixer_en_state
.sym 15903 o_tr_vc2$SB_IO_OUT
.sym 15905 io_ctrl_ins.o_pmod[3]
.sym 15912 w_rx_data[0]
.sym 15918 w_rx_data[1]
.sym 15926 w_rx_data[3]
.sym 15930 io_ctrl_ins.mixer_en_state
.sym 15931 w_ioc[0]
.sym 15932 io_ctrl_ins.o_pmod[0]
.sym 15933 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15936 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 15937 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 15942 o_tr_vc2$SB_IO_OUT
.sym 15943 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15944 io_ctrl_ins.o_pmod[3]
.sym 15945 w_ioc[0]
.sym 15948 w_ioc[0]
.sym 15949 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 15950 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 15957 w_rx_data[4]
.sym 15958 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 15959 r_counter_$glb_clk
.sym 15961 io_ctrl_ins.o_pmod[6]
.sym 15962 io_ctrl_ins.o_pmod[7]
.sym 15963 io_ctrl_ins.o_pmod[5]
.sym 15965 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 15966 i_button_SB_LUT4_I0_O[0]
.sym 15968 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 15974 o_tr_vc1_b$SB_IO_OUT
.sym 15980 io_pmod[0]$SB_IO_IN
.sym 16006 o_shdn_rx_lna$SB_IO_OUT
.sym 16007 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 16011 io_ctrl_ins.o_pmod[1]
.sym 16014 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 16016 w_ioc[0]
.sym 16018 w_rx_data[7]
.sym 16019 w_rx_data[5]
.sym 16020 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 16023 w_rx_data[6]
.sym 16041 w_rx_data[5]
.sym 16050 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 16054 w_rx_data[7]
.sym 16060 w_rx_data[6]
.sym 16065 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 16066 io_ctrl_ins.o_pmod[1]
.sym 16067 w_ioc[0]
.sym 16068 o_shdn_rx_lna$SB_IO_OUT
.sym 16081 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 16082 r_counter_$glb_clk
.sym 16102 w_tx_data_io[6]
.sym 16104 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16105 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 16223 o_tr_vc1$SB_IO_OUT
.sym 16236 i_button$SB_IO_IN
.sym 16237 o_led0$SB_IO_OUT
.sym 16345 o_tr_vc1_b$SB_IO_OUT
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16497 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 16512 w_lvds_rx_24_d1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 16556 i_ss_SB_LUT4_I3_O
.sym 16560 spi_if_ins.spi.r_rx_done
.sym 16575 w_rx_data[0]
.sym 16577 w_rx_data[2]
.sym 16585 i_smi_soe_se$SB_IO_IN
.sym 16587 w_smi_data_output[4]
.sym 16604 i_smi_soe_se$SB_IO_IN
.sym 16607 i_rst_b$SB_IO_IN
.sym 16626 spi_if_ins.spi.r_rx_done
.sym 16637 spi_if_ins.spi.r_rx_done
.sym 16642 i_smi_soe_se$SB_IO_IN
.sym 16643 i_rst_b$SB_IO_IN
.sym 16675 r_counter_$glb_clk
.sym 16683 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16684 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 16685 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16686 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16687 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 16697 spi_if_ins.spi.r2_rx_done
.sym 16700 i_sck$SB_IO_IN
.sym 16710 i_ss$SB_IO_IN
.sym 16736 smi_ctrl_ins.soe_and_reset
.sym 16758 i_sck$SB_IO_IN
.sym 16764 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16769 i_ss_SB_LUT4_I3_O
.sym 16770 i_mosi$SB_IO_IN
.sym 16777 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16782 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16786 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16787 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16789 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16794 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16797 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16810 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16815 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16824 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16828 i_mosi$SB_IO_IN
.sym 16833 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16837 i_ss_SB_LUT4_I3_O
.sym 16838 i_sck$SB_IO_IN
.sym 16846 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16851 w_rx_data[6]
.sym 16853 i_ss$SB_IO_IN
.sym 16859 i_sck$SB_IO_IN
.sym 16862 i_sck$SB_IO_IN
.sym 16867 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 16870 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 16872 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 16881 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16882 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 16884 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16885 i_mosi$SB_IO_IN
.sym 16887 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16888 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16890 i_sck$SB_IO_IN
.sym 16892 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16893 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16894 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16916 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16920 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16928 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16932 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16939 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 16945 i_mosi$SB_IO_IN
.sym 16951 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16959 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16960 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16961 i_sck$SB_IO_IN
.sym 16964 rx_fifo.wr_addr[4]
.sym 16965 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 16967 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 16969 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 16976 i_sck$SB_IO_IN
.sym 16981 i_ss$SB_IO_IN
.sym 16989 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 16990 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 16992 w_rx_24_fifo_data[21]
.sym 16993 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 16995 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 16996 w_rx_24_fifo_data[23]
.sym 16998 rx_fifo.rd_addr[2]
.sym 17009 spi_if_ins.spi.r2_rx_done
.sym 17013 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17032 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 17033 spi_if_ins.spi.r3_rx_done
.sym 17043 spi_if_ins.spi.r2_rx_done
.sym 17046 spi_if_ins.spi.r3_rx_done
.sym 17052 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 17058 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17069 spi_if_ins.spi.r2_rx_done
.sym 17080 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17084 r_counter_$glb_clk
.sym 17086 rx_fifo.mem_i.0.1_WDATA
.sym 17087 smi_ctrl_ins.r_fifo_pulled_data[22]
.sym 17088 rx_fifo.mem_i.0.1_WDATA_3
.sym 17089 rx_fifo.mem_i.0.1_WDATA_2
.sym 17090 rx_fifo.mem_i.0.1_WDATA_1
.sym 17091 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 17092 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 17093 smi_ctrl_ins.r_fifo_pulled_data[17]
.sym 17103 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17111 w_rx_data[2]
.sym 17113 channel
.sym 17114 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 17117 rx_fifo.mem_i.0.0_RDATA[1]
.sym 17121 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17137 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 17140 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 17141 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 17142 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 17144 smi_ctrl_ins.int_cnt[3]
.sym 17148 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 17149 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 17151 w_rx_09_fifo_data[21]
.sym 17152 smi_ctrl_ins.r_fifo_pulled_data[22]
.sym 17155 w_rx_09_fifo_data[20]
.sym 17156 smi_ctrl_ins.int_cnt[4]
.sym 17157 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 17158 smi_ctrl_ins.r_fifo_pulled_data[17]
.sym 17166 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 17167 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 17168 smi_ctrl_ins.int_cnt[3]
.sym 17169 smi_ctrl_ins.int_cnt[4]
.sym 17172 smi_ctrl_ins.int_cnt[4]
.sym 17173 smi_ctrl_ins.int_cnt[3]
.sym 17174 smi_ctrl_ins.r_fifo_pulled_data[17]
.sym 17175 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 17178 w_rx_09_fifo_data[20]
.sym 17179 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 17186 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 17187 w_rx_09_fifo_data[21]
.sym 17190 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 17191 smi_ctrl_ins.r_fifo_pulled_data[22]
.sym 17192 smi_ctrl_ins.int_cnt[3]
.sym 17193 smi_ctrl_ins.int_cnt[4]
.sym 17196 smi_ctrl_ins.int_cnt[4]
.sym 17197 smi_ctrl_ins.int_cnt[3]
.sym 17198 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 17199 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 17206 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 17207 lvds_clock_$glb_clk
.sym 17208 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 17209 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 17210 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 17211 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 17212 smi_ctrl_ins.r_fifo_pulled_data[3]
.sym 17213 smi_ctrl_ins.r_fifo_pulled_data[20]
.sym 17214 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 17215 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 17216 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 17223 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 17228 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 17230 w_rx_24_fifo_data[22]
.sym 17233 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 17235 w_rx_data[0]
.sym 17236 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 17237 w_rx_data[2]
.sym 17238 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 17239 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17240 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 17243 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 17244 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 17251 spi_if_ins.w_rx_data[5]
.sym 17252 spi_if_ins.w_rx_data[2]
.sym 17253 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17254 spi_if_ins.w_rx_data[0]
.sym 17257 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17261 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17263 spi_if_ins.w_rx_data[6]
.sym 17264 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 17265 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 17269 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17273 i_rst_b$SB_IO_IN
.sym 17281 i_rst_b$SB_IO_IN
.sym 17283 spi_if_ins.w_rx_data[6]
.sym 17289 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17290 i_rst_b$SB_IO_IN
.sym 17291 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17292 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 17296 spi_if_ins.w_rx_data[5]
.sym 17310 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17316 spi_if_ins.w_rx_data[0]
.sym 17321 spi_if_ins.w_rx_data[2]
.sym 17325 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 17326 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 17327 i_rst_b$SB_IO_IN
.sym 17329 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17330 r_counter_$glb_clk
.sym 17333 spi_if_ins.spi.SCKr[0]
.sym 17334 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17335 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17336 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17337 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17338 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17339 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17346 w_rx_data[0]
.sym 17347 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 17348 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 17351 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17353 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 17354 rx_fifo.mem_q.0.0_RDATA[1]
.sym 17361 smi_ctrl_ins.int_cnt[3]
.sym 17362 $PACKER_VCC_NET
.sym 17366 spi_if_ins.r_tx_byte[6]
.sym 17376 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 17377 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17380 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17381 spi_if_ins.w_rx_data[6]
.sym 17385 spi_if_ins.w_rx_data[5]
.sym 17387 spi_if_ins.r_tx_byte[1]
.sym 17392 spi_if_ins.r_tx_byte[6]
.sym 17400 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17414 spi_if_ins.r_tx_byte[1]
.sym 17421 spi_if_ins.r_tx_byte[6]
.sym 17424 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17431 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 17443 spi_if_ins.w_rx_data[5]
.sym 17445 spi_if_ins.w_rx_data[6]
.sym 17452 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17453 r_counter_$glb_clk
.sym 17454 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17456 $PACKER_VCC_NET
.sym 17457 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17458 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17459 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17460 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17461 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17462 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17469 w_debug_smi_test
.sym 17471 rx_fifo.mem_i.0.0_RDATA[1]
.sym 17472 i_sck$SB_IO_IN
.sym 17473 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17474 w_cs[2]
.sym 17475 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17477 spi_if_ins.w_rx_data[6]
.sym 17479 rx_fifo.rd_addr[2]
.sym 17480 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 17483 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 17487 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17490 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 17499 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17500 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 17501 w_load
.sym 17503 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 17507 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 17509 w_fetch
.sym 17513 i_button_SB_LUT4_I0_I1[0]
.sym 17515 w_ioc[0]
.sym 17518 w_cs[2]
.sym 17519 i_rst_b$SB_IO_IN
.sym 17523 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17525 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 17535 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 17536 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 17537 w_ioc[0]
.sym 17541 w_cs[2]
.sym 17542 i_rst_b$SB_IO_IN
.sym 17543 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 17544 i_button_SB_LUT4_I0_I1[0]
.sym 17547 w_load
.sym 17550 w_fetch
.sym 17559 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17575 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 17576 r_counter_$glb_clk
.sym 17577 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 17578 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17579 spi_if_ins.spi.r_tx_byte[5]
.sym 17580 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17581 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17582 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17583 spi_if_ins.spi.r_tx_byte[2]
.sym 17584 spi_if_ins.spi.r_tx_byte[7]
.sym 17585 spi_if_ins.spi.r_tx_byte[3]
.sym 17594 i_button_SB_LUT4_I0_I1[0]
.sym 17595 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17596 io_pmod_SB_DFFE_Q_E
.sym 17599 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 17604 channel
.sym 17605 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 17608 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 17609 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17610 io_pmod[1]$SB_IO_IN
.sym 17611 w_cs[1]
.sym 17613 i_config[1]$SB_IO_IN
.sym 17619 w_tx_data_sys[0]
.sym 17621 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 17622 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 17623 i_rst_b$SB_IO_IN
.sym 17624 w_cs[1]
.sym 17626 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 17627 w_tx_data_smi[0]
.sym 17630 spi_if_ins.o_cs_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 17634 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 17635 w_tx_data_io[0]
.sym 17637 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 17643 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 17644 i_glob_clock$SB_IO_IN
.sym 17647 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 17648 w_fetch
.sym 17650 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 17652 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 17654 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 17655 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 17664 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 17665 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 17666 w_tx_data_io[0]
.sym 17667 w_tx_data_smi[0]
.sym 17688 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 17689 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 17690 w_tx_data_sys[0]
.sym 17691 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 17694 w_cs[1]
.sym 17695 w_fetch
.sym 17697 i_rst_b$SB_IO_IN
.sym 17698 spi_if_ins.o_cs_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 17699 i_glob_clock$SB_IO_IN
.sym 17701 spi_if_ins.r_tx_byte[5]
.sym 17702 spi_if_ins.r_tx_byte[2]
.sym 17704 spi_if_ins.r_tx_byte[0]
.sym 17708 spi_if_ins.r_tx_byte[3]
.sym 17712 i_config[3]$SB_IO_IN
.sym 17713 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 17714 lvds_clock
.sym 17716 spi_if_ins.o_cs_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 17723 w_tx_data_sys[0]
.sym 17725 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 17728 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 17729 w_rx_data[2]
.sym 17730 i_glob_clock$SB_IO_IN
.sym 17731 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 17732 w_rx_data[0]
.sym 17733 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 17736 io_ctrl_ins.led0_state_SB_LUT4_I1_I2[0]
.sym 17742 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[3]
.sym 17744 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 17748 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 17752 i_button_SB_LUT4_I0_I1[0]
.sym 17756 w_rx_data[1]
.sym 17757 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 17760 w_tx_data_io[2]
.sym 17768 w_rx_data[0]
.sym 17771 w_cs[1]
.sym 17784 w_tx_data_io[2]
.sym 17789 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 17794 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[3]
.sym 17807 w_rx_data[0]
.sym 17814 w_rx_data[1]
.sym 17817 i_button_SB_LUT4_I0_I1[0]
.sym 17818 w_cs[1]
.sym 17820 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 17821 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 17822 r_counter_$glb_clk
.sym 17823 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 17825 r_tx_data[2]
.sym 17826 r_tx_data[3]
.sym 17827 rx_fifo.mem_q.0.3_WDATA_1
.sym 17848 w_tx_data_io[4]
.sym 17849 r_tx_data[5]
.sym 17853 i_config[2]$SB_IO_IN
.sym 17865 i_button_SB_LUT4_I0_I1[2]
.sym 17866 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 17867 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[3]
.sym 17868 w_ioc[0]
.sym 17869 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 17870 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 17872 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 17873 i_rst_b$SB_IO_IN
.sym 17874 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 17875 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 17876 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 17878 i_button_SB_LUT4_I0_I1[0]
.sym 17879 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 17880 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 17881 w_cs[1]
.sym 17883 i_config[1]$SB_IO_IN
.sym 17884 io_ctrl_ins.led0_state_SB_LUT4_I1_I2[0]
.sym 17885 i_button_SB_LUT4_I0_I2[2]
.sym 17888 i_config[0]$SB_IO_IN
.sym 17894 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 17898 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 17899 w_ioc[0]
.sym 17901 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 17905 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 17906 i_rst_b$SB_IO_IN
.sym 17907 w_cs[1]
.sym 17910 i_button_SB_LUT4_I0_I1[0]
.sym 17911 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 17912 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 17913 i_config[0]$SB_IO_IN
.sym 17916 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 17918 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 17919 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 17922 i_button_SB_LUT4_I0_I1[0]
.sym 17923 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 17924 i_config[1]$SB_IO_IN
.sym 17925 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 17929 i_button_SB_LUT4_I0_I1[2]
.sym 17931 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 17936 i_button_SB_LUT4_I0_I2[2]
.sym 17937 io_ctrl_ins.led0_state_SB_LUT4_I1_I2[0]
.sym 17944 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[3]
.sym 17945 r_counter_$glb_clk
.sym 17946 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 17949 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17950 w_tx_data_io[7]
.sym 17951 io_ctrl_ins.led0_state_SB_LUT4_I1_I2[0]
.sym 17954 w_tx_data_io[5]
.sym 17962 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 17963 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[3]
.sym 17965 w_rx_09_fifo_data[13]
.sym 17968 spi_if_ins.o_cs_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 17969 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 17988 i_button_SB_LUT4_I0_I1[2]
.sym 17989 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 17990 w_ioc[0]
.sym 17991 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 17992 o_tr_vc1_b$SB_IO_OUT
.sym 17993 w_rx_data[7]
.sym 17994 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[3]
.sym 17995 i_button_SB_LUT4_I0_I1[0]
.sym 17996 io_ctrl_ins.pmod_dir_state[7]
.sym 17998 w_ioc[0]
.sym 18000 w_rx_data[5]
.sym 18001 i_button$SB_IO_IN
.sym 18003 io_ctrl_ins.o_pmod[4]
.sym 18005 io_ctrl_ins.pmod_dir_state[5]
.sym 18006 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_1_O
.sym 18007 i_config[3]$SB_IO_IN
.sym 18008 w_rx_data[6]
.sym 18013 i_config[2]$SB_IO_IN
.sym 18017 io_ctrl_ins.pmod_dir_state[6]
.sym 18024 w_rx_data[7]
.sym 18029 w_rx_data[5]
.sym 18033 i_config[2]$SB_IO_IN
.sym 18034 io_ctrl_ins.pmod_dir_state[5]
.sym 18035 i_button_SB_LUT4_I0_I1[2]
.sym 18036 i_button_SB_LUT4_I0_I1[0]
.sym 18039 io_ctrl_ins.pmod_dir_state[7]
.sym 18040 i_button_SB_LUT4_I0_I1[2]
.sym 18041 i_button_SB_LUT4_I0_I1[0]
.sym 18042 i_button$SB_IO_IN
.sym 18045 w_ioc[0]
.sym 18046 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 18047 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[3]
.sym 18048 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 18052 w_rx_data[6]
.sym 18057 o_tr_vc1_b$SB_IO_OUT
.sym 18058 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 18059 io_ctrl_ins.o_pmod[4]
.sym 18060 w_ioc[0]
.sym 18063 i_config[3]$SB_IO_IN
.sym 18064 i_button_SB_LUT4_I0_I1[2]
.sym 18065 i_button_SB_LUT4_I0_I1[0]
.sym 18066 io_ctrl_ins.pmod_dir_state[6]
.sym 18067 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_1_O
.sym 18068 r_counter_$glb_clk
.sym 18076 w_tx_data_io[6]
.sym 18078 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 18111 w_rx_data[7]
.sym 18112 w_rx_data[5]
.sym 18113 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 18119 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 18126 w_ioc[0]
.sym 18129 io_ctrl_ins.o_pmod[5]
.sym 18130 w_rx_data[6]
.sym 18133 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18135 io_ctrl_ins.o_pmod[6]
.sym 18136 io_ctrl_ins.o_pmod[7]
.sym 18139 o_rx_h_tx_l$SB_IO_OUT
.sym 18141 o_tr_vc1$SB_IO_OUT
.sym 18147 w_rx_data[6]
.sym 18151 w_rx_data[7]
.sym 18157 w_rx_data[5]
.sym 18168 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18169 io_ctrl_ins.o_pmod[6]
.sym 18170 w_ioc[0]
.sym 18171 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 18174 o_rx_h_tx_l$SB_IO_OUT
.sym 18175 io_ctrl_ins.o_pmod[7]
.sym 18176 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 18177 w_ioc[0]
.sym 18186 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 18187 io_ctrl_ins.o_pmod[5]
.sym 18188 o_tr_vc1$SB_IO_OUT
.sym 18189 w_ioc[0]
.sym 18190 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 18191 r_counter_$glb_clk
.sym 18345 i_config[2]$SB_IO_IN
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18632 o_led0$SB_IO_OUT
.sym 18636 w_smi_data_output[4]
.sym 18638 i_smi_a2$rename$0
.sym 18651 w_smi_data_output[4]
.sym 18653 i_smi_a2$rename$0
.sym 18679 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 18693 i_smi_a2$rename$0
.sym 18695 i_ss$SB_IO_IN
.sym 18703 i_sck$SB_IO_IN
.sym 18705 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 18714 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 18716 i_ss$SB_IO_IN
.sym 18755 i_ss$SB_IO_IN
.sym 18779 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 18782 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 18783 i_sck$SB_IO_IN
.sym 18784 i_ss$SB_IO_IN
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18805 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 18858 i_ss_SB_LUT4_I3_O
.sym 18859 w_smi_data_output[5]
.sym 18866 i_sck$SB_IO_IN
.sym 18868 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18870 i_ss$SB_IO_IN
.sym 18874 i_ss$SB_IO_IN
.sym 18878 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18895 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18898 $nextpnr_ICESTORM_LC_5$O
.sym 18900 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18904 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18906 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18913 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18914 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18918 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18919 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18920 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18924 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18929 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18932 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18935 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18936 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18937 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18938 i_ss$SB_IO_IN
.sym 18946 i_sck$SB_IO_IN
.sym 18947 i_ss$SB_IO_IN
.sym 18958 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 18972 rx_fifo.wr_addr[2]
.sym 18976 w_smi_data_output[5]
.sym 18981 rx_fifo.wr_addr[6]
.sym 18983 i_rst_b$SB_IO_IN
.sym 18990 i_ss$SB_IO_IN
.sym 19000 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19058 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19059 i_ss$SB_IO_IN
.sym 19098 rx_fifo.mem_i.0.3_RDATA_1[0]
.sym 19100 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 19102 rx_fifo.wr_addr[0]
.sym 19106 rx_fifo.mem_i.0.1_RDATA[0]
.sym 19114 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 19118 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19119 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 19124 rx_fifo.wr_addr[4]
.sym 19126 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 19130 rx_fifo.mem_i.0.1_RDATA[0]
.sym 19135 rx_fifo.mem_i.0.0_RDATA[1]
.sym 19138 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 19139 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 19142 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 19143 i_rst_b$SB_IO_IN
.sym 19151 rx_fifo.wr_addr[4]
.sym 19158 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 19159 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19160 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 19169 rx_fifo.mem_i.0.1_RDATA[0]
.sym 19170 rx_fifo.mem_i.0.0_RDATA[1]
.sym 19181 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 19182 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 19183 i_rst_b$SB_IO_IN
.sym 19184 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 19191 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 19192 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 19193 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19195 rx_fifo.mem_i.0.1_RDATA_3[1]
.sym 19199 rx_fifo.mem_i.0.1_RDATA_2[0]
.sym 19214 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19223 rx_fifo.wr_addr[7]
.sym 19225 rx_fifo.mem_q.0.3_RDATA_2[0]
.sym 19226 rx_fifo.wr_addr[3]
.sym 19227 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 19228 rx_fifo.wr_addr[7]
.sym 19237 w_rx_24_fifo_data[22]
.sym 19238 w_rx_09_fifo_data[22]
.sym 19239 w_rx_09_fifo_data[23]
.sym 19240 w_rx_24_fifo_data[23]
.sym 19242 w_rx_09_fifo_data[21]
.sym 19244 w_rx_24_fifo_data[21]
.sym 19245 w_rx_24_fifo_data[20]
.sym 19248 w_rx_09_fifo_data[20]
.sym 19252 rx_fifo.mem_i.0.1_RDATA_1[1]
.sym 19253 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 19256 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 19257 rx_fifo.mem_i.0.0_RDATA[1]
.sym 19260 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 19261 channel
.sym 19264 rx_fifo.mem_i.0.1_RDATA_2[0]
.sym 19266 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 19268 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 19269 w_rx_24_fifo_data[23]
.sym 19270 w_rx_09_fifo_data[23]
.sym 19271 channel
.sym 19275 rx_fifo.mem_i.0.1_RDATA_2[0]
.sym 19277 rx_fifo.mem_i.0.0_RDATA[1]
.sym 19280 w_rx_09_fifo_data[20]
.sym 19281 channel
.sym 19282 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 19283 w_rx_24_fifo_data[20]
.sym 19286 channel
.sym 19287 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 19288 w_rx_09_fifo_data[22]
.sym 19289 w_rx_24_fifo_data[22]
.sym 19292 w_rx_24_fifo_data[21]
.sym 19293 channel
.sym 19294 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 19295 w_rx_09_fifo_data[21]
.sym 19300 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 19301 rx_fifo.mem_i.0.0_RDATA[1]
.sym 19304 rx_fifo.mem_i.0.0_RDATA[1]
.sym 19305 rx_fifo.mem_i.0.1_RDATA_1[1]
.sym 19311 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 19313 rx_fifo.mem_i.0.0_RDATA[1]
.sym 19314 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 19315 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 19316 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19318 rx_fifo.mem_i.0.1_RDATA_1[1]
.sym 19322 rx_fifo.mem_i.0.1_RDATA[0]
.sym 19329 $PACKER_VCC_NET
.sym 19331 w_rx_24_fifo_data[20]
.sym 19333 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 19334 smi_ctrl_ins.int_cnt[4]
.sym 19336 w_rx_09_fifo_data[20]
.sym 19338 smi_ctrl_ins.int_cnt[3]
.sym 19339 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 19340 rx_fifo.wr_addr[1]
.sym 19341 rx_fifo.mem_q.0.3_RDATA[0]
.sym 19342 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 19344 rx_fifo.rd_addr[2]
.sym 19345 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 19347 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 19348 rx_fifo.wr_addr[9]
.sym 19349 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 19350 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 19352 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 19359 rx_fifo.mem_q.0.3_RDATA[0]
.sym 19360 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 19361 rx_fifo.mem_i.0.0_RDATA[1]
.sym 19363 rx_fifo.mem_q.0.0_RDATA[1]
.sym 19367 rx_fifo.mem_i.0.1_RDATA_3[1]
.sym 19368 rx_fifo.mem_i.0.3_RDATA_1[0]
.sym 19369 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 19370 smi_ctrl_ins.r_fifo_pulled_data[20]
.sym 19375 smi_ctrl_ins.int_cnt[3]
.sym 19379 rx_fifo.mem_i.0.2_RDATA_2[1]
.sym 19383 smi_ctrl_ins.int_cnt[4]
.sym 19384 rx_fifo.mem_i.0.2_RDATA_1[0]
.sym 19385 rx_fifo.mem_q.0.3_RDATA_2[0]
.sym 19391 rx_fifo.mem_q.0.3_RDATA_2[0]
.sym 19392 rx_fifo.mem_i.0.0_RDATA[1]
.sym 19397 smi_ctrl_ins.r_fifo_pulled_data[20]
.sym 19398 smi_ctrl_ins.int_cnt[4]
.sym 19399 smi_ctrl_ins.int_cnt[3]
.sym 19400 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 19404 rx_fifo.mem_q.0.3_RDATA[0]
.sym 19406 rx_fifo.mem_i.0.0_RDATA[1]
.sym 19409 rx_fifo.mem_i.0.0_RDATA[1]
.sym 19411 rx_fifo.mem_q.0.0_RDATA[1]
.sym 19415 rx_fifo.mem_i.0.1_RDATA_3[1]
.sym 19416 rx_fifo.mem_i.0.0_RDATA[1]
.sym 19421 rx_fifo.mem_i.0.2_RDATA_1[0]
.sym 19423 rx_fifo.mem_i.0.0_RDATA[1]
.sym 19428 rx_fifo.mem_i.0.3_RDATA_1[0]
.sym 19430 rx_fifo.mem_i.0.0_RDATA[1]
.sym 19433 rx_fifo.mem_i.0.2_RDATA_2[1]
.sym 19435 rx_fifo.mem_i.0.0_RDATA[1]
.sym 19437 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 19438 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 19439 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19441 rx_fifo.mem_i.0.2_RDATA_3[0]
.sym 19445 rx_fifo.mem_i.0.2_RDATA_2[1]
.sym 19453 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 19454 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 19455 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 19456 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 19457 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 19458 rx_fifo.rd_addr[2]
.sym 19463 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19469 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 19470 rx_fifo.mem_i.0.2_RDATA_1[0]
.sym 19471 $PACKER_VCC_NET
.sym 19472 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 19473 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 19474 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 19484 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19485 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19487 i_sck$SB_IO_IN
.sym 19491 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19492 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19503 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19506 spi_if_ins.spi.SCKr[0]
.sym 19507 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19509 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19521 i_sck$SB_IO_IN
.sym 19526 spi_if_ins.spi.SCKr[0]
.sym 19532 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19534 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19535 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19538 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19539 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19540 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19541 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19544 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19545 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19547 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19553 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19557 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19561 r_counter_$glb_clk
.sym 19564 rx_fifo.mem_i.0.2_RDATA_1[0]
.sym 19568 rx_fifo.mem_i.0.2_RDATA[0]
.sym 19576 rx_fifo.wr_addr[5]
.sym 19577 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19585 w_cs[1]
.sym 19586 channel
.sym 19590 rx_fifo.mem_i.0.3_RDATA_1[0]
.sym 19593 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 19594 rx_fifo.wr_addr[0]
.sym 19595 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 19597 $PACKER_VCC_NET
.sym 19604 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19605 $PACKER_VCC_NET
.sym 19608 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19613 spi_if_ins.spi.r_tx_byte[5]
.sym 19614 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19615 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19616 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19617 spi_if_ins.spi.r_tx_byte[2]
.sym 19621 spi_if_ins.spi.r_tx_byte[1]
.sym 19622 spi_if_ins.spi.r_tx_byte[6]
.sym 19625 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19629 $PACKER_VCC_NET
.sym 19630 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19631 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19633 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19636 $nextpnr_ICESTORM_LC_6$O
.sym 19638 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19642 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19644 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19645 $PACKER_VCC_NET
.sym 19649 $PACKER_VCC_NET
.sym 19650 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19652 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19655 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19657 $PACKER_VCC_NET
.sym 19658 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19664 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19667 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19668 spi_if_ins.spi.r_tx_byte[6]
.sym 19669 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19670 spi_if_ins.spi.r_tx_byte[2]
.sym 19673 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19674 spi_if_ins.spi.r_tx_byte[1]
.sym 19675 spi_if_ins.spi.r_tx_byte[5]
.sym 19676 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19679 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19680 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19681 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19682 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19683 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19684 r_counter_$glb_clk
.sym 19685 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19687 rx_fifo.mem_i.0.3_RDATA_3[1]
.sym 19691 rx_fifo.mem_i.0.3_RDATA_2[1]
.sym 19698 io_pmod[1]$SB_IO_IN
.sym 19699 i_glob_clock$SB_IO_IN
.sym 19700 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 19701 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 19702 $PACKER_VCC_NET
.sym 19704 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 19706 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 19710 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 19711 rx_fifo.wr_addr[3]
.sym 19714 rx_fifo.wr_addr[4]
.sym 19716 rx_fifo.mem_i.0.2_WDATA
.sym 19717 rx_fifo.wr_addr[1]
.sym 19718 rx_fifo.wr_addr[1]
.sym 19719 io_pmod[3]$SB_IO_IN
.sym 19720 rx_fifo.wr_addr[7]
.sym 19721 rx_fifo.mem_q.0.3_RDATA_2[0]
.sym 19730 spi_if_ins.r_tx_byte[0]
.sym 19731 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19732 spi_if_ins.r_tx_byte[4]
.sym 19733 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19734 spi_if_ins.r_tx_byte[7]
.sym 19735 spi_if_ins.r_tx_byte[5]
.sym 19736 spi_if_ins.r_tx_byte[2]
.sym 19737 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19738 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 19739 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19742 spi_if_ins.r_tx_byte[3]
.sym 19745 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19749 spi_if_ins.spi.r_tx_byte[7]
.sym 19755 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 19758 spi_if_ins.spi.r_tx_byte[3]
.sym 19760 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19761 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19762 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 19763 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 19768 spi_if_ins.r_tx_byte[5]
.sym 19772 spi_if_ins.spi.r_tx_byte[3]
.sym 19773 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19774 spi_if_ins.spi.r_tx_byte[7]
.sym 19775 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19778 spi_if_ins.r_tx_byte[0]
.sym 19785 spi_if_ins.r_tx_byte[4]
.sym 19791 spi_if_ins.r_tx_byte[2]
.sym 19797 spi_if_ins.r_tx_byte[7]
.sym 19803 spi_if_ins.r_tx_byte[3]
.sym 19806 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19807 r_counter_$glb_clk
.sym 19808 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19810 rx_fifo.mem_i.0.3_RDATA_1[0]
.sym 19814 rx_fifo.mem_i.0.3_RDATA[0]
.sym 19820 i_config[1]$SB_IO_IN
.sym 19821 r_tx_data[5]
.sym 19822 $PACKER_VCC_NET
.sym 19824 spi_if_ins.r_tx_byte[6]
.sym 19825 rx_fifo.mem_i.0.3_WDATA_3
.sym 19827 rx_fifo.mem_i.0.3_WDATA_2
.sym 19828 spi_if_ins.r_tx_byte[4]
.sym 19829 w_tx_data_io[4]
.sym 19830 spi_if_ins.r_tx_byte[7]
.sym 19832 rx_fifo.wr_addr[5]
.sym 19833 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 19835 w_rx_24_fifo_data[13]
.sym 19836 rx_fifo.rd_addr[2]
.sym 19837 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 19839 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 19840 io_pmod[0]$SB_IO_IN
.sym 19842 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 19843 rx_fifo.wr_addr[9]
.sym 19844 rx_fifo.mem_q.0.3_RDATA[0]
.sym 19852 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 19859 r_tx_data[2]
.sym 19860 r_tx_data[3]
.sym 19871 r_tx_data[5]
.sym 19872 r_tx_data[0]
.sym 19886 r_tx_data[5]
.sym 19890 r_tx_data[2]
.sym 19904 r_tx_data[0]
.sym 19927 r_tx_data[3]
.sym 19929 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 19930 r_counter_$glb_clk
.sym 19933 rx_fifo.mem_q.0.3_RDATA_3[1]
.sym 19937 rx_fifo.mem_q.0.3_RDATA_2[0]
.sym 19947 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 19952 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 19953 rx_fifo.rd_addr[2]
.sym 19957 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 19958 rx_fifo.mem_i.0.3_WDATA_1
.sym 19959 w_tx_data_io[5]
.sym 19961 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 19962 rx_fifo.wr_addr[6]
.sym 19963 rx_fifo.mem_q.0.3_WDATA_3
.sym 19964 $PACKER_VCC_NET
.sym 19965 rx_fifo.mem_q.0.3_WDATA_2
.sym 19967 w_tx_data_io[7]
.sym 19973 i_glob_clock$SB_IO_IN
.sym 19974 w_rx_09_fifo_data[13]
.sym 19975 spi_if_ins.o_cs_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 19983 w_tx_data_io[3]
.sym 19984 channel
.sym 19985 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 19986 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 19987 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 19993 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 19995 w_rx_24_fifo_data[13]
.sym 19998 w_tx_data_io[2]
.sym 20013 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 20014 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 20015 w_tx_data_io[2]
.sym 20020 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 20021 w_tx_data_io[3]
.sym 20024 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 20025 channel
.sym 20026 w_rx_09_fifo_data[13]
.sym 20027 w_rx_24_fifo_data[13]
.sym 20052 spi_if_ins.o_cs_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 20053 i_glob_clock$SB_IO_IN
.sym 20054 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 20056 rx_fifo.mem_q.0.3_RDATA_1[0]
.sym 20060 rx_fifo.mem_q.0.3_RDATA[0]
.sym 20067 i_glob_clock$SB_IO_IN
.sym 20072 rx_fifo.wr_addr[5]
.sym 20078 io_pmod[1]$SB_IO_IN
.sym 20084 o_led1$SB_IO_OUT
.sym 20090 rx_fifo.mem_q.0.3_RDATA_1[0]
.sym 20099 i_button_SB_LUT4_I0_O[1]
.sym 20100 io_ctrl_ins.led0_state_SB_LUT4_I1_I2[0]
.sym 20106 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 20107 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 20108 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 20123 io_ctrl_ins.led0_state_SB_LUT4_I1_I2[0]
.sym 20125 i_button_SB_LUT4_I0_O[0]
.sym 20127 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 20144 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 20149 i_button_SB_LUT4_I0_O[1]
.sym 20150 i_button_SB_LUT4_I0_O[0]
.sym 20153 io_ctrl_ins.led0_state_SB_LUT4_I1_I2[0]
.sym 20172 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 20173 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 20175 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 20176 r_counter_$glb_clk
.sym 20177 io_ctrl_ins.led0_state_SB_LUT4_I1_I2[0]
.sym 20191 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 20192 $io_pmod[0]$iobuf_i
.sym 20194 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 20195 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 20196 io_ctrl_ins.led0_state_SB_LUT4_I1_I2[0]
.sym 20197 rx_fifo.mem_q.0.3_WDATA
.sym 20208 i_config[0]$SB_IO_IN
.sym 20221 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 20223 io_ctrl_ins.led0_state_SB_LUT4_I1_I2[0]
.sym 20231 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 20242 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 20289 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 20291 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 20298 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 20299 r_counter_$glb_clk
.sym 20300 io_ctrl_ins.led0_state_SB_LUT4_I1_I2[0]
.sym 20577 o_led1$SB_IO_OUT
.sym 20672 i_config[0]$SB_IO_IN
.sym 20695 i_config[0]$SB_IO_IN
.sym 20748 w_smi_data_output[5]
.sym 20750 i_smi_a2$rename$0
.sym 20754 i_smi_a2$rename$0
.sym 20762 w_smi_data_output[5]
.sym 20784 rx_fifo.wr_addr[8]
.sym 20798 rx_fifo.wr_addr[2]
.sym 20802 i_smi_a2$rename$0
.sym 20803 i_ss_SB_LUT4_I3_O
.sym 20844 i_mosi$SB_IO_IN
.sym 20913 i_mosi$SB_IO_IN
.sym 20921 i_mosi$SB_IO_IN
.sym 21088 spi_if_ins.state_if[1]
.sym 21089 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 21091 spi_if_ins.state_if[0]
.sym 21092 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 21093 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 21141 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 21142 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 21146 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 21147 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 21188 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[2]
.sym 21190 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 21191 smi_ctrl_ins.w_fifo_pull_trigger
.sym 21192 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 21193 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 21194 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 21195 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 21228 rx_fifo.wr_addr[2]
.sym 21230 io_pmod[4]$SB_IO_IN
.sym 21239 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 21248 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 21249 io_pmod[1]$SB_IO_IN
.sym 21258 rx_fifo.wr_addr[6]
.sym 21259 rx_fifo.wr_addr[5]
.sym 21260 rx_fifo.mem_i.0.1_WDATA_3
.sym 21261 rx_fifo.wr_addr[0]
.sym 21262 rx_fifo.wr_addr[1]
.sym 21267 rx_fifo.wr_addr[2]
.sym 21269 rx_fifo.mem_i.0.1_WDATA_2
.sym 21271 $PACKER_VCC_NET
.sym 21275 rx_fifo.wr_addr[3]
.sym 21277 rx_fifo.wr_addr[9]
.sym 21280 rx_fifo.wr_addr[8]
.sym 21283 rx_fifo.wr_addr[4]
.sym 21285 io_pmod[0]$SB_IO_IN
.sym 21286 rx_fifo.wr_addr[7]
.sym 21290 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 21291 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 21294 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 21295 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 21297 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 21306 rx_fifo.wr_addr[2]
.sym 21307 rx_fifo.wr_addr[3]
.sym 21309 rx_fifo.wr_addr[4]
.sym 21310 rx_fifo.wr_addr[5]
.sym 21311 rx_fifo.wr_addr[6]
.sym 21312 rx_fifo.wr_addr[7]
.sym 21313 rx_fifo.wr_addr[8]
.sym 21314 rx_fifo.wr_addr[9]
.sym 21315 rx_fifo.wr_addr[1]
.sym 21316 rx_fifo.wr_addr[0]
.sym 21317 lvds_clock_$glb_clk
.sym 21318 io_pmod[0]$SB_IO_IN
.sym 21320 rx_fifo.mem_i.0.1_WDATA_3
.sym 21324 rx_fifo.mem_i.0.1_WDATA_2
.sym 21327 $PACKER_VCC_NET
.sym 21339 i_rst_b$SB_IO_IN
.sym 21343 rx_fifo.wr_addr[5]
.sym 21344 $PACKER_VCC_NET
.sym 21345 spi_if_ins.w_rx_data[5]
.sym 21346 rx_fifo.wr_addr[6]
.sym 21347 rx_fifo.wr_addr[0]
.sym 21349 rx_fifo.wr_addr[0]
.sym 21351 io_pmod[0]$SB_IO_IN
.sym 21354 rx_fifo.mem_i.0.2_RDATA[0]
.sym 21362 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 21364 $PACKER_VCC_NET
.sym 21365 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21367 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 21368 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 21369 rx_fifo.rd_addr[2]
.sym 21373 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 21374 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 21375 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 21376 rx_fifo.mem_i.0.1_WDATA
.sym 21380 rx_fifo.mem_i.0.1_WDATA_1
.sym 21383 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 21387 io_pmod[1]$SB_IO_IN
.sym 21389 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 21392 w_cs[1]
.sym 21396 w_cs[2]
.sym 21397 w_cs[3]
.sym 21408 rx_fifo.rd_addr[2]
.sym 21409 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 21411 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 21412 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 21413 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 21414 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 21415 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 21416 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21417 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 21418 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 21419 r_counter_$glb_clk
.sym 21420 io_pmod[1]$SB_IO_IN
.sym 21421 $PACKER_VCC_NET
.sym 21425 rx_fifo.mem_i.0.1_WDATA
.sym 21429 rx_fifo.mem_i.0.1_WDATA_1
.sym 21436 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 21440 $PACKER_VCC_NET
.sym 21441 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21446 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 21448 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 21450 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 21452 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 21454 i_rst_b$SB_IO_IN
.sym 21455 w_cs[1]
.sym 21457 i_rst_b$SB_IO_IN
.sym 21462 rx_fifo.mem_i.0.2_WDATA_2
.sym 21463 rx_fifo.wr_addr[3]
.sym 21465 rx_fifo.wr_addr[7]
.sym 21466 rx_fifo.wr_addr[2]
.sym 21471 rx_fifo.wr_addr[4]
.sym 21472 rx_fifo.wr_addr[9]
.sym 21473 rx_fifo.mem_i.0.2_WDATA_3
.sym 21474 rx_fifo.wr_addr[5]
.sym 21475 rx_fifo.wr_addr[1]
.sym 21480 rx_fifo.wr_addr[8]
.sym 21482 $PACKER_VCC_NET
.sym 21484 rx_fifo.wr_addr[6]
.sym 21485 rx_fifo.wr_addr[0]
.sym 21489 io_pmod[0]$SB_IO_IN
.sym 21494 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 21495 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 21496 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 21497 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 21498 spi_if_ins.o_cs_SB_LUT4_I3_1_O[0]
.sym 21499 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 21500 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 21501 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 21510 rx_fifo.wr_addr[2]
.sym 21511 rx_fifo.wr_addr[3]
.sym 21513 rx_fifo.wr_addr[4]
.sym 21514 rx_fifo.wr_addr[5]
.sym 21515 rx_fifo.wr_addr[6]
.sym 21516 rx_fifo.wr_addr[7]
.sym 21517 rx_fifo.wr_addr[8]
.sym 21518 rx_fifo.wr_addr[9]
.sym 21519 rx_fifo.wr_addr[1]
.sym 21520 rx_fifo.wr_addr[0]
.sym 21521 lvds_clock_$glb_clk
.sym 21522 io_pmod[0]$SB_IO_IN
.sym 21524 rx_fifo.mem_i.0.2_WDATA_3
.sym 21528 rx_fifo.mem_i.0.2_WDATA_2
.sym 21531 $PACKER_VCC_NET
.sym 21536 rx_fifo.mem_i.0.2_WDATA_2
.sym 21537 rx_fifo.wr_addr[4]
.sym 21539 $io_pmod[3]$iobuf_i
.sym 21540 rx_fifo.wr_addr[9]
.sym 21541 rx_fifo.mem_i.0.2_WDATA_3
.sym 21542 rx_fifo.wr_addr[2]
.sym 21543 rx_fifo.wr_addr[1]
.sym 21546 io_pmod[3]$SB_IO_IN
.sym 21549 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 21550 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 21552 w_tx_data_smi[1]
.sym 21554 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 21556 rx_fifo.wr_addr[3]
.sym 21558 rx_fifo.mem_i.0.3_RDATA[0]
.sym 21559 w_tx_data_io[1]
.sym 21565 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21566 rx_fifo.rd_addr[2]
.sym 21570 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 21571 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 21572 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 21573 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 21574 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 21575 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 21577 $PACKER_VCC_NET
.sym 21578 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 21582 rx_fifo.mem_i.0.2_WDATA
.sym 21591 io_pmod[1]$SB_IO_IN
.sym 21593 rx_fifo.mem_i.0.2_WDATA_1
.sym 21595 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 21596 r_tx_data[4]
.sym 21597 r_tx_data[1]
.sym 21598 spi_if_ins.o_cs_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 21599 r_tx_data[6]
.sym 21600 r_tx_data[5]
.sym 21602 r_tx_data[7]
.sym 21603 spi_if_ins.o_cs_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 21612 rx_fifo.rd_addr[2]
.sym 21613 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 21615 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 21616 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 21617 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 21618 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 21619 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 21620 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21621 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 21622 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 21623 r_counter_$glb_clk
.sym 21624 io_pmod[1]$SB_IO_IN
.sym 21625 $PACKER_VCC_NET
.sym 21629 rx_fifo.mem_i.0.2_WDATA
.sym 21633 rx_fifo.mem_i.0.2_WDATA_1
.sym 21639 io_pmod[0]$SB_IO_IN
.sym 21646 rx_fifo.mem_i.0.0_RDATA[1]
.sym 21647 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 21649 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 21650 w_cs[0]
.sym 21656 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 21657 io_pmod[1]$SB_IO_IN
.sym 21659 w_cs[0]
.sym 21660 spi_if_ins.r_tx_byte[1]
.sym 21669 rx_fifo.wr_addr[0]
.sym 21670 $PACKER_VCC_NET
.sym 21675 rx_fifo.mem_i.0.3_WDATA_2
.sym 21677 rx_fifo.wr_addr[8]
.sym 21678 rx_fifo.wr_addr[5]
.sym 21679 rx_fifo.wr_addr[6]
.sym 21681 rx_fifo.mem_i.0.3_WDATA_3
.sym 21685 rx_fifo.wr_addr[7]
.sym 21688 rx_fifo.wr_addr[2]
.sym 21691 rx_fifo.wr_addr[1]
.sym 21693 io_pmod[0]$SB_IO_IN
.sym 21694 rx_fifo.wr_addr[3]
.sym 21695 rx_fifo.wr_addr[4]
.sym 21696 rx_fifo.wr_addr[9]
.sym 21701 spi_if_ins.r_tx_byte[1]
.sym 21714 rx_fifo.wr_addr[2]
.sym 21715 rx_fifo.wr_addr[3]
.sym 21717 rx_fifo.wr_addr[4]
.sym 21718 rx_fifo.wr_addr[5]
.sym 21719 rx_fifo.wr_addr[6]
.sym 21720 rx_fifo.wr_addr[7]
.sym 21721 rx_fifo.wr_addr[8]
.sym 21722 rx_fifo.wr_addr[9]
.sym 21723 rx_fifo.wr_addr[1]
.sym 21724 rx_fifo.wr_addr[0]
.sym 21725 lvds_clock_$glb_clk
.sym 21726 io_pmod[0]$SB_IO_IN
.sym 21728 rx_fifo.mem_i.0.3_WDATA_3
.sym 21732 rx_fifo.mem_i.0.3_WDATA_2
.sym 21735 $PACKER_VCC_NET
.sym 21743 rx_fifo.wr_addr[8]
.sym 21744 w_tx_data_io[5]
.sym 21745 w_tx_data_io[7]
.sym 21747 rx_fifo.wr_addr[6]
.sym 21748 $PACKER_VCC_NET
.sym 21752 $PACKER_VCC_NET
.sym 21753 rx_fifo.wr_addr[0]
.sym 21757 rx_fifo.wr_addr[4]
.sym 21763 io_pmod[0]$SB_IO_IN
.sym 21768 rx_fifo.mem_i.0.3_WDATA
.sym 21769 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21770 rx_fifo.rd_addr[2]
.sym 21771 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 21772 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 21776 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 21779 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 21781 $PACKER_VCC_NET
.sym 21782 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 21783 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 21790 rx_fifo.mem_i.0.3_WDATA_1
.sym 21791 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 21793 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 21795 io_pmod[1]$SB_IO_IN
.sym 21803 io_pmod[1]$SB_IO_IN
.sym 21816 rx_fifo.rd_addr[2]
.sym 21817 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 21819 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 21820 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 21821 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 21822 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 21823 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 21824 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21825 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 21826 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 21827 r_counter_$glb_clk
.sym 21828 io_pmod[1]$SB_IO_IN
.sym 21829 $PACKER_VCC_NET
.sym 21833 rx_fifo.mem_i.0.3_WDATA
.sym 21837 rx_fifo.mem_i.0.3_WDATA_1
.sym 21849 $PACKER_VCC_NET
.sym 21852 rx_fifo.mem_i.0.3_WDATA
.sym 21859 w_tx_data_io[6]
.sym 21870 rx_fifo.wr_addr[8]
.sym 21871 rx_fifo.wr_addr[9]
.sym 21873 rx_fifo.wr_addr[7]
.sym 21876 rx_fifo.wr_addr[1]
.sym 21878 rx_fifo.wr_addr[3]
.sym 21881 io_pmod[0]$SB_IO_IN
.sym 21884 rx_fifo.wr_addr[5]
.sym 21886 rx_fifo.mem_q.0.3_WDATA_2
.sym 21888 rx_fifo.wr_addr[2]
.sym 21890 $PACKER_VCC_NET
.sym 21891 rx_fifo.wr_addr[0]
.sym 21892 rx_fifo.mem_q.0.3_WDATA_3
.sym 21895 rx_fifo.wr_addr[4]
.sym 21901 rx_fifo.wr_addr[6]
.sym 21918 rx_fifo.wr_addr[2]
.sym 21919 rx_fifo.wr_addr[3]
.sym 21921 rx_fifo.wr_addr[4]
.sym 21922 rx_fifo.wr_addr[5]
.sym 21923 rx_fifo.wr_addr[6]
.sym 21924 rx_fifo.wr_addr[7]
.sym 21925 rx_fifo.wr_addr[8]
.sym 21926 rx_fifo.wr_addr[9]
.sym 21927 rx_fifo.wr_addr[1]
.sym 21928 rx_fifo.wr_addr[0]
.sym 21929 lvds_clock_$glb_clk
.sym 21930 io_pmod[0]$SB_IO_IN
.sym 21932 rx_fifo.mem_q.0.3_WDATA_3
.sym 21936 rx_fifo.mem_q.0.3_WDATA_2
.sym 21939 $PACKER_VCC_NET
.sym 21944 rx_fifo.wr_addr[8]
.sym 21948 rx_fifo.mem_q.0.3_RDATA_3[1]
.sym 21955 rx_fifo.wr_addr[9]
.sym 21972 rx_fifo.mem_q.0.3_WDATA
.sym 21974 rx_fifo.rd_addr[2]
.sym 21975 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 21976 $PACKER_VCC_NET
.sym 21977 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 21978 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 21979 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 21980 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 21981 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 21983 io_pmod[1]$SB_IO_IN
.sym 21984 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 21985 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 21987 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 21999 rx_fifo.mem_q.0.3_WDATA_1
.sym 22020 rx_fifo.rd_addr[2]
.sym 22021 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 22023 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 22024 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 22025 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 22026 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 22027 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 22028 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 22029 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 22030 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 22031 r_counter_$glb_clk
.sym 22032 io_pmod[1]$SB_IO_IN
.sym 22033 $PACKER_VCC_NET
.sym 22037 rx_fifo.mem_q.0.3_WDATA
.sym 22041 rx_fifo.mem_q.0.3_WDATA_1
.sym 22046 io_pmod[0]$SB_IO_IN
.sym 22157 o_rx_h_tx_l$SB_IO_OUT
.sym 22253 o_tr_vc2$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22498 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 i_ss_SB_LUT4_I3_O
.sym 22531 i_ss_SB_LUT4_I3_O
.sym 22535 int_miso
.sym 22574 i_smi_a2$rename$0
.sym 22575 int_miso
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22694 i_sck$SB_IO_IN
.sym 22698 i_ss$SB_IO_IN
.sym 22702 i_sck$SB_IO_IN
.sym 22711 i_sck$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22720 i_sck$SB_IO_IN
.sym 22978 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 22982 int_miso
.sym 22995 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 23003 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 23004 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 23005 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 23006 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 23008 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 23011 spi_if_ins.state_if[1]
.sym 23022 spi_if_ins.state_if[0]
.sym 23023 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 23038 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 23039 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 23040 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 23045 spi_if_ins.state_if[1]
.sym 23047 spi_if_ins.state_if[0]
.sym 23057 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 23058 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 23059 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 23062 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 23063 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 23065 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 23069 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 23072 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 23073 r_counter_$glb_clk
.sym 23074 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 23075 $io_pmod[1]$iobuf_i
.sym 23081 smi_ctrl_ins.r_fifo_pull_1
.sym 23082 smi_ctrl_ins.r_fifo_pull
.sym 23086 rx_fifo.wr_addr[4]
.sym 23087 io_pmod[1]$SB_IO_IN
.sym 23090 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 23095 $io_pmod[4]$iobuf_i
.sym 23099 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23101 i_sck$SB_IO_IN
.sym 23102 rx_fifo.mem_i.0.0_RDATA[1]
.sym 23108 $io_pmod[1]$iobuf_i
.sym 23116 i_rst_b$SB_IO_IN
.sym 23118 i_rst_b$SB_IO_IN
.sym 23121 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 23124 w_debug_smi_test
.sym 23126 spi_if_ins.state_if[1]
.sym 23127 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 23129 spi_if_ins.state_if[0]
.sym 23131 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23132 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[2]
.sym 23135 smi_ctrl_ins.int_cnt[4]
.sym 23140 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 23146 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23147 smi_ctrl_ins.int_cnt[3]
.sym 23149 spi_if_ins.state_if[0]
.sym 23150 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 23151 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23152 spi_if_ins.state_if[1]
.sym 23161 i_rst_b$SB_IO_IN
.sym 23162 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23163 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[2]
.sym 23164 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 23167 smi_ctrl_ins.int_cnt[4]
.sym 23168 smi_ctrl_ins.int_cnt[3]
.sym 23169 w_debug_smi_test
.sym 23173 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 23175 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23179 spi_if_ins.state_if[1]
.sym 23180 spi_if_ins.state_if[0]
.sym 23181 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 23182 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23185 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23186 spi_if_ins.state_if[1]
.sym 23187 spi_if_ins.state_if[0]
.sym 23191 spi_if_ins.state_if[1]
.sym 23192 spi_if_ins.state_if[0]
.sym 23194 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23195 i_rst_b$SB_IO_IN
.sym 23196 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 23198 spi_if_ins.r_tx_data_valid
.sym 23204 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23212 i_rst_b$SB_IO_IN
.sym 23220 w_debug_smi_test
.sym 23228 io_pmod_SB_DFFE_Q_E
.sym 23229 io_pmod[4]$SB_IO_IN
.sym 23241 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 23244 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 23253 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23256 rx_fifo.mem_i.0.2_RDATA_3[0]
.sym 23258 rx_fifo.mem_i.0.2_RDATA[0]
.sym 23259 i_rst_b$SB_IO_IN
.sym 23262 rx_fifo.mem_i.0.0_RDATA[1]
.sym 23264 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 23266 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 23267 i_rst_b$SB_IO_IN
.sym 23270 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 23272 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 23274 i_rst_b$SB_IO_IN
.sym 23275 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 23278 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 23279 i_rst_b$SB_IO_IN
.sym 23280 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23296 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 23297 i_rst_b$SB_IO_IN
.sym 23298 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 23302 rx_fifo.mem_i.0.2_RDATA[0]
.sym 23304 rx_fifo.mem_i.0.0_RDATA[1]
.sym 23314 rx_fifo.mem_i.0.0_RDATA[1]
.sym 23316 rx_fifo.mem_i.0.2_RDATA_3[0]
.sym 23318 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 23319 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 23320 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 23322 $io_pmod[5]$iobuf_i
.sym 23324 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23325 $io_pmod[6]$iobuf_i
.sym 23346 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 23353 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23356 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 23366 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23367 spi_if_ins.w_rx_data[5]
.sym 23380 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 23391 spi_if_ins.w_rx_data[6]
.sym 23395 spi_if_ins.w_rx_data[6]
.sym 23398 spi_if_ins.w_rx_data[5]
.sym 23419 spi_if_ins.w_rx_data[6]
.sym 23422 spi_if_ins.w_rx_data[5]
.sym 23427 spi_if_ins.w_rx_data[5]
.sym 23428 spi_if_ins.w_rx_data[6]
.sym 23441 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 23442 r_counter_$glb_clk
.sym 23443 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23450 int_miso
.sym 23456 w_cs[1]
.sym 23462 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23467 channel
.sym 23473 int_miso
.sym 23475 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 23479 w_rx_data[0]
.sym 23485 w_cs[1]
.sym 23488 rx_fifo.mem_i.0.0_RDATA[1]
.sym 23489 w_cs[2]
.sym 23490 w_cs[3]
.sym 23493 w_cs[1]
.sym 23496 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 23497 w_cs[2]
.sym 23498 w_cs[3]
.sym 23505 w_cs[0]
.sym 23506 rx_fifo.mem_i.0.3_RDATA_2[1]
.sym 23510 rx_fifo.mem_i.0.3_RDATA_3[1]
.sym 23512 rx_fifo.mem_i.0.3_RDATA[0]
.sym 23513 w_cs[0]
.sym 23514 w_cs[0]
.sym 23518 w_cs[2]
.sym 23519 w_cs[3]
.sym 23520 w_cs[1]
.sym 23521 w_cs[0]
.sym 23524 w_cs[3]
.sym 23525 w_cs[1]
.sym 23526 w_cs[2]
.sym 23527 w_cs[0]
.sym 23530 rx_fifo.mem_i.0.3_RDATA_3[1]
.sym 23533 rx_fifo.mem_i.0.0_RDATA[1]
.sym 23536 rx_fifo.mem_i.0.3_RDATA_2[1]
.sym 23538 rx_fifo.mem_i.0.0_RDATA[1]
.sym 23542 w_cs[0]
.sym 23543 w_cs[3]
.sym 23544 w_cs[1]
.sym 23545 w_cs[2]
.sym 23548 w_cs[2]
.sym 23549 w_cs[0]
.sym 23550 w_cs[1]
.sym 23551 w_cs[3]
.sym 23554 w_cs[1]
.sym 23555 w_cs[2]
.sym 23556 w_cs[0]
.sym 23557 w_cs[3]
.sym 23561 rx_fifo.mem_i.0.3_RDATA[0]
.sym 23562 rx_fifo.mem_i.0.0_RDATA[1]
.sym 23564 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 23565 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 23566 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 23568 i_glob_clock$SB_IO_IN
.sym 23571 spi_if_ins.r_tx_byte[4]
.sym 23572 spi_if_ins.r_tx_byte[7]
.sym 23574 spi_if_ins.r_tx_byte[6]
.sym 23579 io_pmod[1]$SB_IO_IN
.sym 23580 $PACKER_VCC_NET
.sym 23584 sys_ctrl_ins.debug_smi_test_SB_LUT4_I1_O
.sym 23593 w_debug_smi_test
.sym 23597 spi_if_ins.o_cs_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 23598 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 23600 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 23601 $io_pmod[1]$iobuf_i
.sym 23608 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 23609 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 23610 i_rst_b$SB_IO_IN
.sym 23612 spi_if_ins.o_cs_SB_LUT4_I3_1_O[0]
.sym 23613 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 23615 w_tx_data_io[5]
.sym 23616 w_tx_data_smi[1]
.sym 23617 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 23620 w_tx_data_io[6]
.sym 23621 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 23622 w_tx_data_io[7]
.sym 23623 w_tx_data_io[1]
.sym 23626 spi_if_ins.o_cs_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 23633 i_glob_clock$SB_IO_IN
.sym 23637 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 23638 w_tx_data_io[4]
.sym 23639 spi_if_ins.o_cs_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 23643 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 23644 w_tx_data_io[4]
.sym 23647 w_tx_data_smi[1]
.sym 23648 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 23649 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 23650 w_tx_data_io[1]
.sym 23655 spi_if_ins.o_cs_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 23659 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 23661 w_tx_data_io[6]
.sym 23666 w_tx_data_io[5]
.sym 23667 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 23668 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 23678 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 23679 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 23680 w_tx_data_io[7]
.sym 23684 i_rst_b$SB_IO_IN
.sym 23686 spi_if_ins.o_cs_SB_LUT4_I3_1_O[0]
.sym 23687 spi_if_ins.o_cs_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 23688 i_glob_clock$SB_IO_IN
.sym 23689 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 23693 r_counter
.sym 23708 w_tx_data_io[6]
.sym 23716 r_counter
.sym 23722 io_pmod[4]$SB_IO_IN
.sym 23733 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 23740 r_tx_data[1]
.sym 23785 r_tx_data[1]
.sym 23810 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 23811 r_counter_$glb_clk
.sym 23816 $io_pmod[2]$iobuf_i
.sym 23863 io_pmod[1]$SB_IO_IN
.sym 23906 io_pmod[1]$SB_IO_IN
.sym 23942 $PACKER_GND_NET
.sym 23949 io_pmod[1]$SB_IO_IN
.sym 24078 io_pmod[0]$SB_IO_IN
.sym 24202 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24321 o_tr_vc1$SB_IO_OUT
.sym 24444 o_tr_vc1_b$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24618 o_led0$SB_IO_OUT
.sym 24655 i_ss$SB_IO_IN
.sym 24785 r_counter
.sym 24949 i_sck$SB_IO_IN
.sym 24951 int_miso
.sym 25089 io_pmod[4]$SB_IO_IN
.sym 25252 io_pmod[4]$SB_IO_IN
.sym 25325 io_pmod[4]$SB_IO_IN
.sym 25328 smi_ctrl_ins.w_fifo_pull_trigger
.sym 25339 smi_ctrl_ins.r_fifo_pull_1
.sym 25348 smi_ctrl_ins.r_fifo_pull
.sym 25350 smi_ctrl_ins.r_fifo_pull_1
.sym 25351 io_pmod[4]$SB_IO_IN
.sym 25352 smi_ctrl_ins.r_fifo_pull
.sym 25388 smi_ctrl_ins.r_fifo_pull
.sym 25395 smi_ctrl_ins.w_fifo_pull_trigger
.sym 25397 r_counter_$glb_clk
.sym 25398 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 25399 i_smi_a2$rename$0
.sym 25480 spi_if_ins.r_tx_data_valid
.sym 25483 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 25491 i_ss$SB_IO_IN
.sym 25492 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 25502 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 25506 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 25542 spi_if_ins.r_tx_data_valid
.sym 25544 i_ss$SB_IO_IN
.sym 25551 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 25552 r_counter_$glb_clk
.sym 25553 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 25554 io_pmod[3]$SB_IO_IN
.sym 25556 channel
.sym 25629 io_pmod_SB_DFFE_Q_E
.sym 25634 $io_pmod[5]$iobuf_i
.sym 25650 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 25658 w_rx_data[0]
.sym 25668 $io_pmod[5]$iobuf_i
.sym 25678 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 25684 w_rx_data[0]
.sym 25706 io_pmod_SB_DFFE_Q_E
.sym 25707 r_counter_$glb_clk
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25718 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 25786 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 25787 spi_if_ins.r_tx_byte[7]
.sym 25793 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 25796 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25852 spi_if_ins.r_tx_byte[7]
.sym 25853 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 25854 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25861 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 25862 r_counter_$glb_clk
.sym 25877 r_counter
.sym 25880 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25881 io_pmod_SB_DFFE_Q_E
.sym 25937 r_tx_data[4]
.sym 25940 r_tx_data[6]
.sym 25943 r_tx_data[7]
.sym 25947 i_glob_clock$SB_IO_IN
.sym 25948 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 25978 i_glob_clock$SB_IO_IN
.sym 25994 r_tx_data[4]
.sym 26003 r_tx_data[7]
.sym 26012 r_tx_data[6]
.sym 26016 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 26017 r_counter_$glb_clk
.sym 26033 lvds_clock
.sym 26101 i_glob_clock$SB_IO_IN
.sym 26119 r_counter
.sym 26144 r_counter
.sym 26172 i_glob_clock$SB_IO_IN
.sym 26173 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 26174 o_smi_read_req$SB_IO_OUT
.sym 26176 io_pmod[1]$SB_IO_IN
.sym 26251 io_pmod[4]$SB_IO_IN
.sym 26258 w_debug_smi_test
.sym 26299 io_pmod[4]$SB_IO_IN
.sym 26301 w_debug_smi_test
.sym 26329 io_pmod[0]$SB_IO_IN
.sym 26340 $io_pmod[1]$iobuf_i
.sym 27217 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27245 o_smi_read_req$SB_IO_OUT
.sym 27275 i_smi_a2$rename$0
.sym 27283 o_smi_read_req$SB_IO_OUT
.sym 27297 o_smi_read_req$SB_IO_OUT
.sym 27305 i_smi_a2$rename$0
.sym 27310 $io_pmod[4]$iobuf_i
.sym 27330 $io_pmod[4]$iobuf_i
.sym 27335 i_smi_a2$rename$0
.sym 27337 io_pmod[1]$SB_IO_IN
.sym 27365 o_smi_read_req$SB_IO_OUT
.sym 27370 $io_pmod[5]$iobuf_i
.sym 27388 $io_pmod[5]$iobuf_i
.sym 27400 $io_pmod[3]$iobuf_i
.sym 27403 $io_pmod[6]$iobuf_i
.sym 27420 $io_pmod[3]$iobuf_i
.sym 27421 $io_pmod[6]$iobuf_i
.sym 27427 i_glob_clock$SB_IO_IN
.sym 27429 r_counter
.sym 27442 r_counter
.sym 27455 io_pmod[0]$SB_IO_IN
.sym 27457 io_pmod[1]$SB_IO_IN
.sym 27459 lvds_clock
.sym 27460 $PACKER_VCC_NET
.sym 27475 $PACKER_VCC_NET
.sym 27481 lvds_clock
.sym 27485 o_smi_read_req$SB_IO_OUT
.sym 27519 $io_pmod[2]$iobuf_i
.sym 27522 $io_pmod[1]$iobuf_i
.sym 27531 $io_pmod[1]$iobuf_i
.sym 27539 $io_pmod[2]$iobuf_i
.sym 27549 $io_pmod[0]$iobuf_i
.sym 27552 $PACKER_GND_NET
.sym 27572 $PACKER_GND_NET
.sym 27573 $io_pmod[0]$iobuf_i
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27595 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27617 o_tr_vc2$SB_IO_OUT
.sym 27629 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27647 o_tr_vc1_b$SB_IO_OUT
.sym 27651 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27742 rx_fifo.wr_addr_gray[1]
.sym 27747 rx_fifo.wr_addr[0]
.sym 27752 rx_fifo.wr_addr[1]
.sym 27753 rx_fifo.wr_addr[0]
.sym 27756 rx_fifo.wr_addr[2]
.sym 27757 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 27760 rx_fifo.wr_addr[3]
.sym 27761 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 27764 rx_fifo.wr_addr[4]
.sym 27765 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 27768 rx_fifo.wr_addr[5]
.sym 27769 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 27772 rx_fifo.wr_addr[6]
.sym 27773 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 27776 rx_fifo.wr_addr[7]
.sym 27777 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 27780 rx_fifo.wr_addr[8]
.sym 27781 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 27784 rx_fifo.wr_addr[9]
.sym 27785 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[9]
.sym 27786 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 27791 rx_fifo.rd_addr_gray_wr_r[7]
.sym 27792 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 27793 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 27794 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 27800 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 27801 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 27802 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27806 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 27814 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 27815 rx_fifo.rd_addr_gray_wr_r[8]
.sym 27816 rx_fifo.rd_addr_gray_wr_r[4]
.sym 27817 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 27826 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 27827 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 27828 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 27829 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 27840 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[0]
.sym 27841 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 27842 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 27843 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 27844 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 27845 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 27847 rx_fifo.rd_addr_gray_wr_r[7]
.sym 27848 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 27849 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 27850 rx_fifo.rd_addr_gray_wr[7]
.sym 27854 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 27855 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 27856 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 27857 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 27859 rx_fifo.rd_addr_gray_wr_r[4]
.sym 27860 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 27861 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 27862 rx_fifo.rd_addr_gray[7]
.sym 27866 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 27867 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 27868 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 27869 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 27872 rx_fifo.rd_addr_gray_wr_r[5]
.sym 27873 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 27875 rx_fifo.wr_addr[1]
.sym 27880 rx_fifo.wr_addr[2]
.sym 27881 rx_fifo.wr_addr[1]
.sym 27884 rx_fifo.wr_addr[3]
.sym 27885 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 27888 rx_fifo.wr_addr[4]
.sym 27889 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 27892 rx_fifo.wr_addr[5]
.sym 27893 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 27896 rx_fifo.wr_addr[6]
.sym 27897 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 27900 rx_fifo.wr_addr[7]
.sym 27901 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 27904 rx_fifo.wr_addr[8]
.sym 27905 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 27908 rx_fifo.wr_addr[9]
.sym 27909 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 27910 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 27914 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27922 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 27926 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[0]
.sym 27933 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 27934 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[8]
.sym 27948 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27949 w_rx_09_fifo_data[1]
.sym 27978 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27979 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 27980 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 27981 i_rst_b$SB_IO_IN
.sym 27997 w_lvds_rx_24_d1
.sym 28002 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28003 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28004 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28005 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 28007 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28008 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 28009 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28011 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28012 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28013 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 28024 w_lvds_rx_09_d0
.sym 28025 w_lvds_rx_09_d1
.sym 28040 w_lvds_rx_09_d1
.sym 28041 w_lvds_rx_09_d0
.sym 28042 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28043 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28044 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28045 w_lvds_rx_24_d0
.sym 28071 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28072 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28073 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 28075 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28076 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28077 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28080 w_lvds_rx_24_d0
.sym 28081 w_lvds_rx_24_d1
.sym 28083 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28084 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28085 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28086 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28087 w_lvds_rx_24_d1
.sym 28088 w_lvds_rx_24_d0
.sym 28089 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28094 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28095 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28096 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28097 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28106 w_lvds_rx_09_d1_SB_LUT4_I2_O[0]
.sym 28107 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28108 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 28109 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28111 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28112 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 28113 w_lvds_rx_09_d0
.sym 28118 w_lvds_rx_09_d1
.sym 28142 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 28143 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28144 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28145 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 28194 rx_fifo.wr_addr_gray_rd[2]
.sym 28202 rx_fifo.wr_addr_gray_rd[3]
.sym 28206 rx_fifo.wr_addr_gray[0]
.sym 28210 rx_fifo.wr_addr_gray_rd[0]
.sym 28214 rx_fifo.wr_addr_gray[3]
.sym 28222 rx_fifo.wr_addr_gray[2]
.sym 28228 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 28229 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28230 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 28234 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 28240 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 28241 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 28244 rx_fifo.wr_addr[0]
.sym 28245 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 28249 rx_fifo.wr_addr[0]
.sym 28254 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 28260 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 28261 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 28264 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28265 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28268 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 28269 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 28270 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28274 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28280 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28281 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28284 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28285 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28286 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 28292 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28293 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28294 rx_fifo.wr_addr_gray[5]
.sym 28298 rx_fifo.wr_addr_gray[6]
.sym 28303 rx_fifo.rd_addr_gray_wr_r[5]
.sym 28304 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28305 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28306 rx_fifo.rd_addr_gray_wr_r[1]
.sym 28307 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 28308 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 28309 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 28310 rx_fifo.wr_addr_gray[4]
.sym 28314 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O[0]
.sym 28315 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O[1]
.sym 28316 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O[2]
.sym 28317 rx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_I2_O[3]
.sym 28318 rx_fifo.wr_addr_gray[7]
.sym 28322 rx_fifo.rd_addr_gray_wr[3]
.sym 28326 rx_fifo.rd_addr_gray[4]
.sym 28330 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[0]
.sym 28331 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[1]
.sym 28332 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[2]
.sym 28333 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[3]
.sym 28334 rx_fifo.rd_addr_gray[1]
.sym 28338 rx_fifo.rd_addr_gray_wr[1]
.sym 28342 rx_fifo.rd_addr_gray[3]
.sym 28346 rx_fifo.rd_addr_gray_wr[4]
.sym 28350 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 28351 rx_fifo.rd_addr_gray_wr_r[0]
.sym 28352 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 28353 rx_fifo.rd_addr_gray_wr_r[3]
.sym 28356 rx_fifo.wr_addr[1]
.sym 28357 rx_fifo.rd_addr_gray_wr_r[1]
.sym 28358 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
.sym 28359 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 28360 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 28361 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 28363 rx_fifo.wr_addr[0]
.sym 28364 rx_fifo.wr_addr[1]
.sym 28365 rx_fifo.rd_addr_gray_wr_r[0]
.sym 28368 rx_fifo.mem_i.0.0_RDATA[0]
.sym 28369 rx_fifo.mem_i.0.0_RDATA[1]
.sym 28372 rx_fifo.rd_addr_gray_wr_r[3]
.sym 28373 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28379 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 28380 io_pmod[0]$SB_IO_IN
.sym 28381 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 28384 rx_fifo.mem_i.0.0_RDATA_2[0]
.sym 28385 rx_fifo.mem_i.0.0_RDATA[1]
.sym 28386 rx_fifo.rd_addr_gray_wr_r[8]
.sym 28387 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I0_O[1]
.sym 28388 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 28389 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 28397 channel
.sym 28401 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 28404 io_pmod[0]$SB_IO_IN
.sym 28405 i_rst_b$SB_IO_IN
.sym 28410 rx_fifo.rd_addr_gray_wr[9]
.sym 28414 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 28418 w_rx_09_fifo_data[0]
.sym 28419 w_rx_24_fifo_data[0]
.sym 28420 channel
.sym 28421 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28422 rx_fifo.wr_addr[9]
.sym 28426 w_rx_09_fifo_data[3]
.sym 28427 w_rx_24_fifo_data[3]
.sym 28428 channel
.sym 28429 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28430 w_rx_09_fifo_data[2]
.sym 28431 w_rx_24_fifo_data[2]
.sym 28432 channel
.sym 28433 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28434 w_rx_09_fifo_data[1]
.sym 28435 w_rx_24_fifo_data[1]
.sym 28436 channel
.sym 28437 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28442 rx_fifo.wr_addr_gray[8]
.sym 28449 rx_fifo.wr_addr[9]
.sym 28452 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28453 w_rx_09_fifo_data[4]
.sym 28454 w_rx_09_fifo_data[5]
.sym 28455 w_rx_24_fifo_data[5]
.sym 28456 channel
.sym 28457 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28460 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28461 w_rx_09_fifo_data[2]
.sym 28464 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28465 w_rx_09_fifo_data[5]
.sym 28466 w_rx_09_fifo_data[6]
.sym 28467 w_rx_24_fifo_data[6]
.sym 28468 channel
.sym 28469 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28472 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28473 w_rx_09_fifo_data[0]
.sym 28476 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28477 w_rx_09_fifo_data[3]
.sym 28478 w_rx_09_fifo_data[4]
.sym 28479 w_rx_24_fifo_data[4]
.sym 28480 channel
.sym 28481 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28484 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28485 w_rx_24_fifo_data[4]
.sym 28488 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28489 w_rx_24_fifo_data[5]
.sym 28492 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28493 w_rx_24_fifo_data[0]
.sym 28500 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28501 w_rx_24_fifo_data[1]
.sym 28504 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28505 w_rx_24_fifo_data[3]
.sym 28508 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28509 w_rx_24_fifo_data[2]
.sym 28525 io_pmod[1]$SB_IO_IN
.sym 28528 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28529 w_rx_24_fifo_data[6]
.sym 28536 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28537 w_rx_24_fifo_data[8]
.sym 28551 w_rx_24_fifo_push
.sym 28552 w_rx_09_fifo_push
.sym 28553 channel
.sym 28556 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28557 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28566 io_pmod[3]$SB_IO_IN
.sym 28567 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28568 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28569 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28574 w_rx_24_fifo_push
.sym 28575 w_rx_09_fifo_push
.sym 28576 channel
.sym 28577 io_pmod[3]$SB_IO_IN
.sym 28579 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 28583 lvds_rx_24_inst.r_phase_count[1]
.sym 28584 $PACKER_VCC_NET
.sym 28585 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 28586 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 28588 $PACKER_VCC_NET
.sym 28589 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 28591 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 28592 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 28593 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 28594 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28595 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28596 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 28597 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28601 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 28602 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28603 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28604 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 28605 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28606 w_lvds_rx_24_d0_SB_LUT4_I2_O[3]
.sym 28607 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28608 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 28609 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28629 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 28636 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28637 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28639 io_pmod[3]$SB_IO_IN
.sym 28640 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28641 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 28643 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 28647 lvds_rx_09_inst.r_phase_count[1]
.sym 28648 $PACKER_VCC_NET
.sym 28649 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[1]
.sym 28650 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 28652 $PACKER_VCC_NET
.sym 28653 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q_SB_LUT4_O_I3[2]
.sym 28657 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 28658 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28659 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 28660 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[2]
.sym 28661 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28662 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 28663 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[1]
.sym 28664 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28665 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[0]
.sym 28669 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_Q[0]
.sym 28670 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28671 w_lvds_rx_09_d0_SB_LUT4_I3_I2[2]
.sym 28672 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFER_E_2_Q[1]
.sym 28673 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28706 rx_fifo.rd_addr_gray[6]
.sym 28710 rx_fifo.rd_addr_gray[2]
.sym 28718 rx_fifo.rd_addr_gray_wr[2]
.sym 28722 rx_fifo.rd_addr_gray_wr[6]
.sym 28726 rx_fifo.rd_addr_gray_wr[5]
.sym 28734 rx_fifo.rd_addr_gray[5]
.sym 28738 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 28742 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28750 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[0]
.sym 28751 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 28752 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 28753 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 28756 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28757 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 28760 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 28761 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28762 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 28766 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 28776 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28777 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28780 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28781 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28782 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 28783 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 28784 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 28785 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 28786 rx_fifo.wr_addr_gray_rd[1]
.sym 28790 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28791 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 28792 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 28793 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28796 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28797 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28798 rx_fifo.wr_addr_gray_rd[4]
.sym 28803 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 28804 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 28805 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 28806 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28807 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 28808 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28809 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28810 rx_fifo.wr_addr_gray_rd[5]
.sym 28815 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[0]
.sym 28816 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28817 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 28818 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 28819 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 28820 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 28821 io_pmod[1]$SB_IO_IN
.sym 28822 rx_fifo.wr_addr_gray_rd[6]
.sym 28826 rx_fifo.wr_addr_gray_rd[7]
.sym 28830 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 28831 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 28832 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 28833 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 28834 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 28841 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 28844 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 28845 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 28848 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28849 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 28850 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 28854 rx_fifo.wr_addr_gray_rd_r[8]
.sym 28855 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 28856 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 28857 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 28860 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 28861 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28863 rx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 28864 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 28865 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 28866 w_rx_09_fifo_data[18]
.sym 28867 w_rx_24_fifo_data[18]
.sym 28868 channel
.sym 28869 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28870 rx_fifo.wr_addr_gray_rd[8]
.sym 28874 w_rx_09_fifo_data[19]
.sym 28875 w_rx_24_fifo_data[19]
.sym 28876 channel
.sym 28877 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28881 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 28886 rx_fifo.wr_addr_gray_rd[9]
.sym 28900 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28901 w_rx_24_fifo_data[18]
.sym 28904 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28905 w_rx_24_fifo_data[15]
.sym 28908 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28909 w_rx_24_fifo_data[27]
.sym 28910 w_rx_09_fifo_data[17]
.sym 28911 w_rx_24_fifo_data[17]
.sym 28912 channel
.sym 28913 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28914 w_rx_09_fifo_data[16]
.sym 28915 w_rx_24_fifo_data[16]
.sym 28916 channel
.sym 28917 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28920 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28921 w_rx_24_fifo_data[16]
.sym 28924 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28925 w_rx_24_fifo_data[17]
.sym 28928 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28929 w_rx_24_fifo_data[14]
.sym 28940 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28941 w_rx_09_fifo_data[16]
.sym 28952 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28953 w_rx_09_fifo_data[15]
.sym 28956 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28957 w_rx_09_fifo_data[17]
.sym 28964 rx_fifo.mem_q.0.0_RDATA_3[0]
.sym 28965 rx_fifo.mem_i.0.0_RDATA[1]
.sym 28972 rx_fifo.mem_i.0.0_RDATA[1]
.sym 28973 rx_fifo.mem_q.0.1_RDATA[1]
.sym 28974 w_rx_09_fifo_data[7]
.sym 28975 w_rx_24_fifo_data[7]
.sym 28976 channel
.sym 28977 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28980 rx_fifo.mem_i.0.0_RDATA[1]
.sym 28981 rx_fifo.mem_q.0.1_RDATA_2[1]
.sym 28984 rx_fifo.mem_i.0.0_RDATA[1]
.sym 28985 rx_fifo.mem_q.0.1_RDATA_1[1]
.sym 28986 w_rx_09_fifo_data[15]
.sym 28987 w_rx_24_fifo_data[15]
.sym 28988 channel
.sym 28989 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29008 rx_fifo.mem_q.0.2_RDATA_2[0]
.sym 29009 rx_fifo.mem_i.0.0_RDATA[1]
.sym 29012 rx_fifo.mem_q.0.2_RDATA_3[0]
.sym 29013 rx_fifo.mem_i.0.0_RDATA[1]
.sym 29024 rx_fifo.mem_q.0.2_RDATA_1[0]
.sym 29025 rx_fifo.mem_i.0.0_RDATA[1]
.sym 29028 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29029 w_rx_09_fifo_data[7]
.sym 29030 w_rx_09_fifo_data[8]
.sym 29031 w_rx_24_fifo_data[8]
.sym 29032 channel
.sym 29033 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29034 w_rx_09_fifo_data[9]
.sym 29035 w_rx_24_fifo_data[9]
.sym 29036 channel
.sym 29037 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29038 w_rx_09_fifo_data[10]
.sym 29039 w_rx_24_fifo_data[10]
.sym 29040 channel
.sym 29041 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29044 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29045 w_rx_09_fifo_data[6]
.sym 29048 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29049 w_rx_09_fifo_data[9]
.sym 29050 w_rx_09_fifo_data[11]
.sym 29051 w_rx_24_fifo_data[11]
.sym 29052 channel
.sym 29053 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29060 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29061 w_rx_24_fifo_data[7]
.sym 29064 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29065 w_rx_24_fifo_data[13]
.sym 29068 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29069 w_rx_24_fifo_data[9]
.sym 29076 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29077 w_rx_24_fifo_data[11]
.sym 29080 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29081 w_rx_24_fifo_data[10]
.sym 29251 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 29252 rx_fifo.rd_addr[2]
.sym 29253 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 29254 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29261 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 29263 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 29264 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29265 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29266 rx_fifo.rd_addr_gray_SB_DFFESR_Q_9_D[3]
.sym 29270 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29276 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 29277 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29278 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29283 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 29288 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 29289 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 29292 rx_fifo.rd_addr[2]
.sym 29293 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29296 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 29297 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29300 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 29301 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29304 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[1]
.sym 29305 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29308 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 29309 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29312 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 29313 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29316 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 29317 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 29320 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 29321 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 29322 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 29323 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 29324 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 29325 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 29326 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29330 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29334 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 29338 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[0]
.sym 29339 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 29340 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 29341 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[3]
.sym 29342 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29348 smi_ctrl_ins.int_cnt[3]
.sym 29349 smi_ctrl_ins.int_cnt[4]
.sym 29350 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 29351 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 29352 rx_fifo.wr_addr_gray_rd_r[8]
.sym 29353 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 29357 smi_ctrl_ins.int_cnt[3]
.sym 29359 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 29360 rx_fifo.rd_addr[2]
.sym 29361 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29364 io_pmod[1]$SB_IO_IN
.sym 29365 i_rst_b$SB_IO_IN
.sym 29370 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.sym 29371 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]
.sym 29372 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 29373 io_pmod[4]$SB_IO_IN
.sym 29375 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 29376 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 29377 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 29378 rx_fifo.rd_addr_gray[8]
.sym 29384 i_rst_b$SB_IO_IN
.sym 29385 w_debug_smi_test
.sym 29390 rx_fifo.rd_addr_gray_wr[0]
.sym 29394 rx_fifo.rd_addr_gray_wr[8]
.sym 29402 rx_fifo.rd_addr_gray[0]
.sym 29422 $PACKER_VCC_NET
.sym 29444 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29445 w_rx_09_fifo_data[28]
.sym 29448 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29449 w_rx_09_fifo_data[26]
.sym 29452 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29453 w_rx_09_fifo_data[24]
.sym 29456 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29457 w_rx_09_fifo_data[27]
.sym 29460 w_debug_fifo_push
.sym 29461 io_pmod[0]$SB_IO_IN
.sym 29465 w_rx_24_fifo_data[29]
.sym 29468 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29469 w_rx_09_fifo_data[14]
.sym 29472 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29473 w_rx_09_fifo_data[29]
.sym 29476 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29477 w_rx_24_fifo_data[12]
.sym 29478 w_rx_09_fifo_data[28]
.sym 29479 w_rx_24_fifo_data[28]
.sym 29480 channel
.sym 29481 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29482 w_rx_09_fifo_data[30]
.sym 29483 w_rx_24_fifo_data[30]
.sym 29484 channel
.sym 29485 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29488 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29489 w_rx_24_fifo_data[26]
.sym 29490 smi_ctrl_ins.r_fifo_pulled_data[0]
.sym 29491 smi_ctrl_ins.r_fifo_pulled_data[8]
.sym 29492 smi_ctrl_ins.int_cnt[4]
.sym 29493 smi_ctrl_ins.int_cnt[3]
.sym 29496 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29497 w_rx_24_fifo_data[28]
.sym 29500 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 29501 w_rx_24_fifo_data[29]
.sym 29502 lvds_rx_09_inst.o_fifo_data[31]
.sym 29503 w_rx_24_fifo_data[31]
.sym 29504 channel
.sym 29505 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29508 rx_fifo.mem_i.0.0_RDATA[1]
.sym 29509 rx_fifo.mem_q.0.3_RDATA_3[1]
.sym 29518 smi_ctrl_ins.r_fifo_pulled_data[5]
.sym 29519 smi_ctrl_ins.r_fifo_pulled_data[13]
.sym 29520 smi_ctrl_ins.int_cnt[4]
.sym 29521 smi_ctrl_ins.int_cnt[3]
.sym 29528 rx_fifo.mem_q.0.3_RDATA_1[0]
.sym 29529 rx_fifo.mem_i.0.0_RDATA[1]
.sym 29530 smi_ctrl_ins.r_fifo_pulled_data[1]
.sym 29531 smi_ctrl_ins.r_fifo_pulled_data[9]
.sym 29532 smi_ctrl_ins.int_cnt[4]
.sym 29533 smi_ctrl_ins.int_cnt[3]
.sym 29538 smi_ctrl_ins.r_fifo_pulled_data[2]
.sym 29539 smi_ctrl_ins.r_fifo_pulled_data[10]
.sym 29540 smi_ctrl_ins.int_cnt[4]
.sym 29541 smi_ctrl_ins.int_cnt[3]
.sym 29548 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29549 w_rx_09_fifo_data[10]
.sym 29552 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29553 w_rx_09_fifo_data[13]
.sym 29556 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29557 w_rx_09_fifo_data[12]
.sym 29564 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29565 w_rx_09_fifo_data[11]
.sym 29568 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29569 w_rx_09_fifo_data[8]
.sym 29576 rx_fifo.mem_i.0.0_RDATA[1]
.sym 29577 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 29580 rx_fifo.mem_i.0.0_RDATA[1]
.sym 29581 rx_fifo.mem_q.0.1_RDATA_3[1]
.sym 29592 rx_fifo.mem_i.0.0_RDATA[1]
.sym 29593 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 29600 rx_fifo.mem_q.0.2_RDATA[0]
.sym 29601 rx_fifo.mem_i.0.0_RDATA[1]
.sym 29766 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 29794 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[0]
.sym 29795 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1]
.sym 29796 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]
.sym 29797 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[3]
.sym 29798 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29799 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29800 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29801 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29802 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 29803 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 29804 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 29805 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 29808 w_debug_smi_test
.sym 29809 i_rst_b$SB_IO_IN
.sym 29810 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 29811 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 29812 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 29813 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 29823 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29824 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 29825 rx_fifo.rd_addr[2]
.sym 29826 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 29827 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 29828 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 29829 w_debug_smi_test
.sym 29837 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 29839 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[1]
.sym 29840 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[2]
.sym 29841 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I3[0]
.sym 29842 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 29843 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 29844 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 29845 w_debug_smi_test
.sym 29846 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 29847 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 29848 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 29849 w_debug_smi_test
.sym 29860 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29861 w_rx_09_fifo_data[22]
.sym 29864 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29865 w_rx_09_fifo_data[25]
.sym 29868 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29869 w_rx_09_fifo_data[18]
.sym 29870 smi_ctrl_ins.r_fifo_pulled_data[7]
.sym 29871 smi_ctrl_ins.r_fifo_pulled_data[15]
.sym 29872 smi_ctrl_ins.int_cnt[4]
.sym 29873 smi_ctrl_ins.int_cnt[3]
.sym 29876 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29877 w_rx_09_fifo_data[19]
.sym 29884 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29885 w_rx_09_fifo_data[23]
.sym 29890 smi_ctrl_ins.r_fifo_pulled_data[4]
.sym 29891 smi_ctrl_ins.r_fifo_pulled_data[12]
.sym 29892 smi_ctrl_ins.int_cnt[4]
.sym 29893 smi_ctrl_ins.int_cnt[3]
.sym 29902 smi_ctrl_ins.r_fifo_pulled_data[6]
.sym 29903 smi_ctrl_ins.r_fifo_pulled_data[14]
.sym 29904 smi_ctrl_ins.int_cnt[4]
.sym 29905 smi_ctrl_ins.int_cnt[3]
.sym 29906 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 29907 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 29908 smi_ctrl_ins.int_cnt[3]
.sym 29909 smi_ctrl_ins.int_cnt[4]
.sym 29910 w_rx_data[2]
.sym 29914 smi_ctrl_ins.r_fifo_pulled_data[3]
.sym 29915 smi_ctrl_ins.r_fifo_pulled_data[11]
.sym 29916 smi_ctrl_ins.int_cnt[4]
.sym 29917 smi_ctrl_ins.int_cnt[3]
.sym 29918 smi_ctrl_ins.int_cnt[4]
.sym 29919 w_debug_smi_test
.sym 29920 smi_ctrl_ins.int_cnt[3]
.sym 29921 i_rst_b$SB_IO_IN
.sym 29922 w_rx_09_fifo_data[24]
.sym 29923 w_rx_24_fifo_data[24]
.sym 29924 channel
.sym 29925 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29926 w_rx_09_fifo_data[27]
.sym 29927 w_rx_24_fifo_data[27]
.sym 29928 channel
.sym 29929 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29930 w_rx_09_fifo_data[26]
.sym 29931 w_rx_24_fifo_data[26]
.sym 29932 channel
.sym 29933 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29934 w_rx_data[1]
.sym 29942 w_rx_data[2]
.sym 29946 w_rx_09_fifo_data[25]
.sym 29947 w_rx_24_fifo_data[25]
.sym 29948 channel
.sym 29949 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29950 w_rx_data[0]
.sym 29954 spi_if_ins.w_rx_data[4]
.sym 29966 spi_if_ins.w_rx_data[3]
.sym 29978 spi_if_ins.w_rx_data[1]
.sym 29986 i_button_SB_LUT4_I0_I1[2]
.sym 29997 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 29998 w_rx_09_fifo_data[12]
.sym 29999 w_rx_24_fifo_data[12]
.sym 30000 channel
.sym 30001 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 30002 w_rx_09_fifo_data[14]
.sym 30003 w_rx_24_fifo_data[14]
.sym 30004 channel
.sym 30005 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 30006 w_rx_09_fifo_data[29]
.sym 30007 w_rx_24_fifo_data[29]
.sym 30008 channel
.sym 30009 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 30022 w_rx_data[2]
.sym 30029 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 30030 w_rx_data[4]
.sym 30034 w_rx_data[1]
.sym 30042 w_rx_data[0]
.sym 30046 w_rx_data[3]
.sym 30052 io_ctrl_ins.debug_mode[0]
.sym 30053 io_ctrl_ins.debug_mode[1]
.sym 30058 channel
.sym 30072 io_ctrl_ins.debug_mode[1]
.sym 30073 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 30074 io_pmod[4]$SB_IO_IN
.sym 30078 io_ctrl_ins.debug_mode[0]
.sym 30079 i_button_SB_LUT4_I0_I2[3]
.sym 30080 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30081 i_rst_b$SB_IO_IN
.sym 30082 w_rx_data[2]
.sym 30086 w_rx_data[0]
.sym 30090 w_rx_data[4]
.sym 30094 w_rx_data[1]
.sym 30098 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30099 io_ctrl_ins.rf_mode[0]
.sym 30100 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30101 i_button_SB_LUT4_I0_I2[3]
.sym 30104 io_ctrl_ins.rf_mode[0]
.sym 30105 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30110 w_rx_data[3]
.sym 30114 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30115 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30116 i_button_SB_LUT4_I0_I2[3]
.sym 30117 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30118 io_ctrl_ins.rf_pin_state[0]
.sym 30119 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30120 i_button_SB_LUT4_I0_I2[3]
.sym 30121 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30123 io_ctrl_ins.rf_pin_state[7]
.sym 30124 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30125 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 30127 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30128 io_ctrl_ins.rf_pin_state[6]
.sym 30129 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 30131 io_ctrl_ins.rf_pin_state[1]
.sym 30132 i_button_SB_LUT4_I0_I2[3]
.sym 30133 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30134 i_button_SB_LUT4_I0_I2[3]
.sym 30135 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30136 io_ctrl_ins.rf_pin_state[2]
.sym 30137 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30138 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30139 i_button_SB_LUT4_I0_I2[3]
.sym 30140 io_ctrl_ins.rf_pin_state[4]
.sym 30141 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30142 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30143 i_button_SB_LUT4_I0_I2[3]
.sym 30144 io_ctrl_ins.rf_pin_state[5]
.sym 30145 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30225 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 30232 w_lvds_rx_24_d1_SB_LUT4_I1_O[2]
.sym 30233 i_rst_b$SB_IO_IN
.sym 30261 i_rst_b$SB_IO_IN
.sym 30274 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 30280 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 30281 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 30284 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 30285 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 30288 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 30289 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 30290 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 30300 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 30301 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 30304 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 30305 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 30306 spi_if_ins.spi.r_rx_byte[0]
.sym 30310 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 30311 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 30312 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 30313 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 30314 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 30315 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 30316 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 30317 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 30318 spi_if_ins.spi.r_rx_byte[2]
.sym 30326 spi_if_ins.spi.r_rx_byte[1]
.sym 30333 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 30336 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 30337 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30338 spi_if_ins.spi.r_rx_byte[5]
.sym 30346 spi_if_ins.spi.r_rx_byte[4]
.sym 30350 spi_if_ins.spi.r_rx_byte[7]
.sym 30359 w_debug_smi_test
.sym 30360 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[1]
.sym 30361 i_rst_b$SB_IO_IN
.sym 30362 spi_if_ins.spi.r_rx_byte[6]
.sym 30366 spi_if_ins.spi.r_rx_byte[3]
.sym 30370 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 30371 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 30372 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 30373 w_debug_smi_test
.sym 30374 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 30375 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 30376 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 30377 w_debug_smi_test
.sym 30378 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 30379 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 30380 smi_ctrl_ins.int_cnt[3]
.sym 30381 smi_ctrl_ins.int_cnt[4]
.sym 30382 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 30383 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 30384 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 30385 w_debug_smi_test
.sym 30386 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 30387 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 30388 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 30389 w_debug_smi_test
.sym 30398 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 30399 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 30400 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 30401 w_debug_smi_test
.sym 30404 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30405 w_rx_24_fifo_data[21]
.sym 30408 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30409 w_rx_24_fifo_data[22]
.sym 30412 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30413 w_rx_24_fifo_data[25]
.sym 30416 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30417 w_rx_24_fifo_data[20]
.sym 30420 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30421 w_rx_24_fifo_data[23]
.sym 30424 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30425 w_rx_24_fifo_data[24]
.sym 30428 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 30429 w_rx_24_fifo_data[19]
.sym 30430 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 30431 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 30432 smi_ctrl_ins.int_cnt[3]
.sym 30433 smi_ctrl_ins.int_cnt[4]
.sym 30434 spi_if_ins.w_rx_data[2]
.sym 30438 spi_if_ins.w_rx_data[3]
.sym 30446 spi_if_ins.w_rx_data[0]
.sym 30450 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 30454 spi_if_ins.w_rx_data[1]
.sym 30458 spi_if_ins.w_rx_data[4]
.sym 30465 i_rst_b$SB_IO_IN
.sym 30466 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 30467 w_ioc[4]
.sym 30468 w_ioc[3]
.sym 30469 w_ioc[2]
.sym 30471 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 30472 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30473 w_cs[0]
.sym 30475 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 30476 w_cs[0]
.sym 30477 w_fetch
.sym 30481 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 30484 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 30485 w_ioc[0]
.sym 30486 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 30495 w_ioc[2]
.sym 30496 w_ioc[4]
.sym 30497 w_ioc[3]
.sym 30500 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 30501 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 30508 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 30509 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 30510 io_ctrl_ins.o_pmod[2]
.sym 30511 o_shdn_tx_lna$SB_IO_OUT
.sym 30512 w_ioc[0]
.sym 30513 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 30514 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30515 i_rst_b$SB_IO_IN
.sym 30516 w_cs[2]
.sym 30517 w_fetch
.sym 30523 w_ioc[0]
.sym 30524 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 30525 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 30527 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 30528 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30529 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30530 io_ctrl_ins.led0_state_SB_LUT4_I1_O[0]
.sym 30531 i_button_SB_LUT4_I0_I1[2]
.sym 30532 io_ctrl_ins.led0_state_SB_LUT4_I1_O[2]
.sym 30533 io_ctrl_ins.led0_state_SB_LUT4_I1_O[3]
.sym 30534 i_button_SB_LUT4_I0_I1[0]
.sym 30535 o_led0$SB_IO_OUT
.sym 30536 i_button_SB_LUT4_I0_I2[2]
.sym 30537 io_ctrl_ins.debug_mode[0]
.sym 30538 io_ctrl_ins.debug_mode[1]
.sym 30539 i_button_SB_LUT4_I0_I2[2]
.sym 30540 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 30541 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 30543 i_button_SB_LUT4_I0_I2[2]
.sym 30544 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30545 w_cs[1]
.sym 30547 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 30548 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 30549 w_ioc[0]
.sym 30550 i_button_SB_LUT4_I0_I1[2]
.sym 30551 io_ctrl_ins.pmod_dir_state[2]
.sym 30552 i_button_SB_LUT4_I0_I2[2]
.sym 30553 io_ctrl_ins.rf_mode[0]
.sym 30557 i_button_SB_LUT4_I0_I1[2]
.sym 30558 i_button_SB_LUT4_I0_I1[0]
.sym 30559 o_led1$SB_IO_OUT
.sym 30560 i_button_SB_LUT4_I0_I1[2]
.sym 30561 i_button_SB_LUT4_I0_I1[3]
.sym 30562 w_rx_data[1]
.sym 30566 w_rx_data[3]
.sym 30573 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I3_1_O
.sym 30574 w_rx_data[0]
.sym 30578 w_rx_data[4]
.sym 30582 i_button_SB_LUT4_I0_I1[2]
.sym 30583 i_button_SB_LUT4_I0_I2[1]
.sym 30584 i_button_SB_LUT4_I0_I2[2]
.sym 30585 i_button_SB_LUT4_I0_I2[3]
.sym 30586 w_rx_data[2]
.sym 30590 i_button_SB_LUT4_I0_I1[2]
.sym 30591 io_ctrl_ins.pmod_dir_state[4]
.sym 30592 i_button_SB_LUT4_I0_I2[2]
.sym 30593 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30594 w_rx_data[0]
.sym 30598 w_rx_data[1]
.sym 30602 w_rx_data[3]
.sym 30606 io_ctrl_ins.o_pmod[0]
.sym 30607 io_ctrl_ins.mixer_en_state
.sym 30608 w_ioc[0]
.sym 30609 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 30612 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 30613 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 30614 io_ctrl_ins.o_pmod[3]
.sym 30615 o_tr_vc2$SB_IO_OUT
.sym 30616 w_ioc[0]
.sym 30617 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 30619 w_ioc[0]
.sym 30620 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 30621 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 30622 w_rx_data[4]
.sym 30630 w_rx_data[5]
.sym 30637 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30638 w_rx_data[7]
.sym 30642 w_rx_data[6]
.sym 30646 io_ctrl_ins.o_pmod[1]
.sym 30647 o_shdn_rx_lna$SB_IO_OUT
.sym 30648 w_ioc[0]
.sym 30649 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 30758 spi_if_ins.spi.r_rx_done
.sym 30764 i_rst_b$SB_IO_IN
.sym 30765 i_smi_soe_se$SB_IO_IN
.sym 30786 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30790 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30798 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30802 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30806 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30810 i_mosi$SB_IO_IN
.sym 30814 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30818 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30822 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30826 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30830 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30834 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30838 i_mosi$SB_IO_IN
.sym 30842 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30846 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30856 spi_if_ins.spi.r3_rx_done
.sym 30857 spi_if_ins.spi.r2_rx_done
.sym 30861 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 30865 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30870 spi_if_ins.spi.r2_rx_done
.sym 30878 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30886 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 30887 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 30888 smi_ctrl_ins.int_cnt[3]
.sym 30889 smi_ctrl_ins.int_cnt[4]
.sym 30890 smi_ctrl_ins.r_fifo_pulled_data[17]
.sym 30891 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 30892 smi_ctrl_ins.int_cnt[3]
.sym 30893 smi_ctrl_ins.int_cnt[4]
.sym 30896 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 30897 w_rx_09_fifo_data[20]
.sym 30900 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 30901 w_rx_09_fifo_data[21]
.sym 30902 smi_ctrl_ins.r_fifo_pulled_data[22]
.sym 30903 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 30904 smi_ctrl_ins.int_cnt[3]
.sym 30905 smi_ctrl_ins.int_cnt[4]
.sym 30906 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 30907 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 30908 smi_ctrl_ins.int_cnt[3]
.sym 30909 smi_ctrl_ins.int_cnt[4]
.sym 30914 spi_if_ins.w_rx_data[6]
.sym 30918 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30919 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30920 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30921 i_rst_b$SB_IO_IN
.sym 30922 spi_if_ins.w_rx_data[5]
.sym 30930 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30934 spi_if_ins.w_rx_data[0]
.sym 30938 spi_if_ins.w_rx_data[2]
.sym 30943 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30944 i_rst_b$SB_IO_IN
.sym 30945 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30950 spi_if_ins.r_tx_byte[1]
.sym 30954 spi_if_ins.r_tx_byte[6]
.sym 30961 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 30965 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30972 spi_if_ins.w_rx_data[5]
.sym 30973 spi_if_ins.w_rx_data[6]
.sym 30983 w_ioc[0]
.sym 30984 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 30985 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 30986 i_button_SB_LUT4_I0_I1[0]
.sym 30987 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30988 i_rst_b$SB_IO_IN
.sym 30989 w_cs[2]
.sym 30992 w_fetch
.sym 30993 w_load
.sym 30998 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31011 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 31012 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 31013 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 31018 w_tx_data_smi[0]
.sym 31019 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 31020 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 31021 w_tx_data_io[0]
.sym 31034 w_tx_data_sys[0]
.sym 31035 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 31036 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 31037 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 31039 i_rst_b$SB_IO_IN
.sym 31040 w_cs[1]
.sym 31041 w_fetch
.sym 31049 w_tx_data_io[2]
.sym 31053 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 31057 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[3]
.sym 31062 w_rx_data[0]
.sym 31066 w_rx_data[1]
.sym 31071 i_button_SB_LUT4_I0_I1[0]
.sym 31072 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31073 w_cs[1]
.sym 31075 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 31076 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 31077 w_ioc[0]
.sym 31079 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31080 i_rst_b$SB_IO_IN
.sym 31081 w_cs[1]
.sym 31082 i_config[0]$SB_IO_IN
.sym 31083 i_button_SB_LUT4_I0_I1[0]
.sym 31084 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 31085 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 31087 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 31088 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 31089 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 31090 i_config[1]$SB_IO_IN
.sym 31091 i_button_SB_LUT4_I0_I1[0]
.sym 31092 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 31093 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 31096 i_button_SB_LUT4_I0_I1[2]
.sym 31097 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 31100 io_ctrl_ins.led0_state_SB_LUT4_I1_I2[0]
.sym 31101 i_button_SB_LUT4_I0_I2[2]
.sym 31106 w_rx_data[7]
.sym 31110 w_rx_data[5]
.sym 31114 i_config[2]$SB_IO_IN
.sym 31115 i_button_SB_LUT4_I0_I1[0]
.sym 31116 i_button_SB_LUT4_I0_I1[2]
.sym 31117 io_ctrl_ins.pmod_dir_state[5]
.sym 31118 i_button$SB_IO_IN
.sym 31119 i_button_SB_LUT4_I0_I1[0]
.sym 31120 i_button_SB_LUT4_I0_I1[2]
.sym 31121 io_ctrl_ins.pmod_dir_state[7]
.sym 31122 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 31123 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 31124 w_ioc[0]
.sym 31125 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E[3]
.sym 31126 w_rx_data[6]
.sym 31130 io_ctrl_ins.o_pmod[4]
.sym 31131 o_tr_vc1_b$SB_IO_OUT
.sym 31132 w_ioc[0]
.sym 31133 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 31134 i_config[3]$SB_IO_IN
.sym 31135 i_button_SB_LUT4_I0_I1[0]
.sym 31136 i_button_SB_LUT4_I0_I1[2]
.sym 31137 io_ctrl_ins.pmod_dir_state[6]
.sym 31138 w_rx_data[6]
.sym 31142 w_rx_data[7]
.sym 31146 w_rx_data[5]
.sym 31154 io_ctrl_ins.o_pmod[6]
.sym 31155 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31156 w_ioc[0]
.sym 31157 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 31158 io_ctrl_ins.o_pmod[7]
.sym 31159 o_rx_h_tx_l$SB_IO_OUT
.sym 31160 w_ioc[0]
.sym 31161 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 31166 io_ctrl_ins.o_pmod[5]
.sym 31167 o_tr_vc1$SB_IO_OUT
.sym 31168 w_ioc[0]
.sym 31169 i_button_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 31281 i_ss$SB_IO_IN
.sym 31294 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31299 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31304 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31308 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31309 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31311 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31312 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31313 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31317 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31320 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31321 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31322 i_ss$SB_IO_IN
.sym 31323 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31324 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31325 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31356 i_ss$SB_IO_IN
.sym 31357 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31369 rx_fifo.wr_addr[4]
.sym 31371 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 31372 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31373 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31380 rx_fifo.mem_i.0.1_RDATA[0]
.sym 31381 rx_fifo.mem_i.0.0_RDATA[1]
.sym 31386 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 31387 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 31388 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 31389 i_rst_b$SB_IO_IN
.sym 31394 w_rx_09_fifo_data[23]
.sym 31395 w_rx_24_fifo_data[23]
.sym 31396 channel
.sym 31397 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 31400 rx_fifo.mem_i.0.1_RDATA_2[0]
.sym 31401 rx_fifo.mem_i.0.0_RDATA[1]
.sym 31402 w_rx_09_fifo_data[20]
.sym 31403 w_rx_24_fifo_data[20]
.sym 31404 channel
.sym 31405 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 31406 w_rx_09_fifo_data[22]
.sym 31407 w_rx_24_fifo_data[22]
.sym 31408 channel
.sym 31409 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 31410 w_rx_09_fifo_data[21]
.sym 31411 w_rx_24_fifo_data[21]
.sym 31412 channel
.sym 31413 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 31416 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 31417 rx_fifo.mem_i.0.0_RDATA[1]
.sym 31420 rx_fifo.mem_i.0.0_RDATA[1]
.sym 31421 rx_fifo.mem_i.0.1_RDATA_1[1]
.sym 31424 rx_fifo.mem_i.0.0_RDATA[1]
.sym 31425 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 31428 rx_fifo.mem_q.0.3_RDATA_2[0]
.sym 31429 rx_fifo.mem_i.0.0_RDATA[1]
.sym 31430 smi_ctrl_ins.r_fifo_pulled_data[20]
.sym 31431 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 31432 smi_ctrl_ins.int_cnt[3]
.sym 31433 smi_ctrl_ins.int_cnt[4]
.sym 31436 rx_fifo.mem_q.0.3_RDATA[0]
.sym 31437 rx_fifo.mem_i.0.0_RDATA[1]
.sym 31440 rx_fifo.mem_i.0.0_RDATA[1]
.sym 31441 rx_fifo.mem_q.0.0_RDATA[1]
.sym 31444 rx_fifo.mem_i.0.0_RDATA[1]
.sym 31445 rx_fifo.mem_i.0.1_RDATA_3[1]
.sym 31448 rx_fifo.mem_i.0.2_RDATA_1[0]
.sym 31449 rx_fifo.mem_i.0.0_RDATA[1]
.sym 31452 rx_fifo.mem_i.0.3_RDATA_1[0]
.sym 31453 rx_fifo.mem_i.0.0_RDATA[1]
.sym 31456 rx_fifo.mem_i.0.0_RDATA[1]
.sym 31457 rx_fifo.mem_i.0.2_RDATA_2[1]
.sym 31462 i_sck$SB_IO_IN
.sym 31466 spi_if_ins.spi.SCKr[0]
.sym 31471 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31472 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 31473 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31474 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31475 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31476 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31477 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31479 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31480 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31481 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31482 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31489 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31491 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31495 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31496 $PACKER_VCC_NET
.sym 31499 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31500 $PACKER_VCC_NET
.sym 31501 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31503 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31504 $PACKER_VCC_NET
.sym 31505 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31509 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31510 spi_if_ins.spi.r_tx_byte[2]
.sym 31511 spi_if_ins.spi.r_tx_byte[6]
.sym 31512 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31513 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31514 spi_if_ins.spi.r_tx_byte[1]
.sym 31515 spi_if_ins.spi.r_tx_byte[5]
.sym 31516 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31517 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31518 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31519 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31520 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31521 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31522 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 31523 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 31524 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31525 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 31526 spi_if_ins.r_tx_byte[5]
.sym 31530 spi_if_ins.spi.r_tx_byte[3]
.sym 31531 spi_if_ins.spi.r_tx_byte[7]
.sym 31532 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31533 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31534 spi_if_ins.r_tx_byte[0]
.sym 31538 spi_if_ins.r_tx_byte[4]
.sym 31542 spi_if_ins.r_tx_byte[2]
.sym 31546 spi_if_ins.r_tx_byte[7]
.sym 31550 spi_if_ins.r_tx_byte[3]
.sym 31554 r_tx_data[5]
.sym 31558 r_tx_data[2]
.sym 31566 r_tx_data[0]
.sym 31582 r_tx_data[3]
.sym 31591 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 31592 w_tx_data_io[2]
.sym 31593 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 31596 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 31597 w_tx_data_io[3]
.sym 31598 w_rx_09_fifo_data[13]
.sym 31599 w_rx_24_fifo_data[13]
.sym 31600 channel
.sym 31601 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 31629 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 31632 i_button_SB_LUT4_I0_O[0]
.sym 31633 i_button_SB_LUT4_I0_O[1]
.sym 31637 io_ctrl_ins.led0_state_SB_LUT4_I1_I2[0]
.sym 31648 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 31649 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 31676 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 31677 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 31883 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 31884 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 31885 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 31888 spi_if_ins.state_if[0]
.sym 31889 spi_if_ins.state_if[1]
.sym 31895 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 31896 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 31897 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 31899 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 31900 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 31901 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 31902 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 31906 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31907 spi_if_ins.state_if[0]
.sym 31908 spi_if_ins.state_if[1]
.sym 31909 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 31914 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31915 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 31916 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[2]
.sym 31917 i_rst_b$SB_IO_IN
.sym 31919 w_debug_smi_test
.sym 31920 smi_ctrl_ins.int_cnt[3]
.sym 31921 smi_ctrl_ins.int_cnt[4]
.sym 31924 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31925 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31926 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31927 spi_if_ins.state_if[1]
.sym 31928 spi_if_ins.state_if[0]
.sym 31929 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 31931 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31932 spi_if_ins.state_if[0]
.sym 31933 spi_if_ins.state_if[1]
.sym 31935 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 31936 spi_if_ins.state_if[0]
.sym 31937 spi_if_ins.state_if[1]
.sym 31939 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 31940 i_rst_b$SB_IO_IN
.sym 31941 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 31943 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 31944 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31945 i_rst_b$SB_IO_IN
.sym 31955 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 31956 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 31957 i_rst_b$SB_IO_IN
.sym 31960 rx_fifo.mem_i.0.2_RDATA[0]
.sym 31961 rx_fifo.mem_i.0.0_RDATA[1]
.sym 31968 rx_fifo.mem_i.0.2_RDATA_3[0]
.sym 31969 rx_fifo.mem_i.0.0_RDATA[1]
.sym 31972 spi_if_ins.w_rx_data[6]
.sym 31973 spi_if_ins.w_rx_data[5]
.sym 31988 spi_if_ins.w_rx_data[5]
.sym 31989 spi_if_ins.w_rx_data[6]
.sym 31992 spi_if_ins.w_rx_data[5]
.sym 31993 spi_if_ins.w_rx_data[6]
.sym 32002 w_cs[0]
.sym 32003 w_cs[1]
.sym 32004 w_cs[3]
.sym 32005 w_cs[2]
.sym 32006 w_cs[0]
.sym 32007 w_cs[2]
.sym 32008 w_cs[3]
.sym 32009 w_cs[1]
.sym 32012 rx_fifo.mem_i.0.0_RDATA[1]
.sym 32013 rx_fifo.mem_i.0.3_RDATA_3[1]
.sym 32016 rx_fifo.mem_i.0.0_RDATA[1]
.sym 32017 rx_fifo.mem_i.0.3_RDATA_2[1]
.sym 32018 w_cs[0]
.sym 32019 w_cs[1]
.sym 32020 w_cs[2]
.sym 32021 w_cs[3]
.sym 32022 w_cs[0]
.sym 32023 w_cs[1]
.sym 32024 w_cs[2]
.sym 32025 w_cs[3]
.sym 32026 w_cs[1]
.sym 32027 w_cs[2]
.sym 32028 w_cs[3]
.sym 32029 w_cs[0]
.sym 32032 rx_fifo.mem_i.0.3_RDATA[0]
.sym 32033 rx_fifo.mem_i.0.0_RDATA[1]
.sym 32036 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 32037 w_tx_data_io[4]
.sym 32038 w_tx_data_smi[1]
.sym 32039 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 32040 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 32041 w_tx_data_io[1]
.sym 32045 spi_if_ins.o_cs_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 32048 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 32049 w_tx_data_io[6]
.sym 32051 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 32052 w_tx_data_io[5]
.sym 32053 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 32059 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 32060 w_tx_data_io[7]
.sym 32061 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 32064 spi_if_ins.o_cs_SB_LUT4_I3_1_O[0]
.sym 32065 i_rst_b$SB_IO_IN
.sym 32078 r_tx_data[1]
.sym 32113 io_pmod[1]$SB_IO_IN
.sym 32419 io_pmod[4]$SB_IO_IN
.sym 32420 smi_ctrl_ins.r_fifo_pull_1
.sym 32421 smi_ctrl_ins.r_fifo_pull
.sym 32442 smi_ctrl_ins.r_fifo_pull
.sym 32446 smi_ctrl_ins.w_fifo_pull_trigger
.sym 32450 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 32476 i_ss$SB_IO_IN
.sym 32477 spi_if_ins.r_tx_data_valid
.sym 32489 $io_pmod[5]$iobuf_i
.sym 32497 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 32498 w_rx_data[0]
.sym 32539 spi_if_ins.r_tx_byte[7]
.sym 32540 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 32541 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 32553 i_glob_clock$SB_IO_IN
.sym 32562 r_tx_data[4]
.sym 32566 r_tx_data[7]
.sym 32574 r_tx_data[6]
.sym 32593 r_counter
.sym 32624 w_debug_smi_test
.sym 32625 io_pmod[4]$SB_IO_IN
