{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 06 12:55:29 2014 " "Info: Processing started: Tue May 06 12:55:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Adder -c Adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Adder -c Adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CIN H3\[2\] 17.158 ns Longest " "Info: Longest tpd from source pin \"CIN\" to destination pin \"H3\[2\]\" is 17.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CIN 1 PIN PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; PIN Node = 'CIN'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIN } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Adder.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.559 ns) + CELL(0.413 ns) 7.834 ns SuperAdder:comb_4\|WideOr0~325 2 COMB LCCOMB_X28_Y4_N22 2 " "Info: 2: + IC(6.559 ns) + CELL(0.413 ns) = 7.834 ns; Loc. = LCCOMB_X28_Y4_N22; Fanout = 2; COMB Node = 'SuperAdder:comb_4\|WideOr0~325'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.972 ns" { CIN SuperAdder:comb_4|WideOr0~325 } "NODE_NAME" } } { "SuperAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/SuperAdder.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.336 ns) + CELL(0.419 ns) 10.589 ns SuperAdder:comb_4\|s\[3\]~363 3 COMB LCCOMB_X4_Y14_N18 8 " "Info: 3: + IC(2.336 ns) + CELL(0.419 ns) = 10.589 ns; Loc. = LCCOMB_X4_Y14_N18; Fanout = 8; COMB Node = 'SuperAdder:comb_4\|s\[3\]~363'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { SuperAdder:comb_4|WideOr0~325 SuperAdder:comb_4|s[3]~363 } "NODE_NAME" } } { "SuperAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/SuperAdder.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.447 ns) + CELL(0.438 ns) 13.474 ns translator:t2\|H\[2\]~801 4 COMB LCCOMB_X28_Y4_N0 1 " "Info: 4: + IC(2.447 ns) + CELL(0.438 ns) = 13.474 ns; Loc. = LCCOMB_X28_Y4_N0; Fanout = 1; COMB Node = 'translator:t2\|H\[2\]~801'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.885 ns" { SuperAdder:comb_4|s[3]~363 translator:t2|H[2]~801 } "NODE_NAME" } } { "Ex2.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Ex2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(2.778 ns) 17.158 ns H3\[2\] 5 PIN PIN_AC12 0 " "Info: 5: + IC(0.906 ns) + CELL(2.778 ns) = 17.158 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'H3\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.684 ns" { translator:t2|H[2]~801 H3[2] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/Adder.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.910 ns ( 28.62 % ) " "Info: Total cell delay = 4.910 ns ( 28.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.248 ns ( 71.38 % ) " "Info: Total interconnect delay = 12.248 ns ( 71.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "17.158 ns" { CIN SuperAdder:comb_4|WideOr0~325 SuperAdder:comb_4|s[3]~363 translator:t2|H[2]~801 H3[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "17.158 ns" { CIN {} CIN~combout {} SuperAdder:comb_4|WideOr0~325 {} SuperAdder:comb_4|s[3]~363 {} translator:t2|H[2]~801 {} H3[2] {} } { 0.000ns 0.000ns 6.559ns 2.336ns 2.447ns 0.906ns } { 0.000ns 0.862ns 0.413ns 0.419ns 0.438ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Allocated 175 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 06 12:55:29 2014 " "Info: Processing ended: Tue May 06 12:55:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
