Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 30 15:19:00 2018
| Host         : Theory running 64-bit major release  (build 9200)
| Command      : report_methodology -file Game_Top_Level_methodology_drc_routed.rpt -pb Game_Top_Level_methodology_drc_routed.pb -rpx Game_Top_Level_methodology_drc_routed.rpx
| Design       : Game_Top_Level
| Device       : xc7a35ticpg236-1L
| Speed File   : -1L
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 24
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert             | 3          |
| TIMING-14 | Warning  | LUT on the clock tree                    | 1          |
| TIMING-18 | Warning  | Missing input or output delay            | 19         |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 1          |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell MAINFSM/Clock/enable_Q_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR, VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR, VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR, VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR, VGA/CHANGE_Rectangle_Height_1/current_val_reg[6]/CLR, VGA/CHANGE_Rectangle_Height_1/current_val_reg[7]/CLR, VGA/CHANGE_Rectangle_Height_1/current_val_reg[8]/CLR, VGA/CHANGE_Rectangle_Height_1/current_val_reg[9]/CLR, VGA/CHANGE_Rectangle_Height_1/enable_Q_reg/CLR, VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR, VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR, VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR, VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR, VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CLR, VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CLR (the first 15 of 36 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell MAINFSM/Delayer/PRNGNumber[15]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) MAINFSM/Delayer/PRNGNumber_reg[15]/CLR, MAINFSM/Delayer/prngdelay_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-14#1 Warning
LUT on the clock tree  
The LUT MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on button_1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on button_1_BT relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on button_2 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on button_2_BT relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on button_3 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on button_3_BT relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on button_4 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on button_4_BT relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on enable relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on modecntrl relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on AN1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on AN2 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on AN3 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on AN4 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on DP relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on buzzerout relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on hsync relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on ledout relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on vsync relative to clock(s) sys_clk_pin
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'reset' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks sys_clk_pin] -max -add_delay 2.000 [get_ports reset]
C:/Users/Taha Hamdy/Desktop/Aux Work/Bluetooth/VGA_Reaction_Game-Lab_5/VGA_Reaction_Game-Lab_5/Lab_5.ip_user_files/VGA Default/Basys3_VGA_reference.xdc (Line: 305)
Related violations: <none>


