<module name="VPAC0_COMMON_0_IVPAC_TOP_0_CFG_SLV_PAR_VPAC_VISS0_S_VBUSP_VISS_CAC_S_VBUSP_CORE_LUT_CFG_LUT_MEM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_CAC__S_VBUSP__CORE__LUT_CFG__LUT_MEM_lut" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_CAC__S_VBUSP__CORE__LUT_CFG__LUT_MEM_lut" offset="0x0" width="32" description="Only full 32-bit access it allowed for ECC reasons">
		<bitfield id="ODD_DY" width="8" begin="31" end="24" resetval="0x0" description="Vertical Displacement for Odd Line" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="ODD_DX" width="8" begin="23" end="16" resetval="0x0" description="Horizontal Displacement for Odd Line" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="EVEN_DY" width="8" begin="15" end="8" resetval="0x0" description="Vertical Displacement for Even Line starting with '0'" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="EVEN_DX" width="8" begin="7" end="0" resetval="0x0" description="Horizontal Displacement for Even Line starting with '0'" range="7 - 0" rwaccess="R/W"/>
	</register>
</module>