#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov 26 00:08:33 2024
# Process ID: 909652
# Current directory: /home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/vivado.log
# Journal file: /home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/vivado.jou
# Running On        :eecs-digital-21
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :800.597 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33324 MB
# Swap memory       :8589 MB
# Total Virtual     :41914 MB
# Available Virtual :40435 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
blk_mem_gen_0
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/ip/blk_mem_gen_0/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/ip/blk_mem_gen_0/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top blk_mem_gen_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 909672
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2244.082 ; gain = 411.660 ; free physical = 17025 ; free virtual = 37099
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/ip/blk_mem_gen_0/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 24 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 8 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     33.457774 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at '/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/ip/blk_mem_gen_0/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/ip/blk_mem_gen_0/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/ip/blk_mem_gen_0/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_RST[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_LAT_RST in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_REGCE[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[15] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[14] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[13] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[12] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[11] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[10] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[9] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[8] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[7] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[6] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[5] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[4] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[3] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[2] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[1] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[511] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[510] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[509] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[508] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[507] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.559 ; gain = 719.137 ; free physical = 16694 ; free virtual = 36769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.559 ; gain = 719.137 ; free physical = 16694 ; free virtual = 36769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.559 ; gain = 719.137 ; free physical = 16694 ; free virtual = 36769
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2551.559 ; gain = 0.000 ; free physical = 16694 ; free virtual = 36769
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2647.605 ; gain = 0.000 ; free physical = 16694 ; free virtual = 36769
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2647.605 ; gain = 0.000 ; free physical = 16694 ; free virtual = 36769
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2647.605 ; gain = 815.184 ; free physical = 16687 ; free virtual = 36761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2647.605 ; gain = 815.184 ; free physical = 16687 ; free virtual = 36761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2647.605 ; gain = 815.184 ; free physical = 16687 ; free virtual = 36761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2647.605 ; gain = 815.184 ; free physical = 16687 ; free virtual = 36763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2647.605 ; gain = 815.184 ; free physical = 16687 ; free virtual = 36763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2647.605 ; gain = 815.184 ; free physical = 16689 ; free virtual = 36765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2647.605 ; gain = 815.184 ; free physical = 16689 ; free virtual = 36765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2647.605 ; gain = 815.184 ; free physical = 16689 ; free virtual = 36765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2647.605 ; gain = 815.184 ; free physical = 16690 ; free virtual = 36766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2647.605 ; gain = 815.184 ; free physical = 16690 ; free virtual = 36766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2647.605 ; gain = 815.184 ; free physical = 16690 ; free virtual = 36766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2647.605 ; gain = 815.184 ; free physical = 16690 ; free virtual = 36766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2647.605 ; gain = 815.184 ; free physical = 16690 ; free virtual = 36766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2647.605 ; gain = 815.184 ; free physical = 16690 ; free virtual = 36766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT3     |    10|
|3     |LUT4     |     2|
|4     |LUT5     |    30|
|5     |LUT6     |    82|
|6     |MUXF7    |    36|
|7     |MUXF8    |    18|
|8     |RAMB18E1 |     8|
|12    |RAMB36E1 |    24|
|16    |FDRE     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2647.605 ; gain = 815.184 ; free physical = 16690 ; free virtual = 36766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2647.605 ; gain = 719.137 ; free physical = 16690 ; free virtual = 36766
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2647.605 ; gain = 815.184 ; free physical = 16690 ; free virtual = 36766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2647.605 ; gain = 0.000 ; free physical = 16976 ; free virtual = 37052
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:54]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clkb. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:57]
Finished Parsing XDC File [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2647.605 ; gain = 0.000 ; free physical = 16979 ; free virtual = 37055
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c77b6d5c
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2647.605 ; gain = 1146.090 ; free physical = 16979 ; free virtual = 37055
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2352.770; main = 2072.085; forked = 444.278
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3648.086; main = 2615.594; forked = 1032.492
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2647.605 ; gain = 0.000 ; free physical = 16979 ; free virtual = 37055
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2647.605 ; gain = 1146.090 ; free physical = 16983 ; free virtual = 37060
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 2352.770; main = 2074.202; forked = 444.278
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 3648.086; main = 2647.609; forked = 1032.492
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2647.633 ; gain = 0.000 ; free physical = 16700 ; free virtual = 36777
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'ds_hcount' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/top_level.sv:178]
WARNING: [Synth 8-6901] identifier 'ds_vcount' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/top_level.sv:179]
WARNING: [Synth 8-6901] identifier 'ds_pixel' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/top_level.sv:180]
WARNING: [Synth 8-6901] identifier 'ds_valid' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/top_level.sv:181]
WARNING: [Synth 8-6901] identifier 'ds_hcount' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/top_level.sv:183]
WARNING: [Synth 8-6901] identifier 'ds_vcount' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/top_level.sv:184]
WARNING: [Synth 8-6901] identifier 'ds_pixel' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/top_level.sv:185]
WARNING: [Synth 8-6901] identifier 'ds_valid' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/top_level.sv:186]
WARNING: [Synth 8-6901] identifier 'frame_buff_pixel' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/moore_neighbor_tracing.sv:87]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/circularity.sv:8]
WARNING: [Synth 8-6901] identifier 'HEIGHT' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/circularity.sv:8]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/circularity.sv:9]
WARNING: [Synth 8-6901] identifier 'HEIGHT' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/circularity.sv:9]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/circularity.sv:12]
WARNING: [Synth 8-6901] identifier 'HEIGHT' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/circularity.sv:12]
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/video_sig_gen.sv:16]
WARNING: [Synth 8-6901] identifier 'KERNEL_SIZE' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/line_buffer.sv:12]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:10]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:11]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:12]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:13]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:14]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:15]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:16]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:17]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:18]
WARNING: [Synth 8-6901] identifier 'KERNEL_SIZE' is used before its declaration [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/convolution.sv:8]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'filter' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/filter.sv:3]
	Parameter K_SELECT bound to: 0 - type: integer 
	Parameter HRES bound to: 320 - type: integer 
	Parameter VRES bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'line_buffer' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/line_buffer.sv:3]
	Parameter HRES bound to: 320 - type: integer 
	Parameter VRES bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 320 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/line_buffer.sv:223]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/line_buffer.sv:232]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/line_buffer.sv:223]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/line_buffer.sv:232]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/line_buffer.sv:223]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/line_buffer.sv:232]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/line_buffer.sv:223]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/line_buffer.sv:232]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/line_buffer.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'line_buffer' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/line_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'convolution' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/convolution.sv:5]
	Parameter K_SELECT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:4]
	Parameter K_SELECT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/convolution.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'filter' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized0' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/filter.sv:3]
	Parameter K_SELECT bound to: 1 - type: integer 
	Parameter HRES bound to: 320 - type: integer 
	Parameter VRES bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized0' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/convolution.sv:5]
	Parameter K_SELECT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized0' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:4]
	Parameter K_SELECT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized0' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized0' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/convolution.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized0' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized1' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/filter.sv:3]
	Parameter K_SELECT bound to: 2 - type: integer 
	Parameter HRES bound to: 320 - type: integer 
	Parameter VRES bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized1' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/convolution.sv:5]
	Parameter K_SELECT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized1' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:4]
	Parameter K_SELECT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized1' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized1' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/convolution.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized1' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized2' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/filter.sv:3]
	Parameter K_SELECT bound to: 3 - type: integer 
	Parameter HRES bound to: 320 - type: integer 
	Parameter VRES bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized2' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/convolution.sv:5]
	Parameter K_SELECT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized2' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:4]
	Parameter K_SELECT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized2' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized2' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/convolution.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized2' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized3' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/filter.sv:3]
	Parameter K_SELECT bound to: 4 - type: integer 
	Parameter HRES bound to: 320 - type: integer 
	Parameter VRES bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized3' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/convolution.sv:5]
	Parameter K_SELECT bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized3' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:4]
	Parameter K_SELECT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized3' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized3' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/convolution.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized3' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized4' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/filter.sv:3]
	Parameter K_SELECT bound to: 5 - type: integer 
	Parameter HRES bound to: 320 - type: integer 
	Parameter VRES bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized4' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/convolution.sv:5]
	Parameter K_SELECT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized4' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:4]
	Parameter K_SELECT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized4' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized4' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/convolution.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized4' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/filter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cw_hdmi_clk_wiz' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/cw_hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'cw_hdmi_clk_wiz' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/cw_hdmi_clk_wiz.v:69]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_hdmi_clk_wiz' is unconnected for instance 'wizard_hdmi' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/top_level.sv:48]
WARNING: [Synth 8-7023] instance 'wizard_hdmi' of module 'cw_hdmi_clk_wiz' has 5 connections declared, but only 4 given [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/top_level.sv:48]
INFO: [Synth 8-6157] synthesizing module 'cw_fast_clk_wiz' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/cw_fast_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6155] done synthesizing module 'cw_fast_clk_wiz' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/cw_fast_clk_wiz.v:71]
WARNING: [Synth 8-7071] port 'clk_mig' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/top_level.sv:54]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/top_level.sv:54]
WARNING: [Synth 8-7023] instance 'wizard_migcam' of module 'cw_fast_clk_wiz' has 7 connections declared, but only 5 given [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/top_level.sv:54]
INFO: [Synth 8-6157] synthesizing module 'pixel_reconstruct' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/pixel_reconstruct.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'pixel_reconstruct' (0#1) [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/pixel_reconstruct.sv:4]
ERROR: [Synth 8-439] module 'fifo' not found [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/top_level.sv:131]
ERROR: [Synth 8-6156] failed synthesizing module 'top_level' [/home/fpga/worker_place/temp/d7be1fd2f9f64b50a6ff1c51f6a84963/hdl/top_level.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2647.633 ; gain = 0.000 ; free physical = 16700 ; free virtual = 36777
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 41 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 00:09:04 2024...
