// Seed: 4038755299
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    output wire id_6
);
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    input uwire id_4,
    output uwire id_5,
    input tri id_6,
    output wand id_7,
    input uwire id_8,
    output supply0 id_9,
    input tri id_10,
    input tri id_11,
    input supply1 id_12,
    output wire id_13,
    input wire id_14,
    input tri1 id_15,
    output supply1 id_16,
    input tri1 id_17,
    output wire id_18,
    output wor id_19
);
  wire id_21;
  supply0 id_22 = -1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_19,
      id_4,
      id_14,
      id_19,
      id_7
  );
  assign modCall_1.id_4 = 0;
  assign id_7 = 1;
  logic [-1 : 1] id_23;
endmodule
