# Lab 7 - Finite State Machines (FSMs) by Jack Gaon and Francis Tanglao

## Part 1
### You can find the code for dual_sequence_detector [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%207/Part%201/dual_sequence_detector.v)

### Testbench for dual_sequence_detector
### ![Testbench dual_sequence_detector](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%207/Part%201/dual_sequence_detector%20testbench.png)
### You can find the code for dual_sequence_detector_tb [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%207/Part%201/dual_sequence_detector_tb.v)

### You can find the code for even_odd_conseq00 [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%207/Part%201/even_odd_conseq00.v)

### Testbench for even_odd_conseq00
### ![Testbench even_odd_conseq00](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%207/Part%201/even_odd_conseq00%20testbench.png)
### You can find the code for even_odd_conseq00_tb [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%207/Part%201/even_odd_conseq00_tb.v)

## Part 2
### conseq_sequence FSM
### ![conseq_sequence FSM](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%207/Part%202/conseq_sequence%20FSM.png)
### You can find the code for conseq_sequence [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%207/Part%202/conseq_sequence.v)

### Testbench for conseq_sequence
### ![Testbench conseq_sequence](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%207/Part%202/conseq_sequence%20testbench.png)
### You can find the code for conseq_sequence_tb [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%207/Part%202/conseq_sequence_tb.v)
