Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jan  9 20:48:41 2018
| Host         : DESKTOP-21QJ68E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 105 register/latch pins with no clock driven by root clock pin: _clk_16/curr_num_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: _display/clk_divider_reg[15]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: _setup/_clk_25MHz/curr_num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 752 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.269        0.000                      0                  187        0.165        0.000                      0                  187        4.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.269        0.000                      0                  187        0.165        0.000                      0                  187        4.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.244ns (26.546%)  route 3.442ns (73.454%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.565     5.086    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/Q
                         net (fo=6, routed)           1.323     6.928    key_de/inst/inst/Ps2Interface_i/counter[9]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.152     7.080 r  key_de/inst/inst/Ps2Interface_i/counter[0]_i_5/O
                         net (fo=2, routed)           0.676     7.755    key_de/inst/inst/Ps2Interface_i/counter[0]_i_5_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          1.010     9.092    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.216 r  key_de/inst/inst/Ps2Interface_i/counter[6]_i_2/O
                         net (fo=1, routed)           0.433     9.649    key_de/inst/inst/Ps2Interface_i/counter[6]_i_2_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.773 r  key_de/inst/inst/Ps2Interface_i/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.773    key_de/inst/inst/Ps2Interface_i/counter_next[6]
    SLICE_X29Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.447    14.788    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X29Y45         FDCE (Setup_fdce_C_D)        0.029    15.042    key_de/inst/inst/Ps2Interface_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.244ns (27.036%)  route 3.357ns (72.964%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.565     5.086    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/Q
                         net (fo=6, routed)           1.323     6.928    key_de/inst/inst/Ps2Interface_i/counter[9]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.152     7.080 r  key_de/inst/inst/Ps2Interface_i/counter[0]_i_5/O
                         net (fo=2, routed)           0.676     7.755    key_de/inst/inst/Ps2Interface_i/counter[0]_i_5_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.688     8.770    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.894 r  key_de/inst/inst/Ps2Interface_i/counter[9]_i_2/O
                         net (fo=1, routed)           0.670     9.564    key_de/inst/inst/Ps2Interface_i/counter[9]_i_2_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.688 r  key_de/inst/inst/Ps2Interface_i/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.688    key_de/inst/inst/Ps2Interface_i/counter_next[9]
    SLICE_X30Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.445    14.786    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X30Y46         FDCE (Setup_fdce_C_D)        0.081    15.132    key_de/inst/inst/Ps2Interface_i/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 1.244ns (27.455%)  route 3.287ns (72.545%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.565     5.086    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/Q
                         net (fo=6, routed)           1.323     6.928    key_de/inst/inst/Ps2Interface_i/counter[9]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.152     7.080 r  key_de/inst/inst/Ps2Interface_i/counter[0]_i_5/O
                         net (fo=2, routed)           0.676     7.755    key_de/inst/inst/Ps2Interface_i/counter[0]_i_5_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.618     8.699    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I3_O)        0.124     8.823 r  key_de/inst/inst/Ps2Interface_i/counter[7]_i_2/O
                         net (fo=1, routed)           0.670     9.493    key_de/inst/inst/Ps2Interface_i/counter[7]_i_2_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.617 r  key_de/inst/inst/Ps2Interface_i/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.617    key_de/inst/inst/Ps2Interface_i/counter_next[7]
    SLICE_X30Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.445    14.786    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y44         FDCE (Setup_fdce_C_D)        0.081    15.107    key_de/inst/inst/Ps2Interface_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.244ns (28.317%)  route 3.149ns (71.683%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.565     5.086    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/Q
                         net (fo=6, routed)           1.323     6.928    key_de/inst/inst/Ps2Interface_i/counter[9]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.152     7.080 r  key_de/inst/inst/Ps2Interface_i/counter[0]_i_5/O
                         net (fo=2, routed)           0.676     7.755    key_de/inst/inst/Ps2Interface_i/counter[0]_i_5_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.487     8.568    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I3_O)        0.124     8.692 r  key_de/inst/inst/Ps2Interface_i/counter[10]_i_2/O
                         net (fo=1, routed)           0.663     9.355    key_de/inst/inst/Ps2Interface_i/counter[10]_i_2_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124     9.479 r  key_de/inst/inst/Ps2Interface_i/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.479    key_de/inst/inst/Ps2Interface_i/counter_next[10]
    SLICE_X30Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.445    14.786    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y43         FDCE (Setup_fdce_C_D)        0.077    15.103    key_de/inst/inst/Ps2Interface_i/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.244ns (29.613%)  route 2.957ns (70.387%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.565     5.086    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/Q
                         net (fo=6, routed)           1.323     6.928    key_de/inst/inst/Ps2Interface_i/counter[9]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.152     7.080 r  key_de/inst/inst/Ps2Interface_i/counter[0]_i_5/O
                         net (fo=2, routed)           0.676     7.755    key_de/inst/inst/Ps2Interface_i/counter[0]_i_5_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.796     8.877    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.001 r  key_de/inst/inst/Ps2Interface_i/counter[8]_i_2/O
                         net (fo=1, routed)           0.162     9.163    key_de/inst/inst/Ps2Interface_i/counter[8]_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.287 r  key_de/inst/inst/Ps2Interface_i/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.287    key_de/inst/inst/Ps2Interface_i/counter_next[8]
    SLICE_X32Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.445    14.786    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X32Y45         FDCE (Setup_fdce_C_D)        0.029    15.055    key_de/inst/inst/Ps2Interface_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 1.244ns (29.720%)  route 2.942ns (70.280%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.565     5.086    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/Q
                         net (fo=6, routed)           1.323     6.928    key_de/inst/inst/Ps2Interface_i/counter[9]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.152     7.080 r  key_de/inst/inst/Ps2Interface_i/counter[0]_i_5/O
                         net (fo=2, routed)           0.676     7.755    key_de/inst/inst/Ps2Interface_i/counter[0]_i_5_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.510     8.591    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.715 r  key_de/inst/inst/Ps2Interface_i/counter[5]_i_2/O
                         net (fo=1, routed)           0.433     9.148    key_de/inst/inst/Ps2Interface_i/counter[5]_i_2_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.272 r  key_de/inst/inst/Ps2Interface_i/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.272    key_de/inst/inst/Ps2Interface_i/counter_next[5]
    SLICE_X33Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.445    14.786    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y45         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y45         FDCE (Setup_fdce_C_D)        0.029    15.055    key_de/inst/inst/Ps2Interface_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.244ns (29.879%)  route 2.919ns (70.121%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.565     5.086    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/Q
                         net (fo=6, routed)           1.323     6.928    key_de/inst/inst/Ps2Interface_i/counter[9]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.152     7.080 r  key_de/inst/inst/Ps2Interface_i/counter[0]_i_5/O
                         net (fo=2, routed)           0.676     7.755    key_de/inst/inst/Ps2Interface_i/counter[0]_i_5_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.513     8.595    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.719 r  key_de/inst/inst/Ps2Interface_i/counter[4]_i_2/O
                         net (fo=1, routed)           0.407     9.126    key_de/inst/inst/Ps2Interface_i/counter[4]_i_2_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.250 r  key_de/inst/inst/Ps2Interface_i/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.250    key_de/inst/inst/Ps2Interface_i/counter_next[4]
    SLICE_X29Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.447    14.788    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X29Y44         FDCE (Setup_fdce_C_D)        0.031    15.044    key_de/inst/inst/Ps2Interface_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.244ns (30.444%)  route 2.842ns (69.556%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.565     5.086    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/Q
                         net (fo=6, routed)           1.323     6.928    key_de/inst/inst/Ps2Interface_i/counter[9]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.152     7.080 r  key_de/inst/inst/Ps2Interface_i/counter[0]_i_5/O
                         net (fo=2, routed)           0.676     7.755    key_de/inst/inst/Ps2Interface_i/counter[0]_i_5_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.678     8.760    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.884 r  key_de/inst/inst/Ps2Interface_i/counter[12]_i_2/O
                         net (fo=1, routed)           0.165     9.048    key_de/inst/inst/Ps2Interface_i/counter[12]_i_2_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.172 r  key_de/inst/inst/Ps2Interface_i/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.172    key_de/inst/inst/Ps2Interface_i/counter_next[12]
    SLICE_X30Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.445    14.786    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[12]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X30Y46         FDCE (Setup_fdce_C_D)        0.077    15.128    key_de/inst/inst/Ps2Interface_i/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.244ns (31.851%)  route 2.662ns (68.149%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.565     5.086    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_de/inst/inst/Ps2Interface_i/counter_reg[9]/Q
                         net (fo=6, routed)           1.323     6.928    key_de/inst/inst/Ps2Interface_i/counter[9]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.152     7.080 r  key_de/inst/inst/Ps2Interface_i/counter[0]_i_5/O
                         net (fo=2, routed)           0.676     7.755    key_de/inst/inst/Ps2Interface_i/counter[0]_i_5_n_0
    SLICE_X33Y43         LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  key_de/inst/inst/Ps2Interface_i/counter[13]_i_8/O
                         net (fo=13, routed)          0.508     8.590    key_de/inst/inst/Ps2Interface_i/counter[13]_i_8_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.714 r  key_de/inst/inst/Ps2Interface_i/counter[1]_i_2/O
                         net (fo=1, routed)           0.154     8.868    key_de/inst/inst/Ps2Interface_i/counter[1]_i_2_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.992 r  key_de/inst/inst/Ps2Interface_i/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.992    key_de/inst/inst/Ps2Interface_i/counter_next[1]
    SLICE_X29Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.447    14.788    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y44         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X29Y44         FDCE (Setup_fdce_C_D)        0.029    15.042    key_de/inst/inst/Ps2Interface_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.169ns (29.550%)  route 2.787ns (70.450%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.564     5.085    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/Q
                         net (fo=3, routed)           1.018     6.559    key_de/inst/inst/Ps2Interface_i/Q[6]
    SLICE_X31Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.683 f  key_de/inst/inst/Ps2Interface_i/valid_i_3/O
                         net (fo=3, routed)           0.835     7.518    key_de/inst/inst/Ps2Interface_i/valid_i_3_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.642 r  key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.649     8.290    key_de/inst/inst/Ps2Interface_i/state18_out
    SLICE_X30Y42         LUT5 (Prop_lut5_I2_O)        0.117     8.407 r  key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.286     8.693    key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[1]_i_3_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.348     9.041 r  key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.041    key_de/inst/inst/Ps2Interface_i_n_12
    SLICE_X30Y42         FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.444    14.785    key_de/inst/inst/clk
    SLICE_X30Y42         FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X30Y42         FDCE (Setup_fdce_C_D)        0.079    15.104    key_de/inst/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  6.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.110     1.696    key_de/inst/inst/rx_data[2]
    SLICE_X33Y40         FDCE                                         r  key_de/inst/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.831     1.958    key_de/inst/inst/clk
    SLICE_X33Y40         FDCE                                         r  key_de/inst/inst/key_in_reg[2]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X33Y40         FDCE (Hold_fdce_C_D)         0.070     1.531    key_de/inst/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 key_de/inst/inst/tx_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.861%)  route 0.135ns (42.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.562     1.445    key_de/inst/inst/clk
    SLICE_X29Y41         FDCE                                         r  key_de/inst/inst/tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/tx_valid_reg/Q
                         net (fo=15, routed)          0.135     1.722    key_de/inst/inst/Ps2Interface_i/tx_valid_reg
    SLICE_X30Y40         LUT4 (Prop_lut4_I1_O)        0.045     1.767 r  key_de/inst/inst/Ps2Interface_i/frame[4]_i_1/O
                         net (fo=1, routed)           0.000     1.767    key_de/inst/inst/Ps2Interface_i/p_1_in[4]
    SLICE_X30Y40         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y40         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X30Y40         FDCE (Hold_fdce_C_D)         0.121     1.601    key_de/inst/inst/Ps2Interface_i/frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y42         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/Q
                         net (fo=7, routed)           0.095     1.681    key_de/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[1]
    SLICE_X33Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.726 r  key_de/inst/inst/Ps2Interface_i/bits_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.726    key_de/inst/inst/Ps2Interface_i/bits_count[3]_i_2_n_0
    SLICE_X33Y42         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y42         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X33Y42         FDCE (Hold_fdce_C_D)         0.092     1.550    key_de/inst/inst/Ps2Interface_i/bits_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y40         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/Q
                         net (fo=3, routed)           0.132     1.718    key_de/inst/inst/Ps2Interface_i/frame_reg_n_0_[8]
    SLICE_X31Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X31Y41         FDCE (Hold_fdce_C_D)         0.072     1.533    key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 key_de/op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.560     1.443    key_de/op/CLK
    SLICE_X30Y37         FDRE                                         r  key_de/op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.148     1.591 f  key_de/op/signal_delay_reg/Q
                         net (fo=1, routed)           0.059     1.650    key_de/op/signal_delay
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.098     1.748 r  key_de/op/signal_single_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.748    key_de/op/signal_single_pulse_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  key_de/op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.828     1.955    key_de/op/CLK
    SLICE_X30Y37         FDRE                                         r  key_de/op/signal_single_pulse_reg/C
                         clock pessimism             -0.512     1.443    
    SLICE_X30Y37         FDRE (Hold_fdre_C_D)         0.120     1.563    key_de/op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 key_de/been_break_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.212ns (68.726%)  route 0.096ns (31.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.561     1.444    key_de/CLK
    SLICE_X30Y38         FDCE                                         r  key_de/been_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  key_de/been_break_reg/Q
                         net (fo=2, routed)           0.096     1.705    key_de/been_break_reg_n_0
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.048     1.753 r  key_de/key[8]_i_1/O
                         net (fo=1, routed)           0.000     1.753    key_de/key[8]_i_1_n_0
    SLICE_X31Y38         FDCE                                         r  key_de/key_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.830     1.957    key_de/CLK
    SLICE_X31Y38         FDCE                                         r  key_de/key_reg[8]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X31Y38         FDCE (Hold_fdce_C_D)         0.107     1.564    key_de/key_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y40         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/Q
                         net (fo=3, routed)           0.132     1.718    key_de/inst/inst/Ps2Interface_i/frame_reg_n_0_[6]
    SLICE_X31Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X31Y41         FDCE (Hold_fdce_C_D)         0.066     1.527    key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y40         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  key_de/inst/inst/Ps2Interface_i/frame_reg[3]/Q
                         net (fo=3, routed)           0.119     1.728    key_de/inst/inst/Ps2Interface_i/frame_reg_n_0_[3]
    SLICE_X31Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y41         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X31Y41         FDCE (Hold_fdce_C_D)         0.070     1.531    key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.051%)  route 0.146ns (43.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.563     1.446    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          0.146     1.733    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X30Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.778 r  key_de/inst/inst/Ps2Interface_i/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.778    key_de/inst/inst/Ps2Interface_i/counter_next[10]
    SLICE_X30Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[10]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X30Y43         FDCE (Hold_fdce_C_D)         0.120     1.579    key_de/inst/inst/Ps2Interface_i/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.383%)  route 0.150ns (44.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.563     1.446    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          0.150     1.737    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X30Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.782 r  key_de/inst/inst/Ps2Interface_i/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.782    key_de/inst/inst/Ps2Interface_i/counter_next[3]
    SLICE_X30Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y43         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X30Y43         FDCE (Hold_fdce_C_D)         0.121     1.580    key_de/inst/inst/Ps2Interface_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   _clk_16/curr_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   _clk_16/curr_num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   _clk_16/curr_num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   _clk_16/curr_num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   _clk_16/curr_num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   _clk_16/curr_num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   _clk_16/curr_num_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   _clk_16/curr_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   _clk_16/curr_num_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   _clk_16/curr_num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   _clk_16/curr_num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   _clk_16/curr_num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   _clk_16/curr_num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   _clk_16/curr_num_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   _clk_16/curr_num_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   _clk_16/curr_num_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   _clk_16/curr_num_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   _clk_16/curr_num_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   _clk_16/curr_num_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y22   _display/clk_divider_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y22   _display/clk_divider_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y22   _display/clk_divider_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y22   _display/clk_divider_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X29Y49   key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X29Y49   key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C



