git clone --depth 1 --no-tags https://github.com/zuwarka/PLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478899931
git clone --depth 1 --no-tags https://github.com/weitze97/FPGA_Whack_A_Mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478895964
git clone --depth 1 --no-tags https://github.com/thugiang13/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478884800
git clone --depth 1 --no-tags https://github.com/CostantinoTaranto/AME_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475381988
git clone --depth 1 --no-tags https://github.com/JiangJHBoyS/1410932020_20220325.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475343247
git clone --depth 1 --no-tags https://github.com/yevzh/CS2306-ArchLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475427866
git clone --depth 1 --no-tags https://github.com/tjarker/patmos_caravel_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476210945
git clone --depth 1 --no-tags https://github.com/gbvk312/bpdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477315597
git clone --depth 1 --no-tags https://github.com/engeeinfo/ram-exp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477408218
git clone --depth 1 --no-tags https://github.com/Mr-Moore/Nonblocking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476299514
git clone --depth 1 --no-tags https://github.com/alptugcalik/VerilogLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481359874
git clone --depth 1 --no-tags https://github.com/Gaveroid/ECE09243-Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481693528
git clone --depth 1 --no-tags https://github.com/MMurphy98/Beluga_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476561524
git clone --depth 1 --no-tags https://github.com/Can-ga-code/COA_P1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476825448
git clone --depth 1 --no-tags https://github.com/01fe20bec427/multiplication_by_add.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476616073
git clone --depth 1 --no-tags https://github.com/aMOPel/fomu-trng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477356535
git clone --depth 1 --no-tags https://github.com/benitoss/ZXUno_Altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477915257
git clone --depth 1 --no-tags https://github.com/eozbademci/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478259245
git clone --depth 1 --no-tags https://github.com/zajaffry/ENG-331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480211438
git clone --depth 1 --no-tags https://github.com/chaitraalur/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479278493
git clone --depth 1 --no-tags https://github.com/charan8095181918/upcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477578033
git clone --depth 1 --no-tags https://github.com/echinoislas271/ece527l_lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477563799
git clone --depth 1 --no-tags https://github.com/thinkin9/VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477533965
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/Assignment-1__Parking-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477425793
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/Memory-modeling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477421802
git clone --depth 1 --no-tags https://github.com/CatMadSan/C-digo-Tarea-Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477426929
git clone --depth 1 --no-tags https://github.com/srujana-16/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480901450
git clone --depth 1 --no-tags https://github.com/mattyC7370/verilogFiles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481004910
git clone --depth 1 --no-tags https://github.com/SeedVGP/RISC_Prathama.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481069643
git clone --depth 1 --no-tags https://github.com/chiro2001/comp-organ-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481490387
git clone --depth 1 --no-tags https://github.com/monber/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481475219
git clone --depth 1 --no-tags https://github.com/charan8095181918/jk-flipflop-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477596125
git clone --depth 1 --no-tags https://github.com/01fe20bec427/AND_gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477788138
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/JK_FF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477773641
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Half-substractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477766256
git clone --depth 1 --no-tags https://github.com/01fe19bec163/RAM-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477972028
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Assignment-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477966663
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/Full--Substractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478041633
git clone --depth 1 --no-tags https://github.com/nik0809/assignment2.verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477597232
git clone --depth 1 --no-tags https://github.com/01fe20bec413/multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477647583
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/S-R-Flipflop-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477762708
git clone --depth 1 --no-tags https://github.com/COMPUBRODY/fir_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479617590
git clone --depth 1 --no-tags https://github.com/anurag-agrwal/Combinational-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479932942
git clone --depth 1 --no-tags https://github.com/Venus-Juniors/Flitzip_VenusJuniors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480098187
git clone --depth 1 --no-tags https://github.com/mycielski/sykom_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479447998
git clone --depth 1 --no-tags https://github.com/engeeinfo/3-stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477407729
git clone --depth 1 --no-tags https://github.com/SamMKilsdonk/CAL5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477434298
git clone --depth 1 --no-tags https://github.com/charlotte-mu/ICC2019_univ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476242154
git clone --depth 1 --no-tags https://github.com/tejsudarshan/Assign-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477219754
git clone --depth 1 --no-tags https://github.com/ensconced/symbiflow-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477158125
git clone --depth 1 --no-tags https://github.com/tejsudarshan/FullAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477656179
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/SushmitaHubballi_01FE19BEC219.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477610165
git clone --depth 1 --no-tags https://github.com/nik0809/j-k-flipflop.verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477589520
git clone --depth 1 --no-tags https://github.com/cccza/Digital-Logic-Design-Practice_-hw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475873458
git clone --depth 1 --no-tags https://github.com/537Cheese/LAB6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475675315
git clone --depth 1 --no-tags https://github.com/ChengHanYeh/hw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476327637
git clone --depth 1 --no-tags https://github.com/kimpb/Embedded-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476263157
git clone --depth 1 --no-tags https://github.com/alihusain01/final-project-ece385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481414164
git clone --depth 1 --no-tags https://github.com/wove2006/-x393_sata.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481439448
git clone --depth 1 --no-tags https://github.com/asbahere/hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480237932
git clone --depth 1 --no-tags https://github.com/ZAJ0127/ENG-331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480182826
git clone --depth 1 --no-tags https://github.com/anurag-agrwal/Kogge-Stone-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479931110
git clone --depth 1 --no-tags https://github.com/Nock363/FPGA_Praktikum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479183242
git clone --depth 1 --no-tags https://github.com/wkbostic/WordleNexys4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479213372
git clone --depth 1 --no-tags https://github.com/01fe20bec415/Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477812448
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Or-Gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477805209
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Tic-Tak-Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478114488
git clone --depth 1 --no-tags https://github.com/VidyaGoudar99/01FE19BEC088-ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478175831
git clone --depth 1 --no-tags https://github.com/01fe20bec427/GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476616751
git clone --depth 1 --no-tags https://github.com/abishekat/Mini-MIPS-32-bit-processor-design-based-on-RISC-V-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480206073
git clone --depth 1 --no-tags https://github.com/quswarabid/FYP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480976602
git clone --depth 1 --no-tags https://github.com/01fe20bec404/AND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477712874
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/HalfAdder-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477735276
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/HalfSubtractor-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477737340
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/FullAdder-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477735097
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/AND_GATE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477777402
git clone --depth 1 --no-tags https://github.com/dnsomoano/audiorecorder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477907767
git clone --depth 1 --no-tags https://github.com/PerryJohnsonUC/verilogmodules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477913607
git clone --depth 1 --no-tags https://github.com/dellebew/50.002-1D-LightsOutGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475734742
git clone --depth 1 --no-tags https://github.com/pallavi3t/two-way-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475728614
git clone --depth 1 --no-tags https://github.com/Archfx/iobCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477218926
git clone --depth 1 --no-tags https://github.com/eric891224/2022_Spring_ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477294521
git clone --depth 1 --no-tags https://github.com/alihusain01/ece385-lab6.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475272843
git clone --depth 1 --no-tags https://github.com/thkim2031/32bit_FP_ADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475406875
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/Ripple-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476959732
git clone --depth 1 --no-tags https://github.com/AbdulrahmanKH7/HKALM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478488146
git clone --depth 1 --no-tags https://github.com/HSIAOYEUCHERN/HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478006570
git clone --depth 1 --no-tags https://github.com/ICT-GIMLab/MDP-network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478693410
git clone --depth 1 --no-tags https://github.com/EduardoBDonovan/MIPS_Pipelined_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476929719
git clone --depth 1 --no-tags https://github.com/MORANW12/MO_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479376337
git clone --depth 1 --no-tags https://github.com/Victoria-Rodrigues/TP02-ISL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479881793
git clone --depth 1 --no-tags https://github.com/Nedovolniy-Kot/fpga_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480076848
git clone --depth 1 --no-tags https://github.com/pohantw/caravel_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479253203
git clone --depth 1 --no-tags https://github.com/dyg540/verilog-study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479730094
git clone --depth 1 --no-tags https://github.com/sam19980301/2021_Spring_NCTU_ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479596975
git clone --depth 1 --no-tags https://github.com/philisg/Chipyard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475371394
git clone --depth 1 --no-tags https://github.com/MariusS71/Baggage_drop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476394507
git clone --depth 1 --no-tags https://github.com/lhn1703/ECE_178_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476429974
git clone --depth 1 --no-tags https://github.com/jingwei55/EE2026-FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480631548
git clone --depth 1 --no-tags https://github.com/Eduard2609/LDH-tema2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480307136
git clone --depth 1 --no-tags https://github.com/Wwtfly89/voter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481238037
git clone --depth 1 --no-tags https://github.com/ffeew/alchitry-fpga-keypad-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481140332
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477454295
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/Pipelining_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477424663
git clone --depth 1 --no-tags https://github.com/537Cheese/LAB7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478159604
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/Ripple-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477419571
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Full_subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477670457
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Ripple_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477669923
git clone --depth 1 --no-tags https://github.com/01fe20bec408/ORGATE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477756604
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/jkFlipflop-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477735510
git clone --depth 1 --no-tags https://github.com/alexiaperezv/ECEN454.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478399755
git clone --depth 1 --no-tags https://github.com/igalekseev/spascharm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477889291
git clone --depth 1 --no-tags https://github.com/01fe20bec426/up_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477643418
git clone --depth 1 --no-tags https://github.com/01fe20bec426/AND-operation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477641918
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Half-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477764855
git clone --depth 1 --no-tags https://github.com/joseljim/FPGA_PS2-VGA_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480141277
git clone --depth 1 --no-tags https://github.com/AtomicRulesLLC/pub-timeslave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481623724
git clone --depth 1 --no-tags https://github.com/stefg2002/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478784289
git clone --depth 1 --no-tags https://github.com/eyusufatik/CMPE240.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475318749
git clone --depth 1 --no-tags https://github.com/gajraj-m/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476615868
git clone --depth 1 --no-tags https://github.com/liuxiaodi2238/temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476767871
git clone --depth 1 --no-tags https://github.com/01fe20bec427/Tic_tac_toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476611884
git clone --depth 1 --no-tags https://github.com/ninadshenvi/SR-flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477830165
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477815734
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/UP_COUNTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477779837
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477669179
git clone --depth 1 --no-tags https://github.com/handsomeboy777/blocking_nonblocking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477456964
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/Upcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476956507
git clone --depth 1 --no-tags https://github.com/arambula-3/CSC205_Term_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477162388
git clone --depth 1 --no-tags https://github.com/Batkiri/Batkiri.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479171325
git clone --depth 1 --no-tags https://github.com/kevinlew975/personalCPUproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479496510
git clone --depth 1 --no-tags https://github.com/celuk/tomasulo-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479439118
git clone --depth 1 --no-tags https://github.com/Tejaswini-Anand-Kumar/NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481297158
git clone --depth 1 --no-tags https://github.com/chungyu710/chipdev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479879685
git clone --depth 1 --no-tags https://github.com/taeseongk/pipeline_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475228909
git clone --depth 1 --no-tags https://github.com/ManvirSDh/Turing-Complete-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475281473
git clone --depth 1 --no-tags https://github.com/SuheybAden/371-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475713016
git clone --depth 1 --no-tags https://github.com/Adiboy3112/ALU-Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475752815
git clone --depth 1 --no-tags https://github.com/srijeet2310/floating_point_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476157942
git clone --depth 1 --no-tags https://github.com/grifatron/Lab7CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476328408
git clone --depth 1 --no-tags https://github.com/CassielJung/kingdomBattle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480303902
git clone --depth 1 --no-tags https://github.com/01fe20bec427/MUX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477791931
git clone --depth 1 --no-tags https://github.com/ankursharma129/Advanced-Topics-in-VLSI-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479913484
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Ripple-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477768024
git clone --depth 1 --no-tags https://github.com/nik0809/half.subtractor.verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477594586
git clone --depth 1 --no-tags https://github.com/01fe20bec413/jkff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477730541
git clone --depth 1 --no-tags https://github.com/wuxuezhi/npc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478147782
git clone --depth 1 --no-tags https://github.com/bovi/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481565549
git clone --depth 1 --no-tags https://github.com/puj24/SSP-Mini-Project-Puja.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480411308
git clone --depth 1 --no-tags https://github.com/ienseong/Cla.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481345199
git clone --depth 1 --no-tags https://github.com/openasic-org/xkISP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486879693
git clone --depth 1 --no-tags https://github.com/gzzyyxh/Quafu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487455827
git clone --depth 1 --no-tags https://github.com/michaelehab/AES-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487368446
git clone --depth 1 --no-tags https://github.com/pthalin/video_lag_tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484765589
git clone --depth 1 --no-tags https://github.com/MikeS11/MiSTerFPGA_YC_Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482299283
git clone --depth 1 --no-tags https://github.com/dh219/DSTB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482940924
git clone --depth 1 --no-tags https://github.com/suisuisi/basic_systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487568919
git clone --depth 1 --no-tags https://github.com/BambooWhispering/FPGA-image-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485378531
git clone --depth 1 --no-tags https://github.com/ee-uet/UETRV_ESoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485247713
git clone --depth 1 --no-tags https://github.com/luogantt/verilog-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486408114
git clone --depth 1 --no-tags https://github.com/briansune/Delta-Sigma-DAC-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484316225
git clone --depth 1 --no-tags https://github.com/tancheng/VectorCGRA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483905139
git clone --depth 1 --no-tags https://github.com/r09g/iadc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481885440
git clone --depth 1 --no-tags https://github.com/shobro/ACLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482470447
git clone --depth 1 --no-tags https://github.com/txzing/modbus_crc_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486532901
git clone --depth 1 --no-tags https://github.com/sgauthamr2001/FPGA_Genome_Alignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482925036
git clone --depth 1 --no-tags https://github.com/JorgeMarinN/3LFCC_AC3E.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486772262
git clone --depth 1 --no-tags https://github.com/LGG1997/FPGA_TDC_1_0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484149074
git clone --depth 1 --no-tags https://github.com/antonblanchard/microwatt-caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486035660
git clone --depth 1 --no-tags https://github.com/yuk1i/RealCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486588912
git clone --depth 1 --no-tags https://github.com/120L022115/EGO1-Multifunctional-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486847765
git clone --depth 1 --no-tags https://github.com/HaoClouds/APB2SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484732611
git clone --depth 1 --no-tags https://github.com/jbilander/SF2000-FW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483953789
git clone --depth 1 --no-tags https://github.com/griffin9k/ProDOS-NVRAMCard-CPLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487523047
git clone --depth 1 --no-tags https://github.com/momalab/CoFHEE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483133500
git clone --depth 1 --no-tags https://github.com/icyqwq/CordicComputer_Chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485312426
git clone --depth 1 --no-tags https://github.com/helium729/vigna.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486118219
git clone --depth 1 --no-tags https://github.com/Vincenzo-Petrolo/DLX-RISC-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486205026
git clone --depth 1 --no-tags https://github.com/mattvenn/tapeout_100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487031610
git clone --depth 1 --no-tags https://github.com/hsiangchengfun/2022_Spring_Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484675213
git clone --depth 1 --no-tags https://github.com/lsammarone/open-puf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485563044
git clone --depth 1 --no-tags https://github.com/zigzagson/ad9238_ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483103797
git clone --depth 1 --no-tags https://github.com/Mr47121836/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484365677
git clone --depth 1 --no-tags https://github.com/Howard-Liang/Image-Processing-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487019044
git clone --depth 1 --no-tags https://github.com/merledu/caravel_azadi_soc_iii_dft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483337471
git clone --depth 1 --no-tags https://github.com/CallumMcDowell/P4P-41.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483472292
git clone --depth 1 --no-tags https://github.com/brsf11/Posit-FMAU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486971245
git clone --depth 1 --no-tags https://github.com/JulienOury/GenericSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482966749
git clone --depth 1 --no-tags https://github.com/W-Mai/xRV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485956830
git clone --depth 1 --no-tags https://github.com/DonMaestro/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484447894
git clone --depth 1 --no-tags https://github.com/m1geo/arty_hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481783961
