;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-115
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, -10
	ADD 30, 9
	SUB #0, -40
	ADD 33, 320
	JMZ 197, -96
	SUB #0, -40
	SUB 300, 90
	SUB #0, -10
	SUB 300, 91
	ADD 270, 0
	SUB @-3, 0
	SUB -7, <-120
	SPL 0, <402
	SUB #100, 10
	SUB #100, 10
	JMZ 107, 96
	ADD 33, 320
	JMZ 107, 96
	JMP 0, <12
	SUB 0, @12
	CMP #107, 96
	JMP 0, <12
	SUB @-127, 100
	SUB -7, <-120
	SLT 0, 100
	SUB -7, <-120
	JMZ 107, 96
	JMZ 107, 96
	ADD <33, 9
	ADD <33, 9
	MOV #107, 96
	SUB 300, 90
	JMZ -0, 4
	SPL 70, @962
	ADD 270, 60
	JMZ -0, 900
	ADD @-10, @9
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <402
	CMP -207, <-115
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
