
------------------------------------- Proof -------------------------------------

PRE	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={7,rT,rA,SIMM}                         Premise(F2)
	S3= GPRegs[rA]=a                                            Premise(F3)

IF	S4= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PIDReg.Out=>IMMU.PID                                    Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S12= IAddrReg.In={pid,addr}                                 Path(S10,S11)
	S13= CtrlPC=0                                               Premise(F34)
	S14= CtrlPCInc=0                                            Premise(F35)
	S15= PC[Out]=addr                                           PC-Hold(S1,S13,S14)
	S16= CtrlIAddrReg=1                                         Premise(F36)
	S17= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S12,S16)
	S18= CtrlIMem=0                                             Premise(F41)
	S19= IMem[{pid,addr}]={7,rT,rA,SIMM}                        IMem-Hold(S2,S18)
	S20= CtrlGPRegs=0                                           Premise(F44)
	S21= GPRegs[rA]=a                                           GPRegs-Hold(S3,S20)

IMMU	S22= PC.Out=addr                                            PC-Out(S15)
	S23= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S17)
	S24= PC.Out=>ICache.IEA                                     Premise(F52)
	S25= ICache.IEA=addr                                        Path(S22,S24)
	S26= IAddrReg.Out=>IMem.RAddr                               Premise(F57)
	S27= IMem.RAddr={pid,addr}                                  Path(S23,S26)
	S28= IMem.Out={7,rT,rA,SIMM}                                IMem-Read(S27,S19)
	S29= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S27,S19)
	S30= IMem.Out=>IRMux.MemData                                Premise(F58)
	S31= IRMux.MemData={7,rT,rA,SIMM}                           Path(S28,S30)
	S32= IRMux.Out={7,rT,rA,SIMM}                               IRMux-Select(S31)
	S33= IRMux.Out=>IR.In                                       Premise(F62)
	S34= IR.In={7,rT,rA,SIMM}                                   Path(S32,S33)
	S35= IMem.MEM8WordOut=>ICache.WData                         Premise(F63)
	S36= ICache.WData=IMemGet8Word({pid,addr})                  Path(S29,S35)
	S37= CtrlPC=0                                               Premise(F78)
	S38= CtrlPCInc=1                                            Premise(F79)
	S39= PC[Out]=addr+4                                         PC-Inc(S15,S37,S38)
	S40= CtrlICache=1                                           Premise(F82)
	S41= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S25,S36,S40)
	S42= CtrlIR=1                                               Premise(F87)
	S43= [IR]={7,rT,rA,SIMM}                                    IR-Write(S34,S42)
	S44= CtrlGPRegs=0                                           Premise(F88)
	S45= GPRegs[rA]=a                                           GPRegs-Hold(S21,S44)

ID	S46= IR.Out11_15=rA                                         IR-Out(S43)
	S47= IR.Out16_31=SIMM                                       IR-Out(S43)
	S48= IR.Out11_15=>GPRegs.RReg1                              Premise(F110)
	S49= GPRegs.RReg1=rA                                        Path(S46,S48)
	S50= GPRegs.Rdata1=a                                        GPRegs-Read(S49,S45)
	S51= IR.Out16_31=>IMMEXT.In                                 Premise(F111)
	S52= IMMEXT.In=SIMM                                         Path(S47,S51)
	S53= IMMEXT.Out={16{SIMM[0]},SIMM}                          IMMEXT(S52)
	S54= GPRegs.Rdata1=>A.In                                    Premise(F112)
	S55= A.In=a                                                 Path(S50,S54)
	S56= IMMEXT.Out=>B.In                                       Premise(F113)
	S57= B.In={16{SIMM[0]},SIMM}                                Path(S53,S56)
	S58= CtrlPC=0                                               Premise(F122)
	S59= CtrlPCInc=0                                            Premise(F123)
	S60= PC[Out]=addr+4                                         PC-Hold(S39,S58,S59)
	S61= CtrlICache=0                                           Premise(F126)
	S62= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S41,S61)
	S63= CtrlIR=0                                               Premise(F131)
	S64= [IR]={7,rT,rA,SIMM}                                    IR-Hold(S43,S63)
	S65= CtrlA=1                                                Premise(F133)
	S66= [A]=a                                                  A-Write(S55,S65)
	S67= CtrlB=1                                                Premise(F134)
	S68= [B]={16{SIMM[0]},SIMM}                                 B-Write(S57,S67)

EX	S69= A.Out=a                                                A-Out(S66)
	S70= B.Out={16{SIMM[0]},SIMM}                               B-Out(S68)
	S71= A.Out=>MDU.A                                           Premise(F158)
	S72= MDU.A=a                                                Path(S69,S71)
	S73= B.Out=>MDU.B                                           Premise(F159)
	S74= MDU.B={16{SIMM[0]},SIMM}                               Path(S70,S73)
	S75= MDU.Out16_47=(a¡Á{16{SIMM[0]},SIMM})[16:47]             MDU(S72,S74)
	S76= MDU.Out16_47=>MDUOut.In                                Premise(F161)
	S77= MDUOut.In=(a¡Á{16{SIMM[0]},SIMM})[16:47]                Path(S75,S76)
	S78= CtrlPC=0                                               Premise(F166)
	S79= CtrlPCInc=0                                            Premise(F167)
	S80= PC[Out]=addr+4                                         PC-Hold(S60,S78,S79)
	S81= CtrlICache=0                                           Premise(F170)
	S82= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S62,S81)
	S83= CtrlIR=0                                               Premise(F175)
	S84= [IR]={7,rT,rA,SIMM}                                    IR-Hold(S64,S83)
	S85= CtrlMDUOut=1                                           Premise(F179)
	S86= [MDUOut]=(a¡Á{16{SIMM[0]},SIMM})[16:47]                 MDUOut-Write(S77,S85)

MEM	S87= CtrlPC=0                                               Premise(F210)
	S88= CtrlPCInc=0                                            Premise(F211)
	S89= PC[Out]=addr+4                                         PC-Hold(S80,S87,S88)
	S90= CtrlICache=0                                           Premise(F214)
	S91= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S82,S90)
	S92= CtrlIR=0                                               Premise(F219)
	S93= [IR]={7,rT,rA,SIMM}                                    IR-Hold(S84,S92)
	S94= CtrlMDUOut=0                                           Premise(F223)
	S95= [MDUOut]=(a¡Á{16{SIMM[0]},SIMM})[16:47]                 MDUOut-Hold(S86,S94)

DMMU1	S96= CtrlPC=0                                               Premise(F254)
	S97= CtrlPCInc=0                                            Premise(F255)
	S98= PC[Out]=addr+4                                         PC-Hold(S89,S96,S97)
	S99= CtrlICache=0                                           Premise(F258)
	S100= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S91,S99)
	S101= CtrlIR=0                                              Premise(F263)
	S102= [IR]={7,rT,rA,SIMM}                                   IR-Hold(S93,S101)
	S103= CtrlMDUOut=0                                          Premise(F267)
	S104= [MDUOut]=(a¡Á{16{SIMM[0]},SIMM})[16:47]                MDUOut-Hold(S95,S103)

DMMU2	S105= CtrlPC=0                                              Premise(F298)
	S106= CtrlPCInc=0                                           Premise(F299)
	S107= PC[Out]=addr+4                                        PC-Hold(S98,S105,S106)
	S108= CtrlICache=0                                          Premise(F302)
	S109= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S100,S108)
	S110= CtrlIR=0                                              Premise(F307)
	S111= [IR]={7,rT,rA,SIMM}                                   IR-Hold(S102,S110)
	S112= CtrlMDUOut=0                                          Premise(F311)
	S113= [MDUOut]=(a¡Á{16{SIMM[0]},SIMM})[16:47]                MDUOut-Hold(S104,S112)

WB	S114= IR.Out6_10=rT                                         IR-Out(S111)
	S115= MDUOut.Out=(a¡Á{16{SIMM[0]},SIMM})[16:47]              MDUOut-Out(S113)
	S116= IR.Out6_10=>GPRegs.WReg                               Premise(F338)
	S117= GPRegs.WReg=rT                                        Path(S114,S116)
	S118= MDUOut.Out=>GPRegs.WData                              Premise(F339)
	S119= GPRegs.WData=(a¡Á{16{SIMM[0]},SIMM})[16:47]            Path(S115,S118)
	S120= CtrlPC=0                                              Premise(F342)
	S121= CtrlPCInc=0                                           Premise(F343)
	S122= PC[Out]=addr+4                                        PC-Hold(S107,S120,S121)
	S123= CtrlICache=0                                          Premise(F346)
	S124= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S109,S123)
	S125= CtrlGPRegs=1                                          Premise(F352)
	S126= GPRegs[rT]=(a¡Á{16{SIMM[0]},SIMM})[16:47]              GPRegs-Write(S117,S119,S125)

POST	S122= PC[Out]=addr+4                                        PC-Hold(S107,S120,S121)
	S124= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S109,S123)
	S126= GPRegs[rT]=(a¡Á{16{SIMM[0]},SIMM})[16:47]              GPRegs-Write(S117,S119,S125)

