{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617282250841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617282250841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 14:04:10 2021 " "Processing started: Thu Apr 01 14:04:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617282250841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282250841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAGatherer -c FPGAGatherer " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAGatherer -c FPGAGatherer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282250841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617282251435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617282251435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newcamtoram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file newcamtoram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NewCamToRAM-Behavioral " "Found design unit 1: NewCamToRAM-Behavioral" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617282260445 ""} { "Info" "ISGN_ENTITY_NAME" "1 NewCamToRAM " "Found entity 1: NewCamToRAM" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617282260445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NewCamToRAm " "Elaborating entity \"NewCamToRAm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hold NewCamToRAm.vhd(60) " "VHDL Process Statement warning at NewCamToRAm.vhd(60): signal \"hold\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ticks NewCamToRAm.vhd(74) " "VHDL Process Statement warning at NewCamToRAm.vhd(74): signal \"ticks\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address NewCamToRAm.vhd(75) " "VHDL Process Statement warning at NewCamToRAm.vhd(75): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address NewCamToRAm.vhd(58) " "VHDL Process Statement warning at NewCamToRAm.vhd(58): inferring latch(es) for signal or variable \"address\", which holds its previous value in one or more paths through the process" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[0\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[1\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[2\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[3\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[4\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[5\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[6\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[7\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[8\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[9\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[10\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[11\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[12\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[13\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[14\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[15\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[16\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[16\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[17\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[17\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[18\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[18\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[19\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[19\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[20\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[20\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[21\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[21\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[22\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[22\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[23\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[23\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[24\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[24\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[25\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[25\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[26\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[26\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[27\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[27\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[28\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[28\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[29\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[29\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[30\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[30\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[31\] NewCamToRAm.vhd(58) " "Inferred latch for \"address\[31\]\" at NewCamToRAm.vhd(58)" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282260476 "|NewCamToRAm"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OE VCC " "Pin \"OE\" is stuck at VCC" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617282261172 "|NewCamToRAM|OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS GND " "Pin \"CS\" is stuck at GND" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617282261172 "|NewCamToRAM|CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE GND " "Pin \"WE\" is stuck at GND" {  } { { "NewCamToRAm.vhd" "" { Text "C:/Users/Kasper/Documents/GitHub/GRONK2000/FPGAGathererV2/NewCamToRAm.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617282261172 "|NewCamToRAM|WE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617282261172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617282261235 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617282261563 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617282261563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617282261719 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617282261719 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617282261719 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617282261719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617282261750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 14:04:21 2021 " "Processing ended: Thu Apr 01 14:04:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617282261750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617282261750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617282261750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617282261750 ""}
