
---------- Begin Simulation Statistics ----------
final_tick                                31611461500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69026                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725380                       # Number of bytes of host memory used
host_op_rate                                   107078                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1448.74                       # Real time elapsed on the host
host_tick_rate                               21819993                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031611                       # Number of seconds simulated
sim_ticks                                 31611461500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  86768858                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 84883580                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.632229                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.632229                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7346980                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5653012                       # number of floating regfile writes
system.cpu.idleCycles                          135902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               462170                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 11832795                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.687412                       # Inst execution rate
system.cpu.iew.exec_refs                     45360680                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13683308                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3775987                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              33995156                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                908                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2149                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13874006                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           181130857                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31677372                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1121176                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             169906016                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10727                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2293537                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 408415                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2308404                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1865                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       198339                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         263831                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 227353829                       # num instructions consuming a value
system.cpu.iew.wb_count                     168957676                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.558450                       # average fanout of values written-back
system.cpu.iew.wb_producers                 126965778                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.672412                       # insts written-back per cycle
system.cpu.iew.wb_sent                      169371798                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                288483886                       # number of integer regfile reads
system.cpu.int_regfile_writes               136245386                       # number of integer regfile writes
system.cpu.ipc                               1.581705                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.581705                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2075011      1.21%      1.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             118174755     69.10%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   52      0.00%     70.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43838      0.03%     70.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1676941      0.98%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1379      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9122      0.01%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                77743      0.05%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20110      0.01%     71.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3356521      1.96%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4899      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30594      0.02%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          15601      0.01%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31731852     18.55%     91.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12601931      7.37%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           77731      0.05%     99.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1129107      0.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              171027193                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7235441                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14056181                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6785019                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7094242                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2854369                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016690                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1162445     40.73%     40.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     40.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     40.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     40.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     40.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     40.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    145      0.01%     40.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    964      0.03%     40.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412370     14.45%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   73      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1268679     44.45%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8310      0.29%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               579      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              803      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              164571110                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          394019164                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    162172657                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         200041126                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  181129553                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 171027193                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1304                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        26002651                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             79569                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            101                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     47476996                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      63087022                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.710973                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.191174                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12161302     19.28%     19.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9743085     15.44%     34.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10684178     16.94%     51.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10704101     16.97%     68.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5584738      8.85%     77.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5171187      8.20%     85.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5558890      8.81%     94.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1581106      2.51%     96.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1898435      3.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        63087022                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.705145                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2929812                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1013375                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             33995156                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13874006                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70025994                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         63222924                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1527                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41418                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91466                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        88588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          892                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       178197                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            892                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                16833878                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12108143                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            406794                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8664589                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8657356                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.916522                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2131823                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           19485                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10320                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9165                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1766                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        25996724                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            406177                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     59614339                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.602195                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.521799                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        11430353     19.17%     19.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14085509     23.63%     42.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12682638     21.27%     64.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         6965764     11.68%     75.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1384487      2.32%     78.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3904646      6.55%     84.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1371426      2.30%     86.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          825809      1.39%     88.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6963707     11.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     59614339                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6963707                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34130421                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34130421                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34130421                       # number of overall hits
system.cpu.dcache.overall_hits::total        34130421                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       157836                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         157836                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       157836                       # number of overall misses
system.cpu.dcache.overall_misses::total        157836                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6624060995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6624060995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6624060995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6624060995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34288257                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34288257                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34288257                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34288257                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004603                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004603                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004603                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41967.998397                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41967.998397                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41967.998397                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41967.998397                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28381                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          277                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               763                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              29                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.196592                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.551724                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        68917                       # number of writebacks
system.cpu.dcache.writebacks::total             68917                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        70798                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        70798                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        70798                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        70798                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        87038                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        87038                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        87038                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        87038                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4024196495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4024196495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4024196495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4024196495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002538                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002538                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002538                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002538                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46234.937556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46234.937556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46234.937556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46234.937556                       # average overall mshr miss latency
system.cpu.dcache.replacements                  86526                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20833145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20833145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       117438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        117438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3705275500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3705275500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20950583                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20950583                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005605                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005605                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31550.907713                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31550.907713                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        70789                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        70789                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        46649                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46649                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1146120500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1146120500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002227                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002227                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24569.026131                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24569.026131                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40398                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40398                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2918785495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2918785495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72250.742487                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72250.742487                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40389                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40389                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2878075995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2878075995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71258.907004                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71258.907004                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  31611461500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.463514                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34217459                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             87038                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            393.132413                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.463514                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          68663552                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         68663552                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31611461500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  9788622                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27181661                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  18540865                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7167459                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 408415                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8297914                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1531                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              187503235                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7757                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31676068                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13683318                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3044                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16760                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31611461500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31611461500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31611461500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10402350                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      119789078                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    16833878                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10799499                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      52267497                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  819830                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  918                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6314                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10101709                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 85299                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           63087022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.040639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.490479                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 31920614     50.60%     50.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1271030      2.01%     52.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2964984      4.70%     57.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1965202      3.12%     60.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1455113      2.31%     62.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2163906      3.43%     66.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3875759      6.14%     72.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   929590      1.47%     73.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 16540824     26.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             63087022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.266262                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.894710                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10098405                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10098405                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10098405                       # number of overall hits
system.cpu.icache.overall_hits::total        10098405                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3304                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3304                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3304                       # number of overall misses
system.cpu.icache.overall_misses::total          3304                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    201129000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    201129000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    201129000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    201129000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10101709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10101709                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10101709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10101709                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000327                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000327                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000327                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000327                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60874.394673                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60874.394673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60874.394673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60874.394673                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          268                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2062                       # number of writebacks
system.cpu.icache.writebacks::total              2062                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          733                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          733                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          733                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          733                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2571                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2571                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2571                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2571                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    160033500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160033500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    160033500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160033500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000255                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000255                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000255                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000255                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62245.624271                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62245.624271                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62245.624271                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62245.624271                       # average overall mshr miss latency
system.cpu.icache.replacements                   2062                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10098405                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10098405                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3304                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3304                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    201129000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    201129000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10101709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10101709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000327                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000327                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60874.394673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60874.394673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          733                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          733                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2571                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2571                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    160033500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160033500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000255                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000255                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62245.624271                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62245.624271                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  31611461500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.661697                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10100976                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2571                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3928.812135                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.661697                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20205989                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20205989                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31611461500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10102701                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1306                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31611461500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31611461500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31611461500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10723781                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4443169                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 9946                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1865                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 536341                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    7                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    625                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  31611461500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 408415                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12688586                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6578537                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13509                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  22699675                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20698300                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              185275488                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 15345                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7132664                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10024561                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4057229                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             179                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           246560100                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   508928889                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                315779844                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7531038                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 34809843                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     745                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 721                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  36435857                       # count of insts added to the skid buffer
system.cpu.rob.reads                        233762954                       # The number of ROB reads
system.cpu.rob.writes                       365727287                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  466                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                39092                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39558                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 466                       # number of overall hits
system.l2.overall_hits::.cpu.data               39092                       # number of overall hits
system.l2.overall_hits::total                   39558                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2103                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47946                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50049                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2103                       # number of overall misses
system.l2.overall_misses::.cpu.data             47946                       # number of overall misses
system.l2.overall_misses::total                 50049                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151090500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3476018000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3627108500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151090500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3476018000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3627108500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2569                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            87038                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                89607                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2569                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           87038                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               89607                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.818606                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.550863                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.558539                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.818606                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.550863                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.558539                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71845.221113                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72498.602595                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72471.148275                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71845.221113                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72498.602595                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72471.148275                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31281                       # number of writebacks
system.l2.writebacks::total                     31281                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50048                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50048                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    129601500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2986074250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3115675750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    129601500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2986074250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3115675750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.818217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.550863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.558528                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.818217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.550863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.558528                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61656.279734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62279.945147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62253.751399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61656.279734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62279.945147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62253.751399                       # average overall mshr miss latency
system.l2.replacements                          42309                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68917                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68917                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2058                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2058                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2058                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2058                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1572                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1572                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38818                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38818                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2798587500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2798587500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.961079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72095.097635                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72095.097635                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38818                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38818                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2401757250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2401757250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.961079                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961079                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61872.256427                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61872.256427                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151090500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151090500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2569                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2569                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.818606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.818606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71845.221113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71845.221113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    129601500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    129601500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.818217                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.818217                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61656.279734                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61656.279734                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         37520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    677430500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677430500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        46648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         46648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.195678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.195678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74214.559597                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74214.559597                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    584317000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    584317000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.195678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.195678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64013.694128                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64013.694128                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  31611461500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8101.468727                       # Cycle average of tags in use
system.l2.tags.total_refs                      178184                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50501                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.528326                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      68.196230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       115.768941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7917.503556                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988949                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6838                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1475989                       # Number of tag accesses
system.l2.tags.data_accesses                  1475989                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31611461500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002926377250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1924                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1924                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137348                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29372                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50048                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31281                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50048                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31281                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.63                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50048                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31281                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.004678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.130607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.946681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1916     99.58%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.36%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1924                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.245322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.672701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1693     87.99%     87.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.26%     88.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              212     11.02%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.68%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1924                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3203072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    101.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   31610017500                       # Total gap between requests
system.mem_ctrls.avgGap                     388668.46                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3068224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000384                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4255671.633530768566                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 97060491.809276208282                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63280338.999827638268                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47946                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31281                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60234750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1403903750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 724986100500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28655.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29280.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  23176564.06                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3068544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3203072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47946                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50048                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31281                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31281                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4255672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     97070615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        101326286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4255672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4255672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63330954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63330954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63330954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4255672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     97070615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       164657240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50043                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31256                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2002                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               525832250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250215000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1464138500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10507.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29257.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40057                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28256                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.05                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.40                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12985                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   400.698652                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   208.645120                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   403.842255                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5675     43.70%     43.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1513     11.65%     55.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          747      5.75%     61.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          523      4.03%     65.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          437      3.37%     68.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          460      3.54%     72.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          266      2.05%     74.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          250      1.93%     76.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3114     23.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12985                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3202752                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000384                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              101.316163                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.280339                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.29                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  31611461500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50458380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26819265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187403580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83577420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2494823760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3783340230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8952830880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   15579253515                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   492.835597                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23214247000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1055340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7341874500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42261660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22458810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169903440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79578900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2494823760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3107679900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9521808000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15438514470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   488.383445                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  24705191000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1055340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5850930500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  31611461500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11230                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31281                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10137                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38818                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38818                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11230                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141514                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141514                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141514                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5205056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5205056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5205056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50048                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50048    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50048                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  31611461500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54147500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62560000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             49219                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       100198                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2062                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           28637                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40390                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40390                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2571                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        46648                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7202                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       260602                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                267804                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       296384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9981120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10277504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42311                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2002112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           131918                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006845                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082452                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 131015     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    903      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             131918                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  31611461500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          160077500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3858496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         130557000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
