# DAC Peripheral Default Configuration
# This file shows the default values used by the DAC peripheral parser
# Based on periph_dac.py parsing script

# DAC oneshot mode example
- name: dac_oneshot
  type: dac
  role: oneshot
  config:
    # DAC channel number (default: 0)
    channel: 0                       # [TO_BE_CONFIRMED] DAC channel number
    # Valid values: 0, 1
    # Channel 0: GPIO25 on ESP32, GPIO17 on ESP32S2
    # Channel 1: GPIO26 on ESP32, GPIO18 on ESP32S2

# DAC continuous mode example
- name: dac_continuous
  type: dac
  role: continuous
  config:
    # DAC channels' mask (default: DAC_CHANNEL_MASK_CH0)
    chan_mask: DAC_CHANNEL_MASK_CH0  # [TO_BE_CONFIRMED] DAC channels' mask
    # Valid values:
    # - DAC_CHANNEL_MASK_CH0
    # - DAC_CHANNEL_MASK_CH1
    # - DAC_CHANNEL_MASK_ALL

    # Number of DMA descriptors (default: 8)
    desc_num: 8
    # At least 2 descriptors are required, suggest >5

    # DMA buffer size (default: 2048)
    buf_size: 2048
    # Should be within 32~4092 bytes, typically multiple of 4

    # DAC conversion frequency (default: 1000000 Hz)
    freq_hz: 1000000                 # [TO_BE_CONFIRMED] DAC conversion frequency
    # Range depends on target and clock source

    # Data offset (default: 0)
    offset: 0
    # Range: -128~127

    # Clock source (default: DAC_DIGI_CLK_SRC_DEFAULT)
    # Valid values depend on the selected chip,
    # please refer to the enum 'soc_periph_dac_digi_clk_src_t' in 'soc/clk_tree_defs.h'
    clk_src: DAC_DIGI_CLK_SRC_DEFAULT

    # Assume the data in buffer is 'A B C D E F'
    # DAC_CHANNEL_MODE_SIMUL:
    #     channel 0: A B C D E F
    #     channel 1: A B C D E F
    # DAC_CHANNEL_MODE_ALTER:
    #     channel 0: A C E
    #     channel 1: B D F
    # Channel mode (default: DAC_CHANNEL_MODE_SIMUL)
    chan_mode: DAC_CHANNEL_MODE_SIMUL
    # Valid values:
    # - DAC_CHANNEL_MODE_SIMUL
    # - DAC_CHANNEL_MODE_ALTER

# DAC cosine mode example
- name: dac_cosine
  type: dac
  role: cosine
  config:
    # DAC channel number (default: 0)
    channel: 0                       # [TO_BE_CONFIRMED] DAC channel number
    # Valid values: 0, 1
    # On ESP32: Channel 0: GPIO25, Channel 1: GPIO26
    # On ESP32S2: Channel 0: GPIO17, Channel 1: GPIO18

    # Cosine wave frequency (default: 1000 Hz)
    freq_hz: 1000                    # [TO_BE_CONFIRMED] Cosine wave frequency

    # Clock source (default: DAC_COSINE_CLK_SRC_DEFAULT)
    # Valid values depend on the selected chip,
    # please refer to the enum 'soc_periph_dac_cosine_clk_src_t' in 'soc/clk_tree_defs.h'
    clk_src: DAC_COSINE_CLK_SRC_DEFAULT

    # Attenuation (default: DAC_COSINE_ATTEN_DEFAULT)
    atten: DAC_COSINE_ATTEN_DEFAULT
    # Valid values:
    # - DAC_COSINE_ATTEN_DEFAULT
    # - DAC_COSINE_ATTEN_DB_0
    # - DAC_COSINE_ATTEN_DB_6
    # - DAC_COSINE_ATTEN_DB_12
    # - DAC_COSINE_ATTEN_DB_18

    # Phase (default: DAC_COSINE_PHASE_0)
    phase: DAC_COSINE_PHASE_0
    # Valid values:
    # - DAC_COSINE_PHASE_0
    # - DAC_COSINE_PHASE_180

    # DC offset (default: 0)
    offset: 0
    # Range: -128~127

    # Force set frequency (default: false)
    # Set true to force update frequency when multiple channels are used
    force_set_freq: false
