Created by          : Tang Dynasty v6.1.154205
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Mon Aug 11 16:26:05 2025

Top Model           : design_top_wrapper
Device              : PH1P35MDG324
Speed               : 3
STA coverage        : 96.48%
Constraint File     : 
Confidence          : Synthesized
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: 4.585ns, STNS: 0.000ns
	HWNS: 0.468ns, HTNS: 0.000ns
	Period Check WNS: 0.000ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      100.000          580   rx_clk_e_out0
           clk1:      100.000          580   rx_clk_o_out0
           clk2:      178.603           30   tx_clk_e_out0
           clk3:      178.603           30   tx_clk_o_out0
           clk4:      350.018            8   rx_clk_e_out1
           clk5:      350.018            8   rx_clk_o_out1
           clk6:      178.603            8   tx_clk_o_out1
           clk7:       25.000            7   I_clk
           clk8:      100.000            0   rx_reclk_e
           clk9:      100.000            0   rx_reclk_o
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      5.000                10.000         100.000                 4.706         212.495            5.294      0.000            0.500      0.000            0.000              580                5             no       no
       clk1           local            0.000      5.000                10.000         100.000                 5.415         184.672            4.585      0.000            0.500      0.000            0.000              580                6             no       no
       clk2           local            0.000      2.799                 5.599         178.603                 1.000        1000.000            5.083      0.000            0.468      0.000            0.000               30                0             no       no
       clk3           local            0.000      2.799                 5.599         178.603                 1.000        1000.000            5.083      0.000            0.468      0.000            0.000               30                0             no       no
       clk4           local            0.000      1.428                 2.857         350.018                 2.857         350.018            0.000      0.000            0.000      0.000            0.000                8                0             no       no
       clk5           local            0.000      1.428                 2.857         350.018                 2.857         350.018            0.000      0.000            0.000      0.000            0.000                8                0             no       no
       clk6           local            0.000      2.799                 5.599         178.603                 5.599         178.603            0.000      0.000            0.000      0.000            0.000                8                0             no       no
       clk7           local            0.000     20.000                40.000          25.000                 1.490         671.141           38.510      0.000            1.140      0.000            0.000                7                1             no       no
       clk8           local            0.000      5.000                10.000         100.000                10.000         100.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no
       clk9           local            0.000      5.000                10.000         100.000                10.000         100.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     rx_clk_e_out0 -> rx_clk_e_out0
Type           :     Self
From Clock     :     rx_clk_e_out0
To Clock       :     rx_clk_e_out0
Min Period     :     4.706ns
Fmax           :     212.495MHz

Statistics:
Max            : WNS       5.294ns, TNS       0.000ns,         0 Viol Endpoints,       572 Total Endpoints,      1445 Paths Analyzed
Min            : WNS       0.500ns, TNS       0.000ns,         0 Viol Endpoints,       572 Total Endpoints,      1445 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.294ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.642ns (cell 1.566ns (33%), net 3.076ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT6=2  LUT3=2  LUT4=1 )
Max Fanout          : 14
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].q
net (fo=14)                             0.746          0.822          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_3.d
LUT4                                    0.273    f     1.095       1  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_3.o
net (fo=2)                              0.478          1.573          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_3.a
LUT3                                    0.273    f     1.846       2  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_3.o
net (fo=1)                              0.448          2.294          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_9.a
LUT6                                    0.315    f     2.609       3  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_9.o
net (fo=2)                              0.478          3.087          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_7.a
LUT6                                    0.315    f     3.402       4  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_7.o
net (fo=2)                              0.478          3.880          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_3.a
LUT3                                    0.273    f     4.153       5  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_3.o
net (fo=1)                              0.448          4.601          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1].d
SEQ (reg)                               0.041    f     4.642               
--------------------------------------------------------------------  ---------------
Arrival                                                4.642               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.294               

Slack               : 5.294ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.642ns (cell 1.566ns (33%), net 3.076ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT6=2  LUT4=2  LUT3=1 )
Max Fanout          : 14
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].q
net (fo=14)                             0.746          0.822          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_3.d
LUT4                                    0.273    f     1.095       1  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_3.o
net (fo=2)                              0.478          1.573          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_3.a
LUT3                                    0.273    f     1.846       2  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_3.o
net (fo=1)                              0.448          2.294          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_9.a
LUT6                                    0.315    f     2.609       3  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_9.o
net (fo=2)                              0.478          3.087          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_7.a
LUT6                                    0.315    f     3.402       4  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_7.o
net (fo=2)                              0.478          3.880          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_9.a
LUT4                                    0.273    f     4.153       5  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_9.o
net (fo=1)                              0.448          4.601          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].d
SEQ (reg)                               0.041    f     4.642               
--------------------------------------------------------------------  ---------------
Arrival                                                4.642               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.294               

Slack               : 5.294ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.642ns (cell 1.566ns (33%), net 3.076ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT6=2  LUT2=2  LUT3=1 )
Max Fanout          : 14
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8].q
net (fo=14)                             0.746          0.822          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data[8],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_7.c
LUT6                                    0.315    f     1.137       1  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_7.o
net (fo=1)                              0.448          1.585          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_9.b
LUT3                                    0.273    f     1.858       2  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_9.o
net (fo=2)                              0.478          2.336          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_16.a
LUT2                                    0.273    f     2.609       3  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_16.o
net (fo=2)                              0.478          3.087          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_17,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24.a
LUT2                                    0.273    f     3.360       4  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24.o
net (fo=2)                              0.478          3.838          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_25,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_35.a
LUT6                                    0.315    f     4.153       5  pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_35.o
net (fo=1)                              0.448          4.601          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].d
SEQ (reg)                               0.041    f     4.642               
--------------------------------------------------------------------  ---------------
Arrival                                                4.642               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.294               

Slack               : 5.316ns
Begin Point         : u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.620ns (cell 1.524ns (32%), net 3.096ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=2  LUT6=1  LUT5=1  LUT4=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].q
net (fo=16)                             0.766          0.842          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_11.c
LUT6                                    0.315    f     1.157       1  pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_11.o
net (fo=1)                              0.448          1.605          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_12,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_15.a
LUT5                                    0.273    f     1.878       2  pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_15.o
net (fo=2)                              0.478          2.356          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21.a
LUT2                                    0.273    f     2.629       3  pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21.o
net (fo=2)                              0.478          3.107          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_23.b
LUT2                                    0.273    f     3.380       4  pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_23.o
net (fo=2)                              0.478          3.858          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_9.a
LUT4                                    0.273    f     4.131       5  pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_9.o
net (fo=1)                              0.448          4.579          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].d
SEQ (reg)                               0.041    f     4.620               
--------------------------------------------------------------------  ---------------
Arrival                                                4.620               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.316               

Slack               : 5.316ns
Begin Point         : u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.620ns (cell 1.524ns (32%), net 3.096ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=3  LUT6=1  LUT4=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].q
net (fo=16)                             0.766          0.842          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_shift_data[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_16.b
LUT6                                    0.315    f     1.157       1  pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_16.o
net (fo=1)                              0.448          1.605          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_17,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_20.a
LUT4                                    0.273    f     1.878       2  pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_20.o
net (fo=2)                              0.478          2.356          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_b2_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21.b
LUT2                                    0.273    f     2.629       3  pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21.o
net (fo=2)                              0.478          3.107          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_23.b
LUT2                                    0.273    f     3.380       4  pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_23.o
net (fo=2)                              0.478          3.858          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_38.a
LUT2                                    0.273    f     4.131       5  pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_38.o
net (fo=1)                              0.448          4.579          net: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].d
SEQ (reg)                               0.041    f     4.620               
--------------------------------------------------------------------  ---------------
Arrival                                                4.620               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u6_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.316               

Slack               : 5.326ns
Begin Point         : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.610ns (cell 1.524ns (33%), net 3.086ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=2  LUT6=1  LUT4=1  LUT3=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].q
net (fo=15)                             0.756          0.832          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_11.b
LUT6                                    0.315    f     1.147       1  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_11.o
net (fo=1)                              0.448          1.595          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_12,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_15.a
LUT3                                    0.273    f     1.868       2  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_15.o
net (fo=2)                              0.478          2.346          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_16,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_23.a
LUT2                                    0.273    f     2.619       3  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_23.o
net (fo=2)                              0.478          3.097          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_25.b
LUT2                                    0.273    f     3.370       4  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_25.o
net (fo=2)                              0.478          3.848          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_26,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_9.b
LUT4                                    0.273    f     4.121       5  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_9.o
net (fo=1)                              0.448          4.569          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].d
SEQ (reg)                               0.041    f     4.610               
--------------------------------------------------------------------  ---------------
Arrival                                                4.610               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.326               

Slack               : 5.326ns
Begin Point         : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.610ns (cell 1.524ns (33%), net 3.086ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=3  LUT6=1  LUT3=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].q
net (fo=15)                             0.756          0.832          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_17.a
LUT6                                    0.315    f     1.147       1  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_17.o
net (fo=1)                              0.448          1.595          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_18,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21.a
LUT3                                    0.273    f     1.868       2  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21.o
net (fo=2)                              0.478          2.346          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_23.b
LUT2                                    0.273    f     2.619       3  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_23.o
net (fo=2)                              0.478          3.097          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_25.b
LUT2                                    0.273    f     3.370       4  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_25.o
net (fo=2)                              0.478          3.848          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_26,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_42.a
LUT2                                    0.273    f     4.121       5  pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_42.o
net (fo=1)                              0.448          4.569          net: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].d
SEQ (reg)                               0.041    f     4.610               
--------------------------------------------------------------------  ---------------
Arrival                                                4.610               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u5_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.326               

Slack               : 5.326ns
Begin Point         : u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.610ns (cell 1.524ns (33%), net 3.086ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=2  LUT6=1  LUT4=1  LUT3=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].q
net (fo=15)                             0.756          0.832          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_11.b
LUT6                                    0.315    f     1.147       1  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_11.o
net (fo=1)                              0.448          1.595          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_12,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_15.a
LUT3                                    0.273    f     1.868       2  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_15.o
net (fo=2)                              0.478          2.346          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_16,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_23.a
LUT2                                    0.273    f     2.619       3  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_23.o
net (fo=2)                              0.478          3.097          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_25.b
LUT2                                    0.273    f     3.370       4  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_25.o
net (fo=2)                              0.478          3.848          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_26,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_9.b
LUT4                                    0.273    f     4.121       5  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_9.o
net (fo=1)                              0.448          4.569          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].d
SEQ (reg)                               0.041    f     4.610               
--------------------------------------------------------------------  ---------------
Arrival                                                4.610               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.326               

Slack               : 5.326ns
Begin Point         : u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.610ns (cell 1.524ns (33%), net 3.086ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=3  LUT6=1  LUT3=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].q
net (fo=15)                             0.756          0.832          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_17.a
LUT6                                    0.315    f     1.147       1  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_17.o
net (fo=1)                              0.448          1.595          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_18,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21.a
LUT3                                    0.273    f     1.868       2  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21.o
net (fo=2)                              0.478          2.346          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_23.b
LUT2                                    0.273    f     2.619       3  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_23.o
net (fo=2)                              0.478          3.097          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_25.b
LUT2                                    0.273    f     3.370       4  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_25.o
net (fo=2)                              0.478          3.848          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_26,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_41.a
LUT2                                    0.273    f     4.121       5  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_41.o
net (fo=1)                              0.448          4.569          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].d
SEQ (reg)                               0.041    f     4.610               
--------------------------------------------------------------------  ---------------
Arrival                                                4.610               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.326               

Slack               : 5.356ns
Begin Point         : u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.580ns (cell 1.524ns (33%), net 3.056ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=2  LUT6=1  LUT5=1  LUT3=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].q
net (fo=15)                             0.756          0.832          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_shift_data[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_3.d
LUT4                                    0.273    f     1.105       1  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_3.o
net (fo=1)                              0.448          1.553          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_5.a
LUT4                                    0.273    f     1.826       2  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_5.o
net (fo=1)                              0.448          2.274          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_9.a
LUT5                                    0.273    f     2.547       3  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_9.o
net (fo=2)                              0.478          3.025          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_7.a
LUT6                                    0.315    f     3.340       4  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_7.o
net (fo=2)                              0.478          3.818          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_3.a
LUT3                                    0.273    f     4.091       5  pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_3.o
net (fo=1)                              0.448          4.539          net: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1].d
SEQ (reg)                               0.041    f     4.580               
--------------------------------------------------------------------  ---------------
Arrival                                                4.580               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u7_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.356               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[0].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[0].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[0].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[0],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[0].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[1].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[1].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[1].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[1],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[1].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[2].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[2].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[2].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[2].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[3].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[3].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[3].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[3].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[4].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[4].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[4].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[4],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[4].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[5].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[5].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[5].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[5],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[5].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[6].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[6].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[6].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[6].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[7].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[7].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[8].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[8],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[8].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[8].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9].clk (rising edge triggered by clock rx_clk_e_out0)
End Point           : u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[9].d (rising edge triggered by clock rx_clk_e_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[9],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[9].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_even/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_even/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u4_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u4_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[9].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               


----------------------------------------------------------------------------------------------------
Path Group     :     rx_clk_o_out0 -> rx_clk_o_out0
Type           :     Self
From Clock     :     rx_clk_o_out0
To Clock       :     rx_clk_o_out0
Min Period     :     5.415ns
Fmax           :     184.672MHz

Statistics:
Max            : WNS       4.585ns, TNS       0.000ns,         0 Viol Endpoints,       572 Total Endpoints,      1455 Paths Analyzed
Min            : WNS       0.500ns, TNS       0.000ns,         0 Viol Endpoints,       572 Total Endpoints,      1455 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.585ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 5.351ns (cell 1.797ns (33%), net 3.554ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT4=2  LUT2=2  LUT6=1  LUT5=1 )
Max Fanout          : 17
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].q
net (fo=17)                             0.776          0.852          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_5.b
LUT4                                    0.273    f     1.125       1  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_5.o
net (fo=1)                              0.448          1.573          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_7.b
LUT5                                    0.273    f     1.846       2  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_7.o
net (fo=1)                              0.448          2.294          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_11.a
LUT6                                    0.315    f     2.609       3  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_11.o
net (fo=2)                              0.478          3.087          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_20.a
LUT2                                    0.273    f     3.360       4  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_20.o
net (fo=2)                              0.478          3.838          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_28.a
LUT2                                    0.273    f     4.111       5  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_28.o
net (fo=2)                              0.478          4.589          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_29,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_9.a
LUT4                                    0.273    f     4.862       6  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_9.o
net (fo=1)                              0.448          5.310          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].d
SEQ (reg)                               0.041    f     5.351               
--------------------------------------------------------------------  ---------------
Arrival                                                5.351               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  4.585               

Slack               : 4.585ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 5.351ns (cell 1.797ns (33%), net 3.554ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=2  LUT2=2  LUT6=1  LUT4=1 )
Max Fanout          : 17
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].q
net (fo=17)                             0.776          0.852          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_5.b
LUT4                                    0.273    f     1.125       1  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_5.o
net (fo=1)                              0.448          1.573          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_7.b
LUT5                                    0.273    f     1.846       2  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_7.o
net (fo=1)                              0.448          2.294          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_11.a
LUT6                                    0.315    f     2.609       3  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_11.o
net (fo=2)                              0.478          3.087          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_20.a
LUT2                                    0.273    f     3.360       4  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_20.o
net (fo=2)                              0.478          3.838          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_28.a
LUT2                                    0.273    f     4.111       5  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_28.o
net (fo=2)                              0.478          4.589          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_29,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_39.a
LUT5                                    0.273    f     4.862       6  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_39.o
net (fo=1)                              0.448          5.310          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].d
SEQ (reg)                               0.041    f     5.351               
--------------------------------------------------------------------  ---------------
Arrival                                                5.351               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  4.585               

Slack               : 5.298ns
Begin Point         : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.638ns (cell 1.524ns (32%), net 3.114ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=2  LUT6=1  LUT5=1  LUT4=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].q
net (fo=18)                             0.784          0.860          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_11.c
LUT6                                    0.315    f     1.175       1  pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_11.o
net (fo=1)                              0.448          1.623          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_12,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_15.a
LUT5                                    0.273    f     1.896       2  pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_15.o
net (fo=2)                              0.478          2.374          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21.a
LUT2                                    0.273    f     2.647       3  pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21.o
net (fo=2)                              0.478          3.125          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_23.b
LUT2                                    0.273    f     3.398       4  pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_23.o
net (fo=2)                              0.478          3.876          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_9.a
LUT4                                    0.273    f     4.149       5  pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_9.o
net (fo=1)                              0.448          4.597          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].d
SEQ (reg)                               0.041    f     4.638               
--------------------------------------------------------------------  ---------------
Arrival                                                4.638               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.298               

Slack               : 5.298ns
Begin Point         : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.638ns (cell 1.524ns (32%), net 3.114ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=3  LUT6=1  LUT4=1 )
Max Fanout          : 18
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[7].q
net (fo=18)                             0.784          0.860          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_shift_data[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_16.b
LUT6                                    0.315    f     1.175       1  pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_16.o
net (fo=1)                              0.448          1.623          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_17,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_20.a
LUT4                                    0.273    f     1.896       2  pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_20.o
net (fo=2)                              0.478          2.374          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_b2_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21.b
LUT2                                    0.273    f     2.647       3  pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21.o
net (fo=2)                              0.478          3.125          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_23.b
LUT2                                    0.273    f     3.398       4  pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_23.o
net (fo=2)                              0.478          3.876          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_40.a
LUT2                                    0.273    f     4.149       5  pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_40.o
net (fo=1)                              0.448          4.597          net: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].d
SEQ (reg)                               0.041    f     4.638               
--------------------------------------------------------------------  ---------------
Arrival                                                4.638               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.298               

Slack               : 5.316ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.620ns (cell 1.524ns (32%), net 3.096ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=2  LUT6=1  LUT4=1  LUT3=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].q
net (fo=16)                             0.766          0.842          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_12.a
LUT6                                    0.315    f     1.157       1  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_12.o
net (fo=1)                              0.448          1.605          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_13,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_14.b
LUT3                                    0.273    f     1.878       2  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_14.o
net (fo=2)                              0.478          2.356          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_15,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_16.b
LUT2                                    0.273    f     2.629       3  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_16.o
net (fo=2)                              0.478          3.107          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_17,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24.a
LUT2                                    0.273    f     3.380       4  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24.o
net (fo=2)                              0.478          3.858          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_25,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_9.a
LUT4                                    0.273    f     4.131       5  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_9.o
net (fo=1)                              0.448          4.579          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].d
SEQ (reg)                               0.041    f     4.620               
--------------------------------------------------------------------  ---------------
Arrival                                                4.620               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.316               

Slack               : 5.316ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.620ns (cell 1.524ns (32%), net 3.096ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=3  LUT6=1  LUT5=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].q
net (fo=16)                             0.766          0.842          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_3.b
LUT6                                    0.315    f     1.157       1  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_3.o
net (fo=1)                              0.448          1.605          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_9.a
LUT5                                    0.273    f     1.878       2  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_9.o
net (fo=2)                              0.478          2.356          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_16.a
LUT2                                    0.273    f     2.629       3  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_16.o
net (fo=2)                              0.478          3.107          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_17,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24.a
LUT2                                    0.273    f     3.380       4  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_24.o
net (fo=2)                              0.478          3.858          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_25,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_40.a
LUT2                                    0.273    f     4.131       5  pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_40.o
net (fo=1)                              0.448          4.579          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].d
SEQ (reg)                               0.041    f     4.620               
--------------------------------------------------------------------  ---------------
Arrival                                                4.620               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.316               

Slack               : 5.326ns
Begin Point         : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.610ns (cell 1.524ns (33%), net 3.086ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=2  LUT2=2  LUT6=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8].q
net (fo=15)                             0.756          0.832          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data[8],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_8.b
LUT4                                    0.273    f     1.105       1  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_8.o
net (fo=1)                              0.448          1.553          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_9,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_12.a
LUT6                                    0.315    f     1.868       2  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_12.o
net (fo=2)                              0.478          2.346          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_13.b
LUT2                                    0.273    f     2.619       3  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_13.o
net (fo=2)                              0.478          3.097          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_14,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21.a
LUT2                                    0.273    f     3.370       4  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21.o
net (fo=2)                              0.478          3.848          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_7.a
LUT4                                    0.273    f     4.121       5  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_7.o
net (fo=1)                              0.448          4.569          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].d
SEQ (reg)                               0.041    f     4.610               
--------------------------------------------------------------------  ---------------
Arrival                                                4.610               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.326               

Slack               : 5.326ns
Begin Point         : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.610ns (cell 1.524ns (33%), net 3.086ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=2  LUT6=1  LUT5=1  LUT4=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[8].q
net (fo=15)                             0.756          0.832          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data[8],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_8.b
LUT4                                    0.273    f     1.105       1  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_8.o
net (fo=1)                              0.448          1.553          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_9,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_12.a
LUT6                                    0.315    f     1.868       2  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_12.o
net (fo=2)                              0.478          2.346          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_13.b
LUT2                                    0.273    f     2.619       3  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_13.o
net (fo=2)                              0.478          3.097          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_14,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21.a
LUT2                                    0.273    f     3.370       4  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21.o
net (fo=2)                              0.478          3.848          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_22,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_32.a
LUT5                                    0.273    f     4.121       5  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_32.o
net (fo=1)                              0.448          4.569          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].d
SEQ (reg)                               0.041    f     4.610               
--------------------------------------------------------------------  ---------------
Arrival                                                4.610               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.326               

Slack               : 5.336ns
Begin Point         : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 4.600ns (cell 1.524ns (33%), net 3.076ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT6=1  LUT5=1  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 17
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].q
net (fo=17)                             0.776          0.852          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_3.b
LUT4                                    0.273    f     1.125       1  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_3.o
net (fo=1)                              0.448          1.573          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_4,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_7.a
LUT5                                    0.273    f     1.846       2  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_7.o
net (fo=1)                              0.448          2.294          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_8,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_11.a
LUT6                                    0.315    f     2.609       3  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_11.o
net (fo=2)                              0.478          3.087          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_b3_n_syn_2,  NOFILE(0)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_20.a
LUT2                                    0.273    f     3.360       4  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_20.o
net (fo=2)                              0.478          3.838          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[3]_syn_21,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_3.a
LUT3                                    0.273    f     4.111       5  pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_3.o
net (fo=1)                              0.448          4.559          net: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1].d
SEQ (reg)                               0.041    f     4.600               
--------------------------------------------------------------------  ---------------
Arrival                                                4.600               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.336               

Slack               : 5.993ns
Begin Point         : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 10.000ns
Data Path Delay     : 3.943ns (cell 1.335ns (33%), net 2.608ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT6=3  LUT3=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data_reg[6].q
net (fo=15)                             0.756          0.832          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_shift_data[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(14)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_5.f
LUT6                                    0.315    f     1.147       1  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_5.o
net (fo=1)                              0.448          1.595          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_9.b
LUT6                                    0.315    f     1.910       2  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_9.o
net (fo=2)                              0.478          2.388          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[0]_syn_10,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_5.a
LUT6                                    0.315    f     2.703       3  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_5.o
net (fo=2)                              0.478          3.181          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[2]_syn_6,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_3.b
LUT3                                    0.273    f     3.454       4  pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_3.o
net (fo=1)                              0.448          3.902          net: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1]_syn_2,  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(46)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1].d
SEQ (reg)                               0.041    f     3.943               
--------------------------------------------------------------------  ---------------
Arrival                                                3.943               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/S_position_reg[1].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064          9.936               
clock uncertainty                       0.000          9.936               
clock pessimism                         0.000          9.936               
--------------------------------------------------------------------  ---------------
Required                                               9.936               
--------------------------------------------------------------------  ---------------
Slack                                                  5.993               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[0].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[0].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[0].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[0],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[0].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[1].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[1].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[1].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[1],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[1].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[2].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[2].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[2].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[2],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[2].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[3].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[3].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[3].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[3],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[3].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[4].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[4].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[4].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[4],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[4].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[5].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[5].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[5].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[5],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[5].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[6].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[6].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[6].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[6],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[6].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[7].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[7].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[7],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[7].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[8].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[8].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[8],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[8].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[8].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               

Slack               : 0.500ns
Begin Point         : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9].clk (rising edge triggered by clock rx_clk_o_out0)
End Point           : u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[9].d (rising edge triggered by clock rx_clk_o_out0)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 0.514ns (cell 0.066ns (12%), net 0.448ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d_reg[9].q
net (fo=1)                              0.448          0.501          net: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_1d[9],  ../../../user_source/hdl_source/lvds_rx_byte_align_1.v(15)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[9].d
SEQ (reg)                               0.013    f     0.514               
--------------------------------------------------------------------  ---------------
Arrival                                                0.514               

source latency                          0.000          0.000               
unknown                                 0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_rx_pll_odd/u_rx_pll/clk0_buf,  ../../../user_source/ip_source/RX_PLL/RX_PLL.v(28)
                                                                      pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_rx_pll_odd/u_rx_pll/bufg_c0.clkout
net (fo=580)                            0.000          0.000          net: u_lvds_rx_wrapper/u0_lvds_lane/u_idelay_ctrl/I_clk,  ../../../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(2)
                                                                      pin: u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/S_shift_data_2d_reg[9].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  0.500               


----------------------------------------------------------------------------------------------------
Path Group     :     I_clk -> I_clk
Type           :     Self
From Clock     :     I_clk
To Clock       :     I_clk
Min Period     :     1.490ns
Fmax           :     671.141MHz

Statistics:
Max            : WNS      38.510ns, TNS       0.000ns,         0 Viol Endpoints,         4 Total Endpoints,        16 Paths Analyzed
Min            : WNS       1.140ns, TNS       0.000ns,         0 Viol Endpoints,         4 Total Endpoints,        16 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 38.510ns
Begin Point         : u_tx_pll_even/S_cnt_rst_reg[3].clk (rising edge triggered by clock I_clk)
End Point           : u_tx_pll_even/S_cnt_rst_reg[0].d (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 40.000ns
Data Path Delay     : 1.426ns (cell 0.390ns (27%), net 1.036ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_tx_pll_even/S_cnt_rst_reg[3].q
net (fo=5)                              0.588          0.664          net: u_tx_pll_even/S_cnt_rst[3],  ../../../user_source/hdl_source/tx_pll.v(12)
                                                                      pin: u_tx_pll_even/S_cnt_rst_b[0]_syn_1.d
LUT4                                    0.273    f     0.937       1  pin: u_tx_pll_even/S_cnt_rst_b[0]_syn_1.o
net (fo=1)                              0.448          1.385          net: u_tx_pll_even/S_cnt_rst_b[0],  NOFILE(0)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[0].d
SEQ (reg)                               0.041    f     1.426               
--------------------------------------------------------------------  ---------------
Arrival                                                1.426               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[0].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                       0.000         39.936               
clock pessimism                         0.000         39.936               
--------------------------------------------------------------------  ---------------
Required                                              39.936               
--------------------------------------------------------------------  ---------------
Slack                                                 38.510               

Slack               : 38.510ns
Begin Point         : u_tx_pll_even/S_cnt_rst_reg[3].clk (rising edge triggered by clock I_clk)
End Point           : u_tx_pll_even/S_cnt_rst_reg[1].d (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 40.000ns
Data Path Delay     : 1.426ns (cell 0.390ns (27%), net 1.036ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_tx_pll_even/S_cnt_rst_reg[3].q
net (fo=5)                              0.588          0.664          net: u_tx_pll_even/S_cnt_rst[3],  ../../../user_source/hdl_source/tx_pll.v(12)
                                                                      pin: u_tx_pll_even/S_cnt_rst_b[1]_syn_1.d
LUT4                                    0.273    f     0.937       1  pin: u_tx_pll_even/S_cnt_rst_b[1]_syn_1.o
net (fo=1)                              0.448          1.385          net: u_tx_pll_even/S_cnt_rst_b[1],  NOFILE(0)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[1].d
SEQ (reg)                               0.041    f     1.426               
--------------------------------------------------------------------  ---------------
Arrival                                                1.426               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[1].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                       0.000         39.936               
clock pessimism                         0.000         39.936               
--------------------------------------------------------------------  ---------------
Required                                              39.936               
--------------------------------------------------------------------  ---------------
Slack                                                 38.510               

Slack               : 38.510ns
Begin Point         : u_tx_pll_even/S_cnt_rst_reg[3].clk (rising edge triggered by clock I_clk)
End Point           : u_tx_pll_even/S_cnt_rst_reg[2].d (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 40.000ns
Data Path Delay     : 1.426ns (cell 0.390ns (27%), net 1.036ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_tx_pll_even/S_cnt_rst_reg[3].q
net (fo=5)                              0.588          0.664          net: u_tx_pll_even/S_cnt_rst[3],  ../../../user_source/hdl_source/tx_pll.v(12)
                                                                      pin: u_tx_pll_even/S_cnt_rst_b[2]_syn_1.d
LUT4                                    0.273    f     0.937       1  pin: u_tx_pll_even/S_cnt_rst_b[2]_syn_1.o
net (fo=1)                              0.448          1.385          net: u_tx_pll_even/S_cnt_rst_b[2],  NOFILE(0)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[2].d
SEQ (reg)                               0.041    f     1.426               
--------------------------------------------------------------------  ---------------
Arrival                                                1.426               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[2].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                       0.000         39.936               
clock pessimism                         0.000         39.936               
--------------------------------------------------------------------  ---------------
Required                                              39.936               
--------------------------------------------------------------------  ---------------
Slack                                                 38.510               

Slack               : 38.510ns
Begin Point         : u_tx_pll_even/S_cnt_rst_reg[3].clk (rising edge triggered by clock I_clk)
End Point           : u_tx_pll_even/S_cnt_rst_reg[3].d (rising edge triggered by clock I_clk)
Check Type          : setup
Process             : slow_125c
Budget              : 40.000ns
Data Path Delay     : 1.426ns (cell 0.390ns (27%), net 1.036ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_tx_pll_even/S_cnt_rst_reg[3].q
net (fo=5)                              0.588          0.664          net: u_tx_pll_even/S_cnt_rst[3],  ../../../user_source/hdl_source/tx_pll.v(12)
                                                                      pin: u_tx_pll_even/S_cnt_rst_b[3]_syn_1.d
LUT4                                    0.273    f     0.937       1  pin: u_tx_pll_even/S_cnt_rst_b[3]_syn_1.o
net (fo=1)                              0.448          1.385          net: u_tx_pll_even/S_cnt_rst_b[3],  NOFILE(0)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[3].d
SEQ (reg)                               0.041    f     1.426               
--------------------------------------------------------------------  ---------------
Arrival                                                1.426               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[3].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.064         39.936               
clock uncertainty                       0.000         39.936               
clock pessimism                         0.000         39.936               
--------------------------------------------------------------------  ---------------
Required                                              39.936               
--------------------------------------------------------------------  ---------------
Slack                                                 38.510               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.140ns
Begin Point         : u_tx_pll_even/S_cnt_rst_reg[0].clk (rising edge triggered by clock I_clk)
End Point           : u_tx_pll_even/S_cnt_rst_reg[0].d (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 1.154ns (cell 0.150ns (12%), net 1.004ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_tx_pll_even/S_cnt_rst_reg[0].q
net (fo=4)                              0.556          0.609          net: u_tx_pll_even/S_cnt_rst[0],  ../../../user_source/hdl_source/tx_pll.v(12)
                                                                      pin: u_tx_pll_even/S_cnt_rst_b[0]_syn_1.a
LUT4                                    0.084    f     0.693       1  pin: u_tx_pll_even/S_cnt_rst_b[0]_syn_1.o
net (fo=1)                              0.448          1.141          net: u_tx_pll_even/S_cnt_rst_b[0],  NOFILE(0)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[0].d
SEQ (reg)                               0.013    f     1.154               
--------------------------------------------------------------------  ---------------
Arrival                                                1.154               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  1.140               

Slack               : 1.140ns
Begin Point         : u_tx_pll_even/S_cnt_rst_reg[0].clk (rising edge triggered by clock I_clk)
End Point           : u_tx_pll_even/S_cnt_rst_reg[1].d (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 1.154ns (cell 0.150ns (12%), net 1.004ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_tx_pll_even/S_cnt_rst_reg[0].q
net (fo=4)                              0.556          0.609          net: u_tx_pll_even/S_cnt_rst[0],  ../../../user_source/hdl_source/tx_pll.v(12)
                                                                      pin: u_tx_pll_even/S_cnt_rst_b[1]_syn_1.a
LUT4                                    0.084    f     0.693       1  pin: u_tx_pll_even/S_cnt_rst_b[1]_syn_1.o
net (fo=1)                              0.448          1.141          net: u_tx_pll_even/S_cnt_rst_b[1],  NOFILE(0)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[1].d
SEQ (reg)                               0.013    f     1.154               
--------------------------------------------------------------------  ---------------
Arrival                                                1.154               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  1.140               

Slack               : 1.140ns
Begin Point         : u_tx_pll_even/S_cnt_rst_reg[0].clk (rising edge triggered by clock I_clk)
End Point           : u_tx_pll_even/S_cnt_rst_reg[2].d (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 1.154ns (cell 0.150ns (12%), net 1.004ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_tx_pll_even/S_cnt_rst_reg[0].q
net (fo=4)                              0.556          0.609          net: u_tx_pll_even/S_cnt_rst[0],  ../../../user_source/hdl_source/tx_pll.v(12)
                                                                      pin: u_tx_pll_even/S_cnt_rst_b[2]_syn_1.a
LUT4                                    0.084    f     0.693       1  pin: u_tx_pll_even/S_cnt_rst_b[2]_syn_1.o
net (fo=1)                              0.448          1.141          net: u_tx_pll_even/S_cnt_rst_b[2],  NOFILE(0)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[2].d
SEQ (reg)                               0.013    f     1.154               
--------------------------------------------------------------------  ---------------
Arrival                                                1.154               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  1.140               

Slack               : 1.140ns
Begin Point         : u_tx_pll_even/S_cnt_rst_reg[0].clk (rising edge triggered by clock I_clk)
End Point           : u_tx_pll_even/S_cnt_rst_reg[3].d (rising edge triggered by clock I_clk)
Check Type          : hold
Process             : fast_125c
Budget              : 0.000ns
Data Path Delay     : 1.154ns (cell 0.150ns (12%), net 1.004ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.053    f     0.053          pin: u_tx_pll_even/S_cnt_rst_reg[0].q
net (fo=4)                              0.556          0.609          net: u_tx_pll_even/S_cnt_rst[0],  ../../../user_source/hdl_source/tx_pll.v(12)
                                                                      pin: u_tx_pll_even/S_cnt_rst_b[3]_syn_1.a
LUT4                                    0.084    f     0.693       1  pin: u_tx_pll_even/S_cnt_rst_b[3]_syn_1.o
net (fo=1)                              0.448          1.141          net: u_tx_pll_even/S_cnt_rst_b[3],  NOFILE(0)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[3].d
SEQ (reg)                               0.013    f     1.154               
--------------------------------------------------------------------  ---------------
Arrival                                                1.154               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/S_cnt_rst_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.014          0.014               
clock uncertainty                       0.000          0.014               
clock pessimism                         0.000          0.014               
--------------------------------------------------------------------  ---------------
Required                                               0.014               
--------------------------------------------------------------------  ---------------
Slack                                                  1.140               


----------------------------------------------------------------------------------------------------
Path Group     :     tx_clk_e_out0 -> tx_clk_e_out0
Type           :     Self
From Clock     :     tx_clk_e_out0
To Clock       :     tx_clk_e_out0
Min Period     :     1.000ns
Fmax           :     1000.000MHz

Statistics:
Max            : WNS       5.083ns, TNS       0.000ns,         0 Viol Endpoints,         3 Total Endpoints,         3 Paths Analyzed
Min            : WNS       0.468ns, TNS       0.000ns,         0 Viol Endpoints,         3 Total Endpoints,         3 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.083ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0].clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d5_syn_2.doq[0] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 5.599ns
Data Path Delay     : 0.524ns (cell 0.076ns (14%), net 0.448ns (86%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0].q
net (fo=1)                              0.448          0.524          net: u_lvds_tx_wrapper/u5_lvds_tx_parrall_7_1/I_data[0],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.doq[0]
PAD (reg)                               0.000    f     0.524               
--------------------------------------------------------------------  ---------------
Arrival                                                0.524               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.opclk
capture edge                            5.599    r     5.599               
--------------------------------------------------------------------  ---------------
setup                                   0.008          5.607               
clock uncertainty                       0.000          5.607               
clock pessimism                         0.000          5.607               
--------------------------------------------------------------------  ---------------
Required                                               5.607               
--------------------------------------------------------------------  ---------------
Slack                                                  5.083               

Slack               : 5.086ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6].clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d5_syn_2.doq[6] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 5.599ns
Data Path Delay     : 0.524ns (cell 0.076ns (14%), net 0.448ns (86%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6].q
net (fo=1)                              0.448          0.524          net: u_lvds_tx_wrapper/u5_lvds_tx_parrall_7_1/I_data[6],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.doq[6]
PAD (reg)                               0.000    f     0.524               
--------------------------------------------------------------------  ---------------
Arrival                                                0.524               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.opclk
capture edge                            5.599    r     5.599               
--------------------------------------------------------------------  ---------------
setup                                   0.011          5.610               
clock uncertainty                       0.000          5.610               
clock pessimism                         0.000          5.610               
--------------------------------------------------------------------  ---------------
Required                                               5.610               
--------------------------------------------------------------------  ---------------
Slack                                                  5.086               

Slack               : 5.086ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5].clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d6_syn_2.doq[5] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 5.599ns
Data Path Delay     : 0.524ns (cell 0.076ns (14%), net 0.448ns (86%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5].q
net (fo=1)                              0.448          0.524          net: u_lvds_tx_wrapper/u6_lvds_tx_parrall_7_1/I_data[5],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d6_syn_2.doq[5]
PAD (reg)                               0.000    f     0.524               
--------------------------------------------------------------------  ---------------
Arrival                                                0.524               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: O_lvds_tx_d6_syn_2.opclk
capture edge                            5.599    r     5.599               
--------------------------------------------------------------------  ---------------
setup                                   0.011          5.610               
clock uncertainty                       0.000          5.610               
clock pessimism                         0.000          5.610               
--------------------------------------------------------------------  ---------------
Required                                               5.610               
--------------------------------------------------------------------  ---------------
Slack                                                  5.086               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.468ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6].clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d5_syn_2.doq[6] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : hold
Process             : slow_125c
Budget              : 0.000ns
Data Path Delay     : 0.517ns (cell 0.069ns (13%), net 0.448ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.069    f     0.069          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[6].q
net (fo=1)                              0.448          0.517          net: u_lvds_tx_wrapper/u5_lvds_tx_parrall_7_1/I_data[6],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.doq[6]
PAD (reg)                               0.000    f     0.517               
--------------------------------------------------------------------  ---------------
Arrival                                                0.517               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.opclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.049          0.049               
clock uncertainty                       0.000          0.049               
clock pessimism                         0.000          0.049               
--------------------------------------------------------------------  ---------------
Required                                               0.049               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.468ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5].clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d6_syn_2.doq[5] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : hold
Process             : slow_125c
Budget              : 0.000ns
Data Path Delay     : 0.517ns (cell 0.069ns (13%), net 0.448ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.069    f     0.069          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d1_reg[5].q
net (fo=1)                              0.448          0.517          net: u_lvds_tx_wrapper/u6_lvds_tx_parrall_7_1/I_data[5],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d6_syn_2.doq[5]
PAD (reg)                               0.000    f     0.517               
--------------------------------------------------------------------  ---------------
Arrival                                                0.517               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: O_lvds_tx_d6_syn_2.opclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.049          0.049               
clock uncertainty                       0.000          0.049               
clock pessimism                         0.000          0.049               
--------------------------------------------------------------------  ---------------
Required                                               0.049               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.471ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0].clk (rising edge triggered by clock tx_clk_e_out0)
End Point           : O_lvds_tx_d5_syn_2.doq[0] (rising edge triggered by clock tx_clk_e_out0)
Check Type          : hold
Process             : slow_125c
Budget              : 0.000ns
Data Path Delay     : 0.517ns (cell 0.069ns (13%), net 0.448ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.069    f     0.069          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_even/O_lvds_d0_reg[0].q
net (fo=1)                              0.448          0.517          net: u_lvds_tx_wrapper/u5_lvds_tx_parrall_7_1/I_data[0],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.doq[0]
PAD (reg)                               0.000    f     0.517               
--------------------------------------------------------------------  ---------------
Arrival                                                0.517               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_even/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_even/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_even/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_e,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(6)
                                                                      pin: O_lvds_tx_d5_syn_2.opclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.046          0.046               
clock uncertainty                       0.000          0.046               
clock pessimism                         0.000          0.046               
--------------------------------------------------------------------  ---------------
Required                                               0.046               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               


----------------------------------------------------------------------------------------------------
Path Group     :     tx_clk_o_out0 -> tx_clk_o_out0
Type           :     Self
From Clock     :     tx_clk_o_out0
To Clock       :     tx_clk_o_out0
Min Period     :     1.000ns
Fmax           :     1000.000MHz

Statistics:
Max            : WNS       5.083ns, TNS       0.000ns,         0 Viol Endpoints,         3 Total Endpoints,         3 Paths Analyzed
Min            : WNS       0.468ns, TNS       0.000ns,         0 Viol Endpoints,         3 Total Endpoints,         3 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.083ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d0_reg[0].clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d0_syn_2.doq[0] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 5.599ns
Data Path Delay     : 0.524ns (cell 0.076ns (14%), net 0.448ns (86%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d0_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d0_reg[0].q
net (fo=1)                              0.448          0.524          net: u_lvds_tx_wrapper/u0_lvds_tx_parrall_7_1/I_data[0],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d0_syn_2.doq[0]
PAD (reg)                               0.000    f     0.524               
--------------------------------------------------------------------  ---------------
Arrival                                                0.524               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: O_lvds_tx_d0_syn_2.opclk
capture edge                            5.599    r     5.599               
--------------------------------------------------------------------  ---------------
setup                                   0.008          5.607               
clock uncertainty                       0.000          5.607               
clock pessimism                         0.000          5.607               
--------------------------------------------------------------------  ---------------
Required                                               5.607               
--------------------------------------------------------------------  ---------------
Slack                                                  5.083               

Slack               : 5.086ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d0_reg[6].clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d0_syn_2.doq[6] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 5.599ns
Data Path Delay     : 0.524ns (cell 0.076ns (14%), net 0.448ns (86%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d0_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d0_reg[6].q
net (fo=1)                              0.448          0.524          net: u_lvds_tx_wrapper/u0_lvds_tx_parrall_7_1/I_data[6],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d0_syn_2.doq[6]
PAD (reg)                               0.000    f     0.524               
--------------------------------------------------------------------  ---------------
Arrival                                                0.524               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: O_lvds_tx_d0_syn_2.opclk
capture edge                            5.599    r     5.599               
--------------------------------------------------------------------  ---------------
setup                                   0.011          5.610               
clock uncertainty                       0.000          5.610               
clock pessimism                         0.000          5.610               
--------------------------------------------------------------------  ---------------
Required                                               5.610               
--------------------------------------------------------------------  ---------------
Slack                                                  5.086               

Slack               : 5.086ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5].clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d1_syn_2.doq[5] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : setup
Process             : slow_125c
Budget              : 5.599ns
Data Path Delay     : 0.524ns (cell 0.076ns (14%), net 0.448ns (86%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.076    f     0.076          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5].q
net (fo=1)                              0.448          0.524          net: u_lvds_tx_wrapper/u1_lvds_tx_parrall_7_1/I_data[5],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d1_syn_2.doq[5]
PAD (reg)                               0.000    f     0.524               
--------------------------------------------------------------------  ---------------
Arrival                                                0.524               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: O_lvds_tx_d1_syn_2.opclk
capture edge                            5.599    r     5.599               
--------------------------------------------------------------------  ---------------
setup                                   0.011          5.610               
clock uncertainty                       0.000          5.610               
clock pessimism                         0.000          5.610               
--------------------------------------------------------------------  ---------------
Required                                               5.610               
--------------------------------------------------------------------  ---------------
Slack                                                  5.086               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.468ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d0_reg[6].clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d0_syn_2.doq[6] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : hold
Process             : slow_125c
Budget              : 0.000ns
Data Path Delay     : 0.517ns (cell 0.069ns (13%), net 0.448ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d0_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.069    f     0.069          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d0_reg[6].q
net (fo=1)                              0.448          0.517          net: u_lvds_tx_wrapper/u0_lvds_tx_parrall_7_1/I_data[6],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d0_syn_2.doq[6]
PAD (reg)                               0.000    f     0.517               
--------------------------------------------------------------------  ---------------
Arrival                                                0.517               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: O_lvds_tx_d0_syn_2.opclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.049          0.049               
clock uncertainty                       0.000          0.049               
clock pessimism                         0.000          0.049               
--------------------------------------------------------------------  ---------------
Required                                               0.049               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.468ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5].clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d1_syn_2.doq[5] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : hold
Process             : slow_125c
Budget              : 0.000ns
Data Path Delay     : 0.517ns (cell 0.069ns (13%), net 0.448ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.069    f     0.069          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d1_reg[5].q
net (fo=1)                              0.448          0.517          net: u_lvds_tx_wrapper/u1_lvds_tx_parrall_7_1/I_data[5],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d1_syn_2.doq[5]
PAD (reg)                               0.000    f     0.517               
--------------------------------------------------------------------  ---------------
Arrival                                                0.517               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: O_lvds_tx_d1_syn_2.opclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.049          0.049               
clock uncertainty                       0.000          0.049               
clock pessimism                         0.000          0.049               
--------------------------------------------------------------------  ---------------
Required                                               0.049               
--------------------------------------------------------------------  ---------------
Slack                                                  0.468               

Slack               : 0.471ns
Begin Point         : u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d0_reg[0].clk (rising edge triggered by clock tx_clk_o_out0)
End Point           : O_lvds_tx_d0_syn_2.doq[0] (rising edge triggered by clock tx_clk_o_out0)
Check Type          : hold
Process             : slow_125c
Budget              : 0.000ns
Data Path Delay     : 0.517ns (cell 0.069ns (13%), net 0.448ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d0_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.069    f     0.069          pin: u_lvds_tx_wrapper/u_lcd_to_lvds_odd/O_lvds_d0_reg[0].q
net (fo=1)                              0.448          0.517          net: u_lvds_tx_wrapper/u0_lvds_tx_parrall_7_1/I_data[0],  ../../../user_source/hdl_source/lvds_tx_parrall_7_1.v(6)
                                                                      pin: O_lvds_tx_d0_syn_2.doq[0]
PAD (reg)                               0.000    f     0.517               
--------------------------------------------------------------------  ---------------
Arrival                                                0.517               

source latency                          0.000          0.000               
port                C17                 0.000          0.000          pin: I_clk
hierarchy                               0.000          0.000          pin: I_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: I_clk_syn_2.sg09_di
PAD                                     0.000          0.000          pin: I_clk_syn_2.di
net (fo=6)                              0.000          0.000          net: I_clk_dup_1,  ../../../user_source/hdl_source/design_top_wrapper.v(2)
                                                                      pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.refclk
PLL                                     0.000          0.000          pin: u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]
net (fo=1)                              0.000          0.000          net: u_tx_pll_odd/u_tpll/clk0_buf,  ../../../user_source/ip_source/TX_PLL/TX_PLL.v(28)
                                                                      pin: u_tx_pll_odd/u_tpll/bufg_c0.clkin[0]
GCLK                                    0.000          0.000          pin: u_tx_pll_odd/u_tpll/bufg_c0.clkout
net (fo=33)                             0.000          0.000          net: u_lvds_tx_wrapper/I_clk_1x_o,  ../../../user_source/hdl_source/lvds_tx_wrapper.v(5)
                                                                      pin: O_lvds_tx_d0_syn_2.opclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.046          0.046               
clock uncertainty                       0.000          0.046               
clock pessimism                         0.000          0.046               
--------------------------------------------------------------------  ---------------
Required                                               0.046               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------
