{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744914471561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744914471562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 14:27:51 2025 " "Processing started: Thu Apr 17 14:27:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744914471562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744914471562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744914471562 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Analysis & Synthesis" 0 -1 1744914471848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744914472022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744914472022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/compile/stopwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/compile/stopwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stopwatch-stopwatch " "Found design unit 1: stopwatch-stopwatch" {  } { { "../compile/stopwatch.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744914480978 ""} { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "../compile/stopwatch.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744914480978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744914480978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/src/sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/src/sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-behavioral " "Found design unit 1: sevenseg-behavioral" {  } { { "../src/sevenseg.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/sevenseg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744914480980 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../src/sevenseg.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/sevenseg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744914480980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744914480980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/src/bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/src/bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_counter-behavioral " "Found design unit 1: BCD_counter-behavioral" {  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744914480981 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Found entity 1: BCD_counter" {  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744914480981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744914480981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/compile/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/compile/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-Controller_arch " "Found design unit 1: Controller-Controller_arch" {  } { { "../compile/Controller.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Controller.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744914480983 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../compile/Controller.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744914480983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744914480983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/compile/clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/compile/clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Gen-Clock_Gen " "Found design unit 1: Clock_Gen-Clock_Gen" {  } { { "../compile/Clock_Gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Clock_Gen.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744914480984 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Gen " "Found entity 1: Clock_Gen" {  } { { "../compile/Clock_Gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Clock_Gen.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744914480984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744914480984 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744914481023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:U1 " "Elaborating entity \"Controller\" for hierarchy \"Controller:U1\"" {  } { { "../compile/stopwatch.vhd" "U1" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744914481025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:U2 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:U2\"" {  } { { "../compile/stopwatch.vhd" "U2" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744914481026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_counter BCD_counter:U6 " "Elaborating entity \"BCD_counter\" for hierarchy \"BCD_counter:U6\"" {  } { { "../compile/stopwatch.vhd" "U6" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744914481029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Gen Clock_Gen:U7 " "Elaborating entity \"Clock_Gen\" for hierarchy \"Clock_Gen:U7\"" {  } { { "../compile/stopwatch.vhd" "U7" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744914481030 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/neros/documents/github/ece441_final/stopwatch/src/clock_div_gen.vhd 2 1 " "Using design file /neros/documents/github/ece441_final/stopwatch/src/clock_div_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Div_Gen-behavioral " "Found design unit 1: Clock_Div_Gen-behavioral" {  } { { "clock_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clock_div_gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744914481043 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Div_Gen " "Found entity 1: Clock_Div_Gen" {  } { { "clock_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clock_div_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744914481043 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1744914481043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Div_Gen Clock_Gen:U7\|Clock_Div_Gen:U1 " "Elaborating entity \"Clock_Div_Gen\" for hierarchy \"Clock_Gen:U7\|Clock_Div_Gen:U1\"" {  } { { "../compile/Clock_Gen.vhd" "U1" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Clock_Gen.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744914481044 ""}
{ "Error" "ESGN_PARAM_UNKNOWN" "U1 clk_divisor " "Node instance \"U1\" instantiated with unknown parameter \"clk_divisor\"" {  } { { "../compile/Clock_Gen.vhd" "U1" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Clock_Gen.vhd" 54 0 0 } }  } 0 12077 "Node instance \"%1!s!\" instantiated with unknown parameter \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744914481048 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Clock_Gen:U7\|Clock_Div_Gen:U1 " "Can't elaborate user hierarchy \"Clock_Gen:U7\|Clock_Div_Gen:U1\"" {  } { { "../compile/Clock_Gen.vhd" "U1" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Clock_Gen.vhd" 54 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744914481048 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744914481197 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 17 14:28:01 2025 " "Processing ended: Thu Apr 17 14:28:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744914481197 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744914481197 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744914481197 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744914481197 ""}
