library ieee;
use ieee.std_logic_1164.all;

-------------------------------------------------------------------------------

entity controlunit_butterfly_tb is

end entity controlunit_butterfly_tb;

-------------------------------------------------------------------------------

architecture arch of controlunit_butterfly_tb is

  -- component ports
  signal Datapath_commands                           : std_logic_vector (33 downto 0);
  signal status                         : std_logic_vector (1 downto 0);

  -- clock
  signal clock : std_logic := '1';

begin  -- architecture arch

  -- component instantiation
  DUT : entity work.controlunit_butterfly_tb
    port map (
       datapth_commands =>> datapath_commands,
		 status => status
     );

  -- clock generation
  clock <= not clock after 10 ns;

  -- waveform generation
  WaveGen_Proc : process
  begin
    -- insert signal assignments here
status => "00";
wait 50 ns;
status => "00";
wait 50 ns;
status => "10";
wait;
  end process WaveGen_Proc;



end architecture arch;