Info (10281): Verilog HDL Declaration information at system_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/system_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/system_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/system_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/system_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 49
