===== 506 SMP Simulator Configuration =====
L1_SIZE:		32768
L1_ASSOC:        8
L1_BLOCKSIZE:    64
NUMBER OF PROCESSORS:16
COHERENCE PROTOCOL:  MOESI
TRACE FILE:          CGad
===== Simulation results (Cache_0)	=====
01. number of reads:                             631024
02. number of read misses:                       3592
03. number of writes:                            346576
04. number of write misses:                      11377
05. number of write backs:                       14190
06. number of invalid to exclusive (INV->EXC):   3592
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    1
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    11377
12. number of exclusive to modified (EXC->MOD):  3298
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     1
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_1)	=====
01. number of reads:                             1584
02. number of read misses:                       145
03. number of writes:                            649
04. number of write misses:                      13
05. number of write backs:                       3
06. number of invalid to exclusive (INV->EXC):   62
07. number of invalid to shared (INV->SHD):      83
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     6
11. number of invalid to modified (INV->MOD):    13
12. number of exclusive to modified (EXC->MOD):  15
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          24
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_2)	=====
01. number of reads:                             1579
02. number of read misses:                       145
03. number of writes:                            649
04. number of write misses:                      11
05. number of write backs:                       4
06. number of invalid to exclusive (INV->EXC):   64
07. number of invalid to shared (INV->SHD):      81
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    4
10. number of shared to modified (SHD->MOD):     6
11. number of invalid to modified (INV->MOD):    11
12. number of exclusive to modified (EXC->MOD):  17
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      4
15. number of shared to invalid (SHD->INV):      5
16. number of cache to cache transfers:          23
17. number of interventions:                     4
18. number of invalidations:                     6
19. number of flushes:                           4
===== Simulation results (Cache_3)	=====
01. number of reads:                             1588
02. number of read misses:                       144
03. number of writes:                            649
04. number of write misses:                      13
05. number of write backs:                       3
06. number of invalid to exclusive (INV->EXC):   64
07. number of invalid to shared (INV->SHD):      80
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    4
10. number of shared to modified (SHD->MOD):     6
11. number of invalid to modified (INV->MOD):    13
12. number of exclusive to modified (EXC->MOD):  16
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      4
15. number of shared to invalid (SHD->INV):      10
16. number of cache to cache transfers:          20
17. number of interventions:                     4
18. number of invalidations:                     11
19. number of flushes:                           6
===== Simulation results (Cache_4)	=====
01. number of reads:                             1589
02. number of read misses:                       147
03. number of writes:                            649
04. number of write misses:                      12
05. number of write backs:                       3
06. number of invalid to exclusive (INV->EXC):   67
07. number of invalid to shared (INV->SHD):      80
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    5
10. number of shared to modified (SHD->MOD):     6
11. number of invalid to modified (INV->MOD):    12
12. number of exclusive to modified (EXC->MOD):  16
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      4
15. number of shared to invalid (SHD->INV):      15
16. number of cache to cache transfers:          18
17. number of interventions:                     5
18. number of invalidations:                     16
19. number of flushes:                           8
===== Simulation results (Cache_5)	=====
01. number of reads:                             1596
02. number of read misses:                       149
03. number of writes:                            649
04. number of write misses:                      12
05. number of write backs:                       3
06. number of invalid to exclusive (INV->EXC):   69
07. number of invalid to shared (INV->SHD):      80
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    4
10. number of shared to modified (SHD->MOD):     6
11. number of invalid to modified (INV->MOD):    12
12. number of exclusive to modified (EXC->MOD):  16
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      4
15. number of shared to invalid (SHD->INV):      20
16. number of cache to cache transfers:          17
17. number of interventions:                     4
18. number of invalidations:                     21
19. number of flushes:                           10
===== Simulation results (Cache_6)	=====
01. number of reads:                             1595
02. number of read misses:                       144
03. number of writes:                            649
04. number of write misses:                      12
05. number of write backs:                       3
06. number of invalid to exclusive (INV->EXC):   67
07. number of invalid to shared (INV->SHD):      77
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    4
10. number of shared to modified (SHD->MOD):     6
11. number of invalid to modified (INV->MOD):    12
12. number of exclusive to modified (EXC->MOD):  16
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      4
15. number of shared to invalid (SHD->INV):      25
16. number of cache to cache transfers:          14
17. number of interventions:                     4
18. number of invalidations:                     26
19. number of flushes:                           12
===== Simulation results (Cache_7)	=====
01. number of reads:                             1583
02. number of read misses:                       141
03. number of writes:                            649
04. number of write misses:                      14
05. number of write backs:                       3
06. number of invalid to exclusive (INV->EXC):   66
07. number of invalid to shared (INV->SHD):      75
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    4
10. number of shared to modified (SHD->MOD):     5
11. number of invalid to modified (INV->MOD):    14
12. number of exclusive to modified (EXC->MOD):  15
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      4
15. number of shared to invalid (SHD->INV):      30
16. number of cache to cache transfers:          11
17. number of interventions:                     4
18. number of invalidations:                     31
19. number of flushes:                           14
===== Simulation results (Cache_8)	=====
01. number of reads:                             1596
02. number of read misses:                       147
03. number of writes:                            649
04. number of write misses:                      12
05. number of write backs:                       3
06. number of invalid to exclusive (INV->EXC):   71
07. number of invalid to shared (INV->SHD):      76
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    3
10. number of shared to modified (SHD->MOD):     5
11. number of invalid to modified (INV->MOD):    12
12. number of exclusive to modified (EXC->MOD):  18
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      3
15. number of shared to invalid (SHD->INV):      34
16. number of cache to cache transfers:          10
17. number of interventions:                     3
18. number of invalidations:                     35
19. number of flushes:                           16
===== Simulation results (Cache_9)	=====
01. number of reads:                             1593
02. number of read misses:                       144
03. number of writes:                            649
04. number of write misses:                      14
05. number of write backs:                       4
06. number of invalid to exclusive (INV->EXC):   70
07. number of invalid to shared (INV->SHD):      74
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    5
10. number of shared to modified (SHD->MOD):     5
11. number of invalid to modified (INV->MOD):    14
12. number of exclusive to modified (EXC->MOD):  15
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      3
15. number of shared to invalid (SHD->INV):      36
16. number of cache to cache transfers:          72
17. number of interventions:                     5
18. number of invalidations:                     36
19. number of flushes:                           17
===== Simulation results (Cache_10)	=====
01. number of reads:                             1607
02. number of read misses:                       147
03. number of writes:                            649
04. number of write misses:                      13
05. number of write backs:                       4
06. number of invalid to exclusive (INV->EXC):   146
07. number of invalid to shared (INV->SHD):      1
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    70
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    13
12. number of exclusive to modified (EXC->MOD):  21
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      3
15. number of shared to invalid (SHD->INV):      37
16. number of cache to cache transfers:          1
17. number of interventions:                     70
18. number of invalidations:                     37
19. number of flushes:                           19
===== Simulation results (Cache_11)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_12)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_13)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_14)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_15)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
