// Seed: 2918515102
module module_0;
  assign id_0 = id_0;
  logic id_1 = 1'b0;
  type_9(
      id_0
  );
  logic id_2;
  task id_3;
    #1 @(posedge id_0) SystemTFIdentifier((id_2) * id_0, id_1);
    logic id_4 = id_2, id_5;
    begin
      @(posedge 1) begin
        if (id_2);
      end
      id_4 = ~1;
    end
  endtask
  logic id_6;
  type_2 id_7 (
      id_5,
      id_4,
      1 - 1
  );
  always SystemTFIdentifier(1, id_5);
endmodule
module module_1 (
    id_1
);
  inout id_1;
  logic id_1, id_2;
endmodule
