module stepdown_697Hz(outclk, inclk)
    output reg outclk;
    input wire inclk;

    reg count [4:0]

    initial begin count = 5'b0; outclk = 0;

    always@(posedge inclk) begin
        count = count + 1;
        if (count == 29) begin
            outclk = ~outclk;
            count = 0;
        end
    end
endmodule
