

================================================================
== Vitis HLS Report for 'img_interleave_manual_seq_Pipeline_LOAD'
================================================================
* Date:           Fri Jun  7 14:53:01 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        img_inter
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- LOAD    |  1228800|  1228800|         2|          1|          1|  1228800|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      148|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       91|    -|
|Register             |        -|     -|       98|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       98|      239|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln885_1_fu_453_p2    |         +|   0|  0|  28|          21|           1|
    |add_ln885_fu_447_p2      |         +|   0|  0|  12|           4|           1|
    |i_fu_430_p2              |         +|   0|  0|  28|          21|           1|
    |ap_condition_409         |       and|   0|  0|   2|           1|           1|
    |ap_condition_413         |       and|   0|  0|   2|           1|           1|
    |icmp_ln1064_fu_477_p2    |      icmp|   0|  0|  15|          21|          17|
    |icmp_ln26_fu_424_p2      |      icmp|   0|  0|  15|          21|          21|
    |or_ln68_fu_531_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln68_1_fu_483_p3  |    select|   0|  0|  21|           1|           1|
    |select_ln68_fu_536_p3    |    select|   0|  0|  21|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 148|          94|          48|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_sig_allocacmp_t_V_1_load_1  |   9|          2|   21|         42|
    |i_V_fu_118                     |   9|          2|   21|         42|
    |t_V_1_fu_126                   |  14|          3|   21|         63|
    |t_V_fu_122                     |   9|          2|    4|          8|
    |x_idx_V_flag_0_fu_134          |  14|          3|    1|          3|
    |x_idx_V_new_0_fu_130           |   9|          2|   21|         42|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  91|         20|   92|        206|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_V_fu_118               |  21|   0|   21|          0|
    |icmp_ln1064_reg_618      |   1|   0|    1|          0|
    |t_V_1_fu_126             |  21|   0|   21|          0|
    |t_V_1_load_reg_608       |  21|   0|   21|          0|
    |t_V_fu_122               |   4|   0|    4|          0|
    |t_V_load_reg_604         |   4|   0|    4|          0|
    |x_idx_V_flag_0_fu_134    |   1|   0|    1|          0|
    |x_idx_V_new_0_fu_130     |  21|   0|   21|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  98|   0|   98|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_LOAD|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_LOAD|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_LOAD|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_LOAD|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_LOAD|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_LOAD|  return value|
|x_idx_V_load               |   in|   21|     ap_none|                             x_idx_V_load|        scalar|
|x_sel_V_load               |   in|    4|     ap_none|                             x_sel_V_load|        scalar|
|tmpx_V_address0            |  out|   21|   ap_memory|                                   tmpx_V|         array|
|tmpx_V_ce0                 |  out|    1|   ap_memory|                                   tmpx_V|         array|
|tmpx_V_q0                  |   in|    8|   ap_memory|                                   tmpx_V|         array|
|x_idx_V_flag_0_out         |  out|    1|      ap_vld|                       x_idx_V_flag_0_out|       pointer|
|x_idx_V_flag_0_out_ap_vld  |  out|    1|      ap_vld|                       x_idx_V_flag_0_out|       pointer|
|x_idx_V_new_0_out          |  out|   21|      ap_vld|                        x_idx_V_new_0_out|       pointer|
|x_idx_V_new_0_out_ap_vld   |  out|    1|      ap_vld|                        x_idx_V_new_0_out|       pointer|
|x_x0_V_address0            |  out|   17|   ap_memory|                                   x_x0_V|         array|
|x_x0_V_ce0                 |  out|    1|   ap_memory|                                   x_x0_V|         array|
|x_x0_V_we0                 |  out|    1|   ap_memory|                                   x_x0_V|         array|
|x_x0_V_d0                  |  out|    8|   ap_memory|                                   x_x0_V|         array|
|x_x1_V_address0            |  out|   17|   ap_memory|                                   x_x1_V|         array|
|x_x1_V_ce0                 |  out|    1|   ap_memory|                                   x_x1_V|         array|
|x_x1_V_we0                 |  out|    1|   ap_memory|                                   x_x1_V|         array|
|x_x1_V_d0                  |  out|    8|   ap_memory|                                   x_x1_V|         array|
|x_x2_V_address0            |  out|   17|   ap_memory|                                   x_x2_V|         array|
|x_x2_V_ce0                 |  out|    1|   ap_memory|                                   x_x2_V|         array|
|x_x2_V_we0                 |  out|    1|   ap_memory|                                   x_x2_V|         array|
|x_x2_V_d0                  |  out|    8|   ap_memory|                                   x_x2_V|         array|
|x_x3_V_address0            |  out|   17|   ap_memory|                                   x_x3_V|         array|
|x_x3_V_ce0                 |  out|    1|   ap_memory|                                   x_x3_V|         array|
|x_x3_V_we0                 |  out|    1|   ap_memory|                                   x_x3_V|         array|
|x_x3_V_d0                  |  out|    8|   ap_memory|                                   x_x3_V|         array|
|x_x4_V_address0            |  out|   17|   ap_memory|                                   x_x4_V|         array|
|x_x4_V_ce0                 |  out|    1|   ap_memory|                                   x_x4_V|         array|
|x_x4_V_we0                 |  out|    1|   ap_memory|                                   x_x4_V|         array|
|x_x4_V_d0                  |  out|    8|   ap_memory|                                   x_x4_V|         array|
|x_x5_V_address0            |  out|   17|   ap_memory|                                   x_x5_V|         array|
|x_x5_V_ce0                 |  out|    1|   ap_memory|                                   x_x5_V|         array|
|x_x5_V_we0                 |  out|    1|   ap_memory|                                   x_x5_V|         array|
|x_x5_V_d0                  |  out|    8|   ap_memory|                                   x_x5_V|         array|
|x_x6_V_address0            |  out|   17|   ap_memory|                                   x_x6_V|         array|
|x_x6_V_ce0                 |  out|    1|   ap_memory|                                   x_x6_V|         array|
|x_x6_V_we0                 |  out|    1|   ap_memory|                                   x_x6_V|         array|
|x_x6_V_d0                  |  out|    8|   ap_memory|                                   x_x6_V|         array|
|x_x7_V_address0            |  out|   17|   ap_memory|                                   x_x7_V|         array|
|x_x7_V_ce0                 |  out|    1|   ap_memory|                                   x_x7_V|         array|
|x_x7_V_we0                 |  out|    1|   ap_memory|                                   x_x7_V|         array|
|x_x7_V_d0                  |  out|    8|   ap_memory|                                   x_x7_V|         array|
|x_x8_V_address0            |  out|   17|   ap_memory|                                   x_x8_V|         array|
|x_x8_V_ce0                 |  out|    1|   ap_memory|                                   x_x8_V|         array|
|x_x8_V_we0                 |  out|    1|   ap_memory|                                   x_x8_V|         array|
|x_x8_V_d0                  |  out|    8|   ap_memory|                                   x_x8_V|         array|
|x_x9_V_address0            |  out|   17|   ap_memory|                                   x_x9_V|         array|
|x_x9_V_ce0                 |  out|    1|   ap_memory|                                   x_x9_V|         array|
|x_x9_V_we0                 |  out|    1|   ap_memory|                                   x_x9_V|         array|
|x_x9_V_d0                  |  out|    8|   ap_memory|                                   x_x9_V|         array|
|x_x10_V_address0           |  out|   17|   ap_memory|                                  x_x10_V|         array|
|x_x10_V_ce0                |  out|    1|   ap_memory|                                  x_x10_V|         array|
|x_x10_V_we0                |  out|    1|   ap_memory|                                  x_x10_V|         array|
|x_x10_V_d0                 |  out|    8|   ap_memory|                                  x_x10_V|         array|
|x_x11_V_address0           |  out|   17|   ap_memory|                                  x_x11_V|         array|
|x_x11_V_ce0                |  out|    1|   ap_memory|                                  x_x11_V|         array|
|x_x11_V_we0                |  out|    1|   ap_memory|                                  x_x11_V|         array|
|x_x11_V_d0                 |  out|    8|   ap_memory|                                  x_x11_V|         array|
|x_x12_V_address0           |  out|   17|   ap_memory|                                  x_x12_V|         array|
|x_x12_V_ce0                |  out|    1|   ap_memory|                                  x_x12_V|         array|
|x_x12_V_we0                |  out|    1|   ap_memory|                                  x_x12_V|         array|
|x_x12_V_d0                 |  out|    8|   ap_memory|                                  x_x12_V|         array|
|x_x13_V_address0           |  out|   17|   ap_memory|                                  x_x13_V|         array|
|x_x13_V_ce0                |  out|    1|   ap_memory|                                  x_x13_V|         array|
|x_x13_V_we0                |  out|    1|   ap_memory|                                  x_x13_V|         array|
|x_x13_V_d0                 |  out|    8|   ap_memory|                                  x_x13_V|         array|
|x_x14_V_address0           |  out|   17|   ap_memory|                                  x_x14_V|         array|
|x_x14_V_ce0                |  out|    1|   ap_memory|                                  x_x14_V|         array|
|x_x14_V_we0                |  out|    1|   ap_memory|                                  x_x14_V|         array|
|x_x14_V_d0                 |  out|    8|   ap_memory|                                  x_x14_V|         array|
|x_x15_V_address0           |  out|   17|   ap_memory|                                  x_x15_V|         array|
|x_x15_V_ce0                |  out|    1|   ap_memory|                                  x_x15_V|         array|
|x_x15_V_we0                |  out|    1|   ap_memory|                                  x_x15_V|         array|
|x_x15_V_d0                 |  out|    8|   ap_memory|                                  x_x15_V|         array|
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+

