\hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def}{}\section{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_f_m_c___s_d_r_a_m___init_type_def}\index{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}}


F\+MC S\+D\+R\+AM Configuration Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+ll\+\_\+fmc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_aea667abcdef2269338f2172c9b23e0be}{S\+D\+Bank}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a2c498d704e18f17cc41c6e1e50d45447}{Column\+Bits\+Number}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a8a7f54fd1e3b04c566a76b774d00adda}{Row\+Bits\+Number}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a370d52e3c7296bd5d4d65344928af04c}{Memory\+Data\+Width}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a11bcccbe5190e20eb00b2e07d9a16401}{Internal\+Bank\+Number}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_aa55520658496327bbc831183b8dead9e}{C\+A\+S\+Latency}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a5baf22e72bd710a0522b0814723f518d}{Write\+Protection}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_af7845a58e91f2166717b2f7f15d14dbb}{S\+D\+Clock\+Period}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_aba6b0f5c64dc6d68a4a5dbe5c7511c4f}{Read\+Burst}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def_a3513cfd5140bd410cef2f0015c5a3733}{Read\+Pipe\+Delay}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+MC S\+D\+R\+AM Configuration Structure definition. 

\subsection{Member Data Documentation}
\index{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}!C\+A\+S\+Latency@{C\+A\+S\+Latency}}
\index{C\+A\+S\+Latency@{C\+A\+S\+Latency}!F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+A\+S\+Latency}{CASLatency}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+C\+A\+S\+Latency}\hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_aa55520658496327bbc831183b8dead9e}{}\label{struct_f_m_c___s_d_r_a_m___init_type_def_aa55520658496327bbc831183b8dead9e}
Defines the S\+D\+R\+AM C\+AS latency in number of memory clock cycles. This parameter can be a value of \hyperlink{group___f_m_c___s_d_r_a_m___c_a_s___latency}{F\+MC S\+D\+R\+AM C\+AS Latency}. \index{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Column\+Bits\+Number@{Column\+Bits\+Number}}
\index{Column\+Bits\+Number@{Column\+Bits\+Number}!F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Column\+Bits\+Number}{ColumnBitsNumber}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Column\+Bits\+Number}\hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_a2c498d704e18f17cc41c6e1e50d45447}{}\label{struct_f_m_c___s_d_r_a_m___init_type_def_a2c498d704e18f17cc41c6e1e50d45447}
Defines the number of bits of column address. This parameter can be a value of \hyperlink{group___f_m_c___s_d_r_a_m___column___bits__number}{F\+MC S\+D\+R\+AM Column Bits number}. \index{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Internal\+Bank\+Number@{Internal\+Bank\+Number}}
\index{Internal\+Bank\+Number@{Internal\+Bank\+Number}!F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Internal\+Bank\+Number}{InternalBankNumber}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Internal\+Bank\+Number}\hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_a11bcccbe5190e20eb00b2e07d9a16401}{}\label{struct_f_m_c___s_d_r_a_m___init_type_def_a11bcccbe5190e20eb00b2e07d9a16401}
Defines the number of the device\textquotesingle{}s internal banks. This parameter can be of \hyperlink{group___f_m_c___s_d_r_a_m___internal___banks___number}{F\+MC S\+D\+R\+AM Internal Banks Number}. \index{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Memory\+Data\+Width@{Memory\+Data\+Width}}
\index{Memory\+Data\+Width@{Memory\+Data\+Width}!F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Memory\+Data\+Width}{MemoryDataWidth}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Memory\+Data\+Width}\hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_a370d52e3c7296bd5d4d65344928af04c}{}\label{struct_f_m_c___s_d_r_a_m___init_type_def_a370d52e3c7296bd5d4d65344928af04c}
Defines the memory device width. This parameter can be a value of \hyperlink{group___f_m_c___s_d_r_a_m___memory___bus___width}{F\+MC S\+D\+R\+AM Memory Bus Width}. \index{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Read\+Burst@{Read\+Burst}}
\index{Read\+Burst@{Read\+Burst}!F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Read\+Burst}{ReadBurst}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Read\+Burst}\hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_aba6b0f5c64dc6d68a4a5dbe5c7511c4f}{}\label{struct_f_m_c___s_d_r_a_m___init_type_def_aba6b0f5c64dc6d68a4a5dbe5c7511c4f}
This bit enable the S\+D\+R\+AM controller to anticipate the next read commands during the C\+AS latency and stores data in the Read F\+I\+FO. This parameter can be a value of \hyperlink{group___f_m_c___s_d_r_a_m___read___burst}{F\+MC S\+D\+R\+AM Read Burst}. \index{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Read\+Pipe\+Delay@{Read\+Pipe\+Delay}}
\index{Read\+Pipe\+Delay@{Read\+Pipe\+Delay}!F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Read\+Pipe\+Delay}{ReadPipeDelay}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Read\+Pipe\+Delay}\hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_a3513cfd5140bd410cef2f0015c5a3733}{}\label{struct_f_m_c___s_d_r_a_m___init_type_def_a3513cfd5140bd410cef2f0015c5a3733}
Define the delay in system clock cycles on read data path. This parameter can be a value of \hyperlink{group___f_m_c___s_d_r_a_m___read___pipe___delay}{F\+MC S\+D\+R\+AM Read Pipe Delay}. \index{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Row\+Bits\+Number@{Row\+Bits\+Number}}
\index{Row\+Bits\+Number@{Row\+Bits\+Number}!F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Row\+Bits\+Number}{RowBitsNumber}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Row\+Bits\+Number}\hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_a8a7f54fd1e3b04c566a76b774d00adda}{}\label{struct_f_m_c___s_d_r_a_m___init_type_def_a8a7f54fd1e3b04c566a76b774d00adda}
Defines the number of bits of column address. This parameter can be a value of \hyperlink{group___f_m_c___s_d_r_a_m___row___bits__number}{F\+MC S\+D\+R\+AM Row Bits number}. \index{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}!S\+D\+Bank@{S\+D\+Bank}}
\index{S\+D\+Bank@{S\+D\+Bank}!F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+Bank}{SDBank}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+S\+D\+Bank}\hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_aea667abcdef2269338f2172c9b23e0be}{}\label{struct_f_m_c___s_d_r_a_m___init_type_def_aea667abcdef2269338f2172c9b23e0be}
Specifies the S\+D\+R\+AM memory device that will be used. This parameter can be a value of \hyperlink{group___f_m_c___s_d_r_a_m___bank}{F\+MC S\+D\+R\+AM Bank} \index{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}!S\+D\+Clock\+Period@{S\+D\+Clock\+Period}}
\index{S\+D\+Clock\+Period@{S\+D\+Clock\+Period}!F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+Clock\+Period}{SDClockPeriod}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+S\+D\+Clock\+Period}\hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_af7845a58e91f2166717b2f7f15d14dbb}{}\label{struct_f_m_c___s_d_r_a_m___init_type_def_af7845a58e91f2166717b2f7f15d14dbb}
Define the S\+D\+R\+AM Clock Period for both S\+D\+R\+AM devices and they allow to disable the clock before changing frequency. This parameter can be a value of \hyperlink{group___f_m_c___s_d_r_a_m___clock___period}{F\+MC S\+D\+R\+AM Clock Period}. \index{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}!Write\+Protection@{Write\+Protection}}
\index{Write\+Protection@{Write\+Protection}!F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def@{F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{Write\+Protection}{WriteProtection}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+S\+D\+R\+A\+M\+\_\+\+Init\+Type\+Def\+::\+Write\+Protection}\hypertarget{struct_f_m_c___s_d_r_a_m___init_type_def_a5baf22e72bd710a0522b0814723f518d}{}\label{struct_f_m_c___s_d_r_a_m___init_type_def_a5baf22e72bd710a0522b0814723f518d}
Enables the S\+D\+R\+AM device to be accessed in write mode. This parameter can be a value of \hyperlink{group___f_m_c___s_d_r_a_m___write___protection}{F\+MC S\+D\+R\+AM Write Protection}. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f4xx__ll__fmc_8h}{stm32f4xx\+\_\+ll\+\_\+fmc.\+h}\end{DoxyCompactItemize}
