/*


 Copyright (c) 2004-2018 Microsemi Corporation "Microsemi".

 Permission is hereby granted, free of charge, to any person obtaining a copy
 of this software and associated documentation files (the "Software"), to deal
 in the Software without restriction, including without limitation the rights
 to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 copies of the Software, and to permit persons to whom the Software is
 furnished to do so, subject to the following conditions:

 The above copyright notice and this permission notice shall be included in all
 copies or substantial portions of the Software.

 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 SOFTWARE.

*/
// register structures for mode OTU2_SDR

#define UPI_HSS6G_TBL_SIZE   5
 static static_cfg_t upi_hss6g_otu2_sdr_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_OTU2_SDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_OTU2_SDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_OTU2_SDR), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_OTU2_SDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_OTU2_SDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_OTU2_SDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_OTU2_SDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode OTU2_DDR

static static_cfg_t upi_hss6g_otu2_ddr_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_OTU2_DDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_OTU2_DDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_OTU2_DDR), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_OTU2_DDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_OTU2_DDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_OTU2_DDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_OTU2_DDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode OTU2_SDR_X4

static static_cfg_t upi_hss6g_otu2_sdr_x4_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_OTU2_SDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_OTU2_SDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_OTU2_SDR_X4), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_OTU2_SDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_OTU2_SDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_OTU2_SDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_OTU2_SDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode OTU2_DDR_X4

static static_cfg_t upi_hss6g_otu2_ddr_x4_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_OTU2_DDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_OTU2_DDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_OTU2_DDR_X4), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_OTU2_DDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_OTU2_DDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_OTU2_DDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_OTU2_DDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode OTU2E_SDR

static static_cfg_t upi_hss6g_otu2e_sdr_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_OTU2E_SDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_OTU2E_SDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_OTU2E_SDR), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_OTU2E_SDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_OTU2E_SDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_OTU2E_SDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_OTU2E_SDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode OTU2E_DDR

static static_cfg_t upi_hss6g_otu2e_ddr_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_OTU2E_DDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_OTU2E_DDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_OTU2E_DDR), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_OTU2E_DDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_OTU2E_DDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_OTU2E_DDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_OTU2E_DDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode OTU2E_SDR_X4

static static_cfg_t upi_hss6g_otu2e_sdr_x4_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_OTU2E_SDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_OTU2E_SDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_OTU2E_SDR_X4), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_OTU2E_SDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_OTU2E_SDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_OTU2E_SDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_OTU2E_SDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode OTU2E_DDR_X4

static static_cfg_t upi_hss6g_otu2e_ddr_x4_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_OTU2E_DDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_OTU2E_DDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_OTU2E_DDR_X4), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_OTU2E_DDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_OTU2E_DDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_OTU2E_DDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_OTU2E_DDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode OTU1E_SDR

static static_cfg_t upi_hss6g_otu1e_sdr_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_OTU1E_SDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_OTU1E_SDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_OTU1E_SDR), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_OTU1E_SDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_OTU1E_SDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_OTU1E_SDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_OTU1E_SDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode OTU1E_DDR

static static_cfg_t upi_hss6g_otu1e_ddr_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_OTU1E_DDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_OTU1E_DDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_OTU1E_DDR), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_OTU1E_DDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_OTU1E_DDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_OTU1E_DDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_OTU1E_DDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode OTU1E_SDR_X4

static static_cfg_t upi_hss6g_otu1e_sdr_x4_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_OTU1E_SDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_OTU1E_SDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_OTU1E_SDR_X4), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_OTU1E_SDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_OTU1E_SDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_OTU1E_SDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_OTU1E_SDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode OTU1E_DDR_X4

static static_cfg_t upi_hss6g_otu1e_ddr_x4_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_OTU1E_DDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_OTU1E_DDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_OTU1E_DDR_X4), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_OTU1E_DDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_OTU1E_DDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_OTU1E_DDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_OTU1E_DDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode OTU2F_SDR

static static_cfg_t upi_hss6g_otu2f_sdr_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_OTU2F_SDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_OTU2F_SDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_OTU2F_SDR), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_OTU2F_SDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_OTU2F_SDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_OTU2F_SDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_OTU2F_SDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode OTU2F_DDR

static static_cfg_t upi_hss6g_otu2f_ddr_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_OTU2F_DDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_OTU2F_DDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_OTU2F_DDR), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_OTU2F_DDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_OTU2F_DDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_OTU2F_DDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_OTU2F_DDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode OTU2F_SDR_X4

static static_cfg_t upi_hss6g_otu2f_sdr_x4_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_OTU2F_SDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_OTU2F_SDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_OTU2F_SDR_X4), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_OTU2F_SDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_OTU2F_SDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_OTU2F_SDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_OTU2F_SDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode OTU2F_DDR_X4

static static_cfg_t upi_hss6g_otu2f_ddr_x4_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_OTU2F_DDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_OTU2F_DDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_OTU2F_DDR_X4), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_OTU2F_DDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_OTU2F_DDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_OTU2F_DDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_OTU2F_DDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode TFI5_SDR

static static_cfg_t upi_hss6g_tfi5_sdr_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_TFI5_SDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_TFI5_SDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_TFI5_SDR), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_TFI5_SDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_TFI5_SDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_TFI5_SDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_TFI5_SDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode TFI5_DDR

static static_cfg_t upi_hss6g_tfi5_ddr_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_TFI5_DDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_TFI5_DDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_TFI5_DDR), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_TFI5_DDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_TFI5_DDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_TFI5_DDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_TFI5_DDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode TFI5_SDR_X4

static static_cfg_t upi_hss6g_tfi5_sdr_x4_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_TFI5_SDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_TFI5_SDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_TFI5_SDR_X4), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_TFI5_SDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_TFI5_SDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_TFI5_SDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_TFI5_SDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode TFI5_DDR_X4

static static_cfg_t upi_hss6g_tfi5_ddr_x4_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_TFI5_DDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_TFI5_DDR_X4 | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_TFI5_DDR_X4), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_TFI5_DDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_TFI5_DDR_X4), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_TFI5_DDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_TFI5_DDR_X4), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode XAUI_10GE_SDR

static static_cfg_t upi_hss6g_xaui_10ge_sdr_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_XAUI_10GE_SDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_XAUI_10GE_SDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_XAUI_10GE_SDR), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_XAUI_10GE_SDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_XAUI_10GE_SDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_XAUI_10GE_SDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_XAUI_10GE_SDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode XAUI_10GE_DDR

static static_cfg_t upi_hss6g_xaui_10ge_ddr_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_XAUI_10GE_DDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_XAUI_10GE_DDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_XAUI_10GE_DDR), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_XAUI_10GE_DDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_XAUI_10GE_DDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_XAUI_10GE_DDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_XAUI_10GE_DDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode XAUI_10GFC_SDR

static static_cfg_t upi_hss6g_xaui_10gfc_sdr_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_XAUI_10GFC_SDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_XAUI_10GFC_SDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_XAUI_10GFC_SDR), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_XAUI_10GFC_SDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_XAUI_10GFC_SDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_XAUI_10GFC_SDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_XAUI_10GFC_SDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode XAUI_10GFC_DDR

static static_cfg_t upi_hss6g_xaui_10gfc_ddr_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_XAUI_10GFC_DDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_XAUI_10GFC_DDR | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_XAUI_10GFC_DDR), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_XAUI_10GFC_DDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_XAUI_10GFC_DDR), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_XAUI_10GFC_DDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_XAUI_10GFC_DDR), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


// register structures for mode UNUSED

static static_cfg_t upi_hss6g_unused_tbl[5] = { {DAYTONA_BLOCK_UPI, VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL(0), (VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL_UNUSED | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL_UNUSED | VTSS_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE_UNUSED), (VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_PWDNPLL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_DIVSEL | VTSS_M_UPI_UPI_HSS6G_PLL_RST_CONFIG_STAT_UPI_HSS6G_PLL_ACMODE)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL_UNUSED), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL_UNUSED), (VTSS_M_UPI_HSS6G_TX_HSS6G_TRANSMIT_CONFIGURATION_MODE_RTSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL_UNUSED), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_BWSEL)},
				{DAYTONA_BLOCK_UPI, VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE(0, 4), (VTSS_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL_UNUSED), (VTSS_M_UPI_HSS6G_RX_HSS6G_RECEIVER_CONFIGURATION_MODE_RTSEL)} };


static const static_cfg_t *upi_hss6g_config_table[BM_UPI_HSS6G_LAST] = {
    upi_hss6g_otu2_sdr_tbl,
    upi_hss6g_otu2_ddr_tbl,
    upi_hss6g_otu2_sdr_x4_tbl,
    upi_hss6g_otu2_ddr_x4_tbl,
    upi_hss6g_otu2e_sdr_tbl,
    upi_hss6g_otu2e_ddr_tbl,
    upi_hss6g_otu2e_sdr_x4_tbl,
    upi_hss6g_otu2e_ddr_x4_tbl,
    upi_hss6g_otu1e_sdr_tbl,
    upi_hss6g_otu1e_ddr_tbl,
    upi_hss6g_otu1e_sdr_x4_tbl,
    upi_hss6g_otu1e_ddr_x4_tbl,
    upi_hss6g_otu2f_sdr_tbl,
    upi_hss6g_otu2f_ddr_tbl,
    upi_hss6g_otu2f_sdr_x4_tbl,
    upi_hss6g_otu2f_ddr_x4_tbl,
    upi_hss6g_tfi5_sdr_tbl,
    upi_hss6g_tfi5_ddr_tbl,
    upi_hss6g_tfi5_sdr_x4_tbl,
    upi_hss6g_tfi5_ddr_x4_tbl,
    upi_hss6g_xaui_10ge_sdr_tbl,
    upi_hss6g_xaui_10ge_ddr_tbl,
    upi_hss6g_xaui_10gfc_sdr_tbl,
    upi_hss6g_xaui_10gfc_ddr_tbl,
    upi_hss6g_unused_tbl,
};

