name: BDMA
description: Basic direct memory access controller
groupName: BDMA
registers:
  - name: ISR
    displayName: ISR
    description: DMA interrupt status register
    addressOffset: 0
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: GIF1
        description: "Channel x global interrupt flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 0
        bitWidth: 1
      - name: TCIF1
        description: "Channel x transfer complete flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 1
        bitWidth: 1
      - name: HTIF1
        description: "Channel x half transfer flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 2
        bitWidth: 1
      - name: TEIF1
        description: "Channel x transfer error flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 3
        bitWidth: 1
      - name: GIF2
        description: "Channel x global interrupt flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 4
        bitWidth: 1
      - name: TCIF2
        description: "Channel x transfer complete flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 5
        bitWidth: 1
      - name: HTIF2
        description: "Channel x half transfer flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 6
        bitWidth: 1
      - name: TEIF2
        description: "Channel x transfer error flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 7
        bitWidth: 1
      - name: GIF3
        description: "Channel x global interrupt flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 8
        bitWidth: 1
      - name: TCIF3
        description: "Channel x transfer complete flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 9
        bitWidth: 1
      - name: HTIF3
        description: "Channel x half transfer flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 10
        bitWidth: 1
      - name: TEIF3
        description: "Channel x transfer error flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 11
        bitWidth: 1
      - name: GIF4
        description: "Channel x global interrupt flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 12
        bitWidth: 1
      - name: TCIF4
        description: "Channel x transfer complete flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 13
        bitWidth: 1
      - name: HTIF4
        description: "Channel x half transfer flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 14
        bitWidth: 1
      - name: TEIF4
        description: "Channel x transfer error flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 15
        bitWidth: 1
      - name: GIF5
        description: "Channel x global interrupt flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 16
        bitWidth: 1
      - name: TCIF5
        description: "Channel x transfer complete flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 17
        bitWidth: 1
      - name: HTIF5
        description: "Channel x half transfer flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 18
        bitWidth: 1
      - name: TEIF5
        description: "Channel x transfer error flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 19
        bitWidth: 1
      - name: GIF6
        description: "Channel x global interrupt flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 20
        bitWidth: 1
      - name: TCIF6
        description: "Channel x transfer complete flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 21
        bitWidth: 1
      - name: HTIF6
        description: "Channel x half transfer flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 22
        bitWidth: 1
      - name: TEIF6
        description: "Channel x transfer error flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 23
        bitWidth: 1
      - name: GIF7
        description: "Channel x global interrupt flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 24
        bitWidth: 1
      - name: TCIF7
        description: "Channel x transfer complete flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 25
        bitWidth: 1
      - name: HTIF7
        description: "Channel x half transfer flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 26
        bitWidth: 1
      - name: TEIF7
        description: "Channel x transfer error flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 27
        bitWidth: 1
      - name: GIF8
        description: "Channel x global interrupt flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 28
        bitWidth: 1
      - name: TCIF8
        description: "Channel x transfer complete flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 29
        bitWidth: 1
      - name: HTIF8
        description: "Channel x half transfer flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 30
        bitWidth: 1
      - name: TEIF8
        description: "Channel x transfer error flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
        bitOffset: 31
        bitWidth: 1
  - name: IFCR
    displayName: IFCR
    description: "DMA interrupt flag clear\n          register"
    addressOffset: 4
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: CGIF1
        description: "Channel x global interrupt clear This\n              bit is set and cleared by software."
        bitOffset: 0
        bitWidth: 1
      - name: CTCIF1
        description: "Channel x transfer complete clear This\n              bit is set and cleared by software."
        bitOffset: 1
        bitWidth: 1
      - name: CHTIF1
        description: "Channel x half transfer clear This bit\n              is set and cleared by software."
        bitOffset: 2
        bitWidth: 1
      - name: CTEIF1
        description: "Channel x transfer error clear This bit\n              is set and cleared by software."
        bitOffset: 3
        bitWidth: 1
      - name: CGIF2
        description: "Channel x global interrupt clear This\n              bit is set and cleared by software."
        bitOffset: 4
        bitWidth: 1
      - name: CTCIF2
        description: "Channel x transfer complete clear This\n              bit is set and cleared by software."
        bitOffset: 5
        bitWidth: 1
      - name: CHTIF2
        description: "Channel x half transfer clear This bit\n              is set and cleared by software."
        bitOffset: 6
        bitWidth: 1
      - name: CTEIF2
        description: "Channel x transfer error clear This bit\n              is set and cleared by software."
        bitOffset: 7
        bitWidth: 1
      - name: CGIF3
        description: "Channel x global interrupt clear This\n              bit is set and cleared by software."
        bitOffset: 8
        bitWidth: 1
      - name: CTCIF3
        description: "Channel x transfer complete clear This\n              bit is set and cleared by software."
        bitOffset: 9
        bitWidth: 1
      - name: CHTIF3
        description: "Channel x half transfer clear This bit\n              is set and cleared by software."
        bitOffset: 10
        bitWidth: 1
      - name: CTEIF3
        description: "Channel x transfer error clear This bit\n              is set and cleared by software."
        bitOffset: 11
        bitWidth: 1
      - name: CGIF4
        description: "Channel x global interrupt clear This\n              bit is set and cleared by software."
        bitOffset: 12
        bitWidth: 1
      - name: CTCIF4
        description: "Channel x transfer complete clear This\n              bit is set and cleared by software."
        bitOffset: 13
        bitWidth: 1
      - name: CHTIF4
        description: "Channel x half transfer clear This bit\n              is set and cleared by software."
        bitOffset: 14
        bitWidth: 1
      - name: CTEIF4
        description: "Channel x transfer error clear This bit\n              is set and cleared by software."
        bitOffset: 15
        bitWidth: 1
      - name: CGIF5
        description: "Channel x global interrupt clear This\n              bit is set and cleared by software."
        bitOffset: 16
        bitWidth: 1
      - name: CTCIF5
        description: "Channel x transfer complete clear This\n              bit is set and cleared by software."
        bitOffset: 17
        bitWidth: 1
      - name: CHTIF5
        description: "Channel x half transfer clear This bit\n              is set and cleared by software."
        bitOffset: 18
        bitWidth: 1
      - name: CTEIF5
        description: "Channel x transfer error clear This bit\n              is set and cleared by software."
        bitOffset: 19
        bitWidth: 1
      - name: CGIF6
        description: "Channel x global interrupt clear This\n              bit is set and cleared by software."
        bitOffset: 20
        bitWidth: 1
      - name: CTCIF6
        description: "Channel x transfer complete clear This\n              bit is set and cleared by software."
        bitOffset: 21
        bitWidth: 1
      - name: CHTIF6
        description: "Channel x half transfer clear This bit\n              is set and cleared by software."
        bitOffset: 22
        bitWidth: 1
      - name: CTEIF6
        description: "Channel x transfer error clear This bit\n              is set and cleared by software."
        bitOffset: 23
        bitWidth: 1
      - name: CGIF7
        description: "Channel x global interrupt clear This\n              bit is set and cleared by software."
        bitOffset: 24
        bitWidth: 1
      - name: CTCIF7
        description: "Channel x transfer complete clear This\n              bit is set and cleared by software."
        bitOffset: 25
        bitWidth: 1
      - name: CHTIF7
        description: "Channel x half transfer clear This bit\n              is set and cleared by software."
        bitOffset: 26
        bitWidth: 1
      - name: CTEIF7
        description: "Channel x transfer error clear This bit\n              is set and cleared by software."
        bitOffset: 27
        bitWidth: 1
      - name: CGIF8
        description: "Channel x global interrupt clear This\n              bit is set and cleared by software."
        bitOffset: 28
        bitWidth: 1
      - name: CTCIF8
        description: "Channel x transfer complete clear This\n              bit is set and cleared by software."
        bitOffset: 29
        bitWidth: 1
      - name: CHTIF8
        description: "Channel x half transfer clear This bit\n              is set and cleared by software."
        bitOffset: 30
        bitWidth: 1
      - name: CTEIF8
        description: "Channel x transfer error clear This bit\n              is set and cleared by software."
        bitOffset: 31
        bitWidth: 1
  - name: CCR0
    displayName: CCR0
    description: "DMA channel x configuration\n          register"
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: "Channel enable This bit is set and\n              cleared by software."
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt enable This\n              bit is set and cleared by software."
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half transfer interrupt enable This bit\n              is set and cleared by software."
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt enable This bit\n              is set and cleared by software."
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: "Data transfer direction This bit is set\n              and cleared by software."
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: "Circular mode This bit is set and\n              cleared by software."
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: "Peripheral increment mode This bit is\n              set and cleared by software."
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: "Memory increment mode This bit is set\n              and cleared by software."
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: "Peripheral size These bits are set and\n              cleared by software."
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: "Memory size These bits are set and\n              cleared by software."
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: "Channel priority level These bits are\n              set and cleared by software."
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: "Memory to memory mode This bit is set\n              and cleared by software."
        bitOffset: 14
        bitWidth: 1
      - name: DBM
        description: double-buffer mode
        bitOffset: 15
        bitWidth: 1
      - name: CT
        description: current target memory of DMA transfer in double-buffer mode.
        bitOffset: 16
        bitWidth: 1
  - name: CNDTR0
    displayName: CNDTR0
    description: "DMA channel x number of data\n          register"
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: "Number of data to transfer Number of\n              data to be transferred (0 up to 65535). This register\n              can only be written when the channel is disabled.\n              Once the channel is enabled, this register is\n              read-only, indicating the remaining bytes to be\n              transmitted. This register decrements after each DMA\n              transfer. Once the transfer is completed, this\n              register can either stay at zero or be reloaded\n              automatically by the value previously programmed if\n              the channel is configured in auto-reload mode. If\n              this register is zero, no transaction can be served\n              whether the channel is enabled or not."
        bitOffset: 0
        bitWidth: 16
  - name: CPAR0
    displayName: CPAR0
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: "Peripheral address Base address of the\n              peripheral data register from/to which the data will\n              be read/written. When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When PSIZE is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address."
        bitOffset: 0
        bitWidth: 32
  - name: CM0AR0
    displayName: CM0AR0
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: "Memory address Base address of the\n              memory area from/to which the data will be\n              read/written. When MSIZE is 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When MSIZE is 10 (32-bit), MA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address."
        bitOffset: 0
        bitWidth: 32
  - name: CM1AR0
    displayName: CM1AR0
    description: "This register must not be written when the\n          channel is enabled"
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
  - name: CCR1
    displayName: CCR1
    description: "DMA channel x configuration\n          register"
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: "Channel enable This bit is set and\n              cleared by software."
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt enable This\n              bit is set and cleared by software."
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half transfer interrupt enable This bit\n              is set and cleared by software."
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt enable This bit\n              is set and cleared by software."
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: "Data transfer direction This bit is set\n              and cleared by software."
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: "Circular mode This bit is set and\n              cleared by software."
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: "Peripheral increment mode This bit is\n              set and cleared by software."
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: "Memory increment mode This bit is set\n              and cleared by software."
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: "Peripheral size These bits are set and\n              cleared by software."
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: "Memory size These bits are set and\n              cleared by software."
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: "Channel priority level These bits are\n              set and cleared by software."
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: "Memory to memory mode This bit is set\n              and cleared by software."
        bitOffset: 14
        bitWidth: 1
      - name: DBM
        description: double-buffer mode
        bitOffset: 15
        bitWidth: 1
      - name: CT
        description: current target memory of DMA transfer in double-buffer mode.
        bitOffset: 16
        bitWidth: 1
  - name: CNDTR1
    displayName: CNDTR1
    description: "DMA channel x number of data\n          register"
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: "Number of data to transfer Number of\n              data to be transferred (0 up to 65535). This register\n              can only be written when the channel is disabled.\n              Once the channel is enabled, this register is\n              read-only, indicating the remaining bytes to be\n              transmitted. This register decrements after each DMA\n              transfer. Once the transfer is completed, this\n              register can either stay at zero or be reloaded\n              automatically by the value previously programmed if\n              the channel is configured in auto-reload mode. If\n              this register is zero, no transaction can be served\n              whether the channel is enabled or not."
        bitOffset: 0
        bitWidth: 16
  - name: CPAR1
    displayName: CPAR1
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: "Peripheral address Base address of the\n              peripheral data register from/to which the data will\n              be read/written. When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When PSIZE is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address."
        bitOffset: 0
        bitWidth: 32
  - name: CM0AR1
    displayName: CM0AR1
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: "Memory address Base address of the\n              memory area from/to which the data will be\n              read/written. When MSIZE is 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When MSIZE is 10 (32-bit), MA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address."
        bitOffset: 0
        bitWidth: 32
  - name: CM1AR1
    displayName: CM1AR1
    description: BDMA_CMAR1
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
  - name: CCR2
    displayName: CCR2
    description: "DMA channel x configuration\n          register"
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: "Channel enable This bit is set and\n              cleared by software."
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt enable This\n              bit is set and cleared by software."
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half transfer interrupt enable This bit\n              is set and cleared by software."
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt enable This bit\n              is set and cleared by software."
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: "Data transfer direction This bit is set\n              and cleared by software."
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: "Circular mode This bit is set and\n              cleared by software."
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: "Peripheral increment mode This bit is\n              set and cleared by software."
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: "Memory increment mode This bit is set\n              and cleared by software."
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: "Peripheral size These bits are set and\n              cleared by software."
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: "Memory size These bits are set and\n              cleared by software."
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: "Channel priority level These bits are\n              set and cleared by software."
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: "Memory to memory mode This bit is set\n              and cleared by software."
        bitOffset: 14
        bitWidth: 1
      - name: DBM
        description: double-buffer mode
        bitOffset: 15
        bitWidth: 1
      - name: CT
        description: current target memory of DMA transfer in double-buffer mode.
        bitOffset: 16
        bitWidth: 1
  - name: CNDTR2
    displayName: CNDTR2
    description: "DMA channel x number of data\n          register"
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: "Number of data to transfer Number of\n              data to be transferred (0 up to 65535). This register\n              can only be written when the channel is disabled.\n              Once the channel is enabled, this register is\n              read-only, indicating the remaining bytes to be\n              transmitted. This register decrements after each DMA\n              transfer. Once the transfer is completed, this\n              register can either stay at zero or be reloaded\n              automatically by the value previously programmed if\n              the channel is configured in auto-reload mode. If\n              this register is zero, no transaction can be served\n              whether the channel is enabled or not."
        bitOffset: 0
        bitWidth: 16
  - name: CPAR2
    displayName: CPAR2
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: "Peripheral address Base address of the\n              peripheral data register from/to which the data will\n              be read/written. When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When PSIZE is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address."
        bitOffset: 0
        bitWidth: 32
  - name: CM0AR2
    displayName: CM0AR2
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: "Memory address Base address of the\n              memory area from/to which the data will be\n              read/written. When MSIZE is 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When MSIZE is 10 (32-bit), MA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address."
        bitOffset: 0
        bitWidth: 32
  - name: CM1AR2
    displayName: CM1AR2
    description: BDMA_CM1AR2
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    fields:
  - name: CCR3
    displayName: CCR3
    description: "DMA channel x configuration\n          register"
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: "Channel enable This bit is set and\n              cleared by software."
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt enable This\n              bit is set and cleared by software."
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half transfer interrupt enable This bit\n              is set and cleared by software."
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt enable This bit\n              is set and cleared by software."
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: "Data transfer direction This bit is set\n              and cleared by software."
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: "Circular mode This bit is set and\n              cleared by software."
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: "Peripheral increment mode This bit is\n              set and cleared by software."
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: "Memory increment mode This bit is set\n              and cleared by software."
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: "Peripheral size These bits are set and\n              cleared by software."
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: "Memory size These bits are set and\n              cleared by software."
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: "Channel priority level These bits are\n              set and cleared by software."
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: "Memory to memory mode This bit is set\n              and cleared by software."
        bitOffset: 14
        bitWidth: 1
      - name: DBM
        description: double-buffer mode
        bitOffset: 15
        bitWidth: 1
      - name: CT
        description: current target memory of DMA transfer in double-buffer mode.
        bitOffset: 16
        bitWidth: 1
  - name: CNDTR3
    displayName: CNDTR3
    description: "DMA channel x number of data\n          register"
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: "Number of data to transfer Number of\n              data to be transferred (0 up to 65535). This register\n              can only be written when the channel is disabled.\n              Once the channel is enabled, this register is\n              read-only, indicating the remaining bytes to be\n              transmitted. This register decrements after each DMA\n              transfer. Once the transfer is completed, this\n              register can either stay at zero or be reloaded\n              automatically by the value previously programmed if\n              the channel is configured in auto-reload mode. If\n              this register is zero, no transaction can be served\n              whether the channel is enabled or not."
        bitOffset: 0
        bitWidth: 16
  - name: CPAR3
    displayName: CPAR3
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: "Peripheral address Base address of the\n              peripheral data register from/to which the data will\n              be read/written. When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When PSIZE is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address."
        bitOffset: 0
        bitWidth: 32
  - name: CM0AR3
    displayName: CM0AR3
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: "Memory address Base address of the\n              memory area from/to which the data will be\n              read/written. When MSIZE is 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When MSIZE is 10 (32-bit), MA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address."
        bitOffset: 0
        bitWidth: 32
  - name: CM1AR3
    displayName: CM1AR3
    description: BDMA_CMAR3
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 0
    fields:
  - name: CCR4
    displayName: CCR4
    description: "DMA channel x configuration\n          register"
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: "Channel enable This bit is set and\n              cleared by software."
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt enable This\n              bit is set and cleared by software."
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half transfer interrupt enable This bit\n              is set and cleared by software."
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt enable This bit\n              is set and cleared by software."
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: "Data transfer direction This bit is set\n              and cleared by software."
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: "Circular mode This bit is set and\n              cleared by software."
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: "Peripheral increment mode This bit is\n              set and cleared by software."
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: "Memory increment mode This bit is set\n              and cleared by software."
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: "Peripheral size These bits are set and\n              cleared by software."
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: "Memory size These bits are set and\n              cleared by software."
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: "Channel priority level These bits are\n              set and cleared by software."
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: "Memory to memory mode This bit is set\n              and cleared by software."
        bitOffset: 14
        bitWidth: 1
      - name: DBM
        description: double-buffer mode
        bitOffset: 15
        bitWidth: 1
      - name: CT
        description: current target memory of DMA transfer in double-buffer mode.
        bitOffset: 16
        bitWidth: 1
  - name: CNDTR4
    displayName: CNDTR4
    description: "DMA channel x number of data\n          register"
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: "Number of data to transfer Number of\n              data to be transferred (0 up to 65535). This register\n              can only be written when the channel is disabled.\n              Once the channel is enabled, this register is\n              read-only, indicating the remaining bytes to be\n              transmitted. This register decrements after each DMA\n              transfer. Once the transfer is completed, this\n              register can either stay at zero or be reloaded\n              automatically by the value previously programmed if\n              the channel is configured in auto-reload mode. If\n              this register is zero, no transaction can be served\n              whether the channel is enabled or not."
        bitOffset: 0
        bitWidth: 16
  - name: CPAR4
    displayName: CPAR4
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: "Peripheral address Base address of the\n              peripheral data register from/to which the data will\n              be read/written. When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When PSIZE is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address."
        bitOffset: 0
        bitWidth: 32
  - name: CM0AR4
    displayName: CM0AR4
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 100
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: "Memory address Base address of the\n              memory area from/to which the data will be\n              read/written. When MSIZE is 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When MSIZE is 10 (32-bit), MA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address."
        bitOffset: 0
        bitWidth: 32
  - name: CM1AR4
    displayName: CM1AR4
    description: BDMA_CM1AR4
    addressOffset: 104
    size: 32
    access: read-write
    resetValue: 0
    fields:
  - name: CCR5
    displayName: CCR5
    description: "DMA channel x configuration\n          register"
    addressOffset: 108
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: "Channel enable This bit is set and\n              cleared by software."
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt enable This\n              bit is set and cleared by software."
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half transfer interrupt enable This bit\n              is set and cleared by software."
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt enable This bit\n              is set and cleared by software."
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: "Data transfer direction This bit is set\n              and cleared by software."
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: "Circular mode This bit is set and\n              cleared by software."
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: "Peripheral increment mode This bit is\n              set and cleared by software."
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: "Memory increment mode This bit is set\n              and cleared by software."
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: "Peripheral size These bits are set and\n              cleared by software."
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: "Memory size These bits are set and\n              cleared by software."
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: "Channel priority level These bits are\n              set and cleared by software."
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: "Memory to memory mode This bit is set\n              and cleared by software."
        bitOffset: 14
        bitWidth: 1
      - name: DBM
        description: double-buffer mode
        bitOffset: 15
        bitWidth: 1
      - name: CT
        description: current target memory of DMA transfer in double-buffer mode.
        bitOffset: 16
        bitWidth: 1
  - name: CNDTR5
    displayName: CNDTR5
    description: "DMA channel x number of data\n          register"
    addressOffset: 112
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: "Number of data to transfer Number of\n              data to be transferred (0 up to 65535). This register\n              can only be written when the channel is disabled.\n              Once the channel is enabled, this register is\n              read-only, indicating the remaining bytes to be\n              transmitted. This register decrements after each DMA\n              transfer. Once the transfer is completed, this\n              register can either stay at zero or be reloaded\n              automatically by the value previously programmed if\n              the channel is configured in auto-reload mode. If\n              this register is zero, no transaction can be served\n              whether the channel is enabled or not."
        bitOffset: 0
        bitWidth: 16
  - name: CPAR5
    displayName: CPAR5
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 116
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: "Peripheral address Base address of the\n              peripheral data register from/to which the data will\n              be read/written. When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When PSIZE is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address."
        bitOffset: 0
        bitWidth: 32
  - name: CM0AR5
    displayName: CM0AR5
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 120
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: "Memory address Base address of the\n              memory area from/to which the data will be\n              read/written. When MSIZE is 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When MSIZE is 10 (32-bit), MA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address."
        bitOffset: 0
        bitWidth: 32
  - name: CM1AR5
    displayName: CM1AR5
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 124
    size: 32
    access: read-write
    resetValue: 0
    fields:
  - name: CCR6
    displayName: CCR6
    description: "DMA channel x configuration\n          register"
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: "Channel enable This bit is set and\n              cleared by software."
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt enable This\n              bit is set and cleared by software."
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half transfer interrupt enable This bit\n              is set and cleared by software."
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt enable This bit\n              is set and cleared by software."
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: "Data transfer direction This bit is set\n              and cleared by software."
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: "Circular mode This bit is set and\n              cleared by software."
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: "Peripheral increment mode This bit is\n              set and cleared by software."
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: "Memory increment mode This bit is set\n              and cleared by software."
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: "Peripheral size These bits are set and\n              cleared by software."
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: "Memory size These bits are set and\n              cleared by software."
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: "Channel priority level These bits are\n              set and cleared by software."
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: "Memory to memory mode This bit is set\n              and cleared by software."
        bitOffset: 14
        bitWidth: 1
      - name: DBM
        description: double-buffer mode
        bitOffset: 15
        bitWidth: 1
      - name: CT
        description: current target memory of DMA transfer in double-buffer mode.
        bitOffset: 16
        bitWidth: 1
  - name: CNDTR6
    displayName: CNDTR6
    description: "DMA channel x number of data\n          register"
    addressOffset: 132
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: "Number of data to transfer Number of\n              data to be transferred (0 up to 65535). This register\n              can only be written when the channel is disabled.\n              Once the channel is enabled, this register is\n              read-only, indicating the remaining bytes to be\n              transmitted. This register decrements after each DMA\n              transfer. Once the transfer is completed, this\n              register can either stay at zero or be reloaded\n              automatically by the value previously programmed if\n              the channel is configured in auto-reload mode. If\n              this register is zero, no transaction can be served\n              whether the channel is enabled or not."
        bitOffset: 0
        bitWidth: 16
  - name: CPAR6
    displayName: CPAR6
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 136
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: "Peripheral address Base address of the\n              peripheral data register from/to which the data will\n              be read/written. When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When PSIZE is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address."
        bitOffset: 0
        bitWidth: 32
  - name: CM0AR6
    displayName: CM0AR6
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 140
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: "Memory address Base address of the\n              memory area from/to which the data will be\n              read/written. When MSIZE is 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When MSIZE is 10 (32-bit), MA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address."
        bitOffset: 0
        bitWidth: 32
  - name: CM1AR6
    displayName: CM1AR6
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 144
    size: 32
    access: read-write
    resetValue: 0
    fields:
  - name: CCR7
    displayName: CCR7
    description: "DMA channel x configuration\n          register"
    addressOffset: 148
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: "Channel enable This bit is set and\n              cleared by software."
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt enable This\n              bit is set and cleared by software."
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half transfer interrupt enable This bit\n              is set and cleared by software."
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt enable This bit\n              is set and cleared by software."
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: "Data transfer direction This bit is set\n              and cleared by software."
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: "Circular mode This bit is set and\n              cleared by software."
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: "Peripheral increment mode This bit is\n              set and cleared by software."
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: "Memory increment mode This bit is set\n              and cleared by software."
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: "Peripheral size These bits are set and\n              cleared by software."
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: "Memory size These bits are set and\n              cleared by software."
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: "Channel priority level These bits are\n              set and cleared by software."
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: "Memory to memory mode This bit is set\n              and cleared by software."
        bitOffset: 14
        bitWidth: 1
      - name: DBM
        description: double-buffer mode
        bitOffset: 15
        bitWidth: 1
      - name: CT
        description: current target memory of DMA transfer in double-buffer mode.
        bitOffset: 16
        bitWidth: 1
  - name: CNDTR7
    displayName: CNDTR7
    description: "DMA channel x number of data\n          register"
    addressOffset: 152
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: "Number of data to transfer Number of\n              data to be transferred (0 up to 65535). This register\n              can only be written when the channel is disabled.\n              Once the channel is enabled, this register is\n              read-only, indicating the remaining bytes to be\n              transmitted. This register decrements after each DMA\n              transfer. Once the transfer is completed, this\n              register can either stay at zero or be reloaded\n              automatically by the value previously programmed if\n              the channel is configured in auto-reload mode. If\n              this register is zero, no transaction can be served\n              whether the channel is enabled or not."
        bitOffset: 0
        bitWidth: 16
  - name: CPAR7
    displayName: CPAR7
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 156
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: "Peripheral address Base address of the\n              peripheral data register from/to which the data will\n              be read/written. When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When PSIZE is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address."
        bitOffset: 0
        bitWidth: 32
  - name: CM0AR7
    displayName: CM0AR7
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 160
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: "Memory address Base address of the\n              memory area from/to which the data will be\n              read/written. When MSIZE is 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When MSIZE is 10 (32-bit), MA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address."
        bitOffset: 0
        bitWidth: 32
  - name: CM1AR7
    displayName: CM1AR7
    description: "This register must not be written when the\n          channel is enabled."
    addressOffset: 164
    size: 32
    access: read-write
    resetValue: 0
    fields:
interrupts:
  - name: CH6
    description: BDMA channel 6 interrupt
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
