$date
	Tue Dec  1 00:24:05 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_tribuf_8bit $end
$var wire 8 ! out [7:0] $end
$var reg 1 " enable $end
$var reg 8 # in [7:0] $end
$scope module uut $end
$var wire 1 " enable $end
$var wire 8 $ in [7:0] $end
$var wire 8 % out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11001100 %
b11001100 $
b11001100 #
0"
b11001100 !
$end
