1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] Surelog/tests/OneAnd/dut.v:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] Surelog/tests/OneAnd/dut.v:1:1: Compile module "work@dut".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] Surelog/tests/OneAnd/dut.v:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@dut)
|vpiName:work@dut
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@dut)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:Surelog/tests/OneAnd/dut.v, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.a), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneAnd/dut.v, line:1:1, endln:5:10
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.b), line:1:39, endln:1:40
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneAnd/dut.v, line:1:1, endln:5:10
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.o), line:1:55, endln:1:56
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneAnd/dut.v, line:1:1, endln:5:10
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:36
  |vpiPort:
  \_port: (a), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneAnd/dut.v, line:1:1, endln:5:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.a), line:1:24, endln:1:25
    |vpiTypedef:
    \_logic_typespec: , line:1:18, endln:1:23
  |vpiPort:
  \_port: (b), line:1:39, endln:1:40
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneAnd/dut.v, line:1:1, endln:5:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.b), line:1:39, endln:1:40
    |vpiTypedef:
    \_logic_typespec: , line:1:33, endln:1:38
  |vpiPort:
  \_port: (o), line:1:55, endln:1:56
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneAnd/dut.v, line:1:1, endln:5:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.o), line:1:55, endln:1:56
    |vpiTypedef:
    \_logic_typespec: , line:1:49, endln:1:54
  |vpiContAssign:
  \_cont_assign: , line:3:10, endln:3:19
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneAnd/dut.v, line:1:1, endln:5:10
    |vpiRhs:
    \_operation: , line:3:14, endln:3:19
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:19
      |vpiOpType:28
      |vpiOperand:
      \_ref_obj: (work@dut.a), line:3:14, endln:3:15
        |vpiParent:
        \_operation: , line:3:14, endln:3:19
        |vpiName:a
        |vpiFullName:work@dut.a
        |vpiActual:
        \_logic_net: (work@dut.a), line:1:24, endln:1:25
      |vpiOperand:
      \_ref_obj: (work@dut.b), line:3:18, endln:3:19
        |vpiParent:
        \_operation: , line:3:14, endln:3:19
        |vpiName:b
        |vpiFullName:work@dut.b
        |vpiActual:
        \_logic_net: (work@dut.b), line:1:39, endln:1:40
    |vpiLhs:
    \_ref_obj: (work@dut.o), line:3:10, endln:3:11
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:19
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:1:55, endln:1:56
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:Surelog/tests/OneAnd/dut.v, line:1:1, endln:5:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.a), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneAnd/dut.v, line:1:1, endln:5:10
    |vpiTypespec:
    \_logic_typespec: , line:1:18, endln:1:23
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.b), line:1:39, endln:1:40
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneAnd/dut.v, line:1:1, endln:5:10
    |vpiTypespec:
    \_logic_typespec: , line:1:33, endln:1:38
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.o), line:1:55, endln:1:56
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneAnd/dut.v, line:1:1, endln:5:10
    |vpiTypespec:
    \_logic_typespec: , line:1:49, endln:1:54
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneAnd/dut.v, line:1:1, endln:5:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.a), line:1:24, endln:1:25
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_net: (work@dut.a), line:1:24, endln:1:25
    |vpiTypedef:
    \_logic_typespec: , line:1:18, endln:1:23
  |vpiPort:
  \_port: (b), line:1:39, endln:1:40
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneAnd/dut.v, line:1:1, endln:5:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.b), line:1:39, endln:1:40
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:1:39, endln:1:40
    |vpiTypedef:
    \_logic_typespec: , line:1:33, endln:1:38
  |vpiPort:
  \_port: (o), line:1:55, endln:1:56
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:Surelog/tests/OneAnd/dut.v, line:1:1, endln:5:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o), line:1:55, endln:1:56
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:1:55, endln:1:56
    |vpiTypedef:
    \_logic_typespec: , line:1:49, endln:1:54
  |vpiContAssign:
  \_cont_assign: , line:3:10, endln:3:19
    |vpiRhs:
    \_operation: , line:3:14, endln:3:19
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:19
      |vpiOpType:28
      |vpiOperand:
      \_ref_obj: (a), line:3:14, endln:3:15
        |vpiParent:
        \_operation: , line:3:14, endln:3:19
        |vpiName:a
      |vpiOperand:
      \_ref_obj: (b), line:3:18, endln:3:19
        |vpiParent:
        \_operation: , line:3:14, endln:3:19
        |vpiName:b
    |vpiLhs:
    \_ref_obj: (o), line:3:10, endln:3:11
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:19
      |vpiName:o
      |vpiActual:
      \_logic_net: (work@dut.o), line:1:55, endln:1:56
Object 'work@dut' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'a' of type 'logic_net'
    Object 'b' of type 'logic_net'
    Object 'o' of type 'logic_net'
  Object 'work@dut' of type 'module_inst'
    Object 'a' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'b' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'o' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'a' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'b' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'o' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object '' of type 'cont_assign'
      Object 'o' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'a' of type 'ref_obj'
        Object 'b' of type 'ref_obj'
Generating RTLIL representation for module `\dut'.
Dumping AST before simplification:
    AST_MODULE <Surelog/tests/OneAnd/dut.v:1.1-5.10> str='\dut'
      AST_WIRE <Surelog/tests/OneAnd/dut.v:1.24-1.25> str='\a' input logic port=1 range=[0:0]
      AST_WIRE <Surelog/tests/OneAnd/dut.v:1.39-1.40> str='\b' input logic port=2 range=[0:0]
      AST_WIRE <Surelog/tests/OneAnd/dut.v:1.55-1.56> str='\o' output logic port=3 range=[0:0]
      AST_ASSIGN <Surelog/tests/OneAnd/dut.v:3.10-3.19>
        AST_IDENTIFIER <Surelog/tests/OneAnd/dut.v:3.10-3.11> str='\o'
        AST_BIT_AND <Surelog/tests/OneAnd/dut.v:3.14-3.19>
          AST_IDENTIFIER <Surelog/tests/OneAnd/dut.v:3.14-3.15> str='\a'
          AST_IDENTIFIER <Surelog/tests/OneAnd/dut.v:3.18-3.19> str='\b'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module dut(a, b, o);
      input a;
      input b;
      output o;
      assign o = (a)&(b);
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <Surelog/tests/OneAnd/dut.v:1.1-5.10> str='\dut' basic_prep
      AST_WIRE <Surelog/tests/OneAnd/dut.v:1.24-1.25> str='\a' input logic basic_prep port=1 range=[0:0]
      AST_WIRE <Surelog/tests/OneAnd/dut.v:1.39-1.40> str='\b' input logic basic_prep port=2 range=[0:0]
      AST_WIRE <Surelog/tests/OneAnd/dut.v:1.55-1.56> str='\o' output logic basic_prep port=3 range=[0:0]
      AST_ASSIGN <Surelog/tests/OneAnd/dut.v:3.10-3.19> basic_prep
        AST_IDENTIFIER <Surelog/tests/OneAnd/dut.v:3.10-3.11> str='\o' basic_prep
        AST_BIT_AND <Surelog/tests/OneAnd/dut.v:3.14-3.19> basic_prep
          AST_IDENTIFIER <Surelog/tests/OneAnd/dut.v:3.14-3.15> str='\a' basic_prep
          AST_IDENTIFIER <Surelog/tests/OneAnd/dut.v:3.18-3.19> str='\b' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module dut(a, b, o);
      input a;
      input b;
      output o;
      assign o = (a)&(b);
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \dut

2.1.2. Analyzing design hierarchy..
Top module:  \dut
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module dut...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dut'.
Removed a total of 0 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dut..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dut.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dut'.
Removed a total of 0 cells.

2.6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..

2.6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.6.8. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..

2.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dut.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dut'.
Removed a total of 0 cells.

2.10.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dut..

2.10.4. Finished fast OPT passes.

2.11. Printing statistics.

=== dut ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $and                            1

2.12. Executing CHECK pass (checking for obvious problems).
Checking module dut...
Found and reported 0 problems.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\dut'.

(* top =  1  *)
(* src = "Surelog/tests/OneAnd/dut.v:1.1-5.10" *)
module dut(a, b, o);
  (* src = "Surelog/tests/OneAnd/dut.v:1.24-1.25" *)
  input a;
  wire a;
  (* src = "Surelog/tests/OneAnd/dut.v:1.39-1.40" *)
  input b;
  wire b;
  (* src = "Surelog/tests/OneAnd/dut.v:1.55-1.56" *)
  output o;
  wire o;
  assign o = a & (* src = "Surelog/tests/OneAnd/dut.v:3.14-3.19" *) b;
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `\dut'.

Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
