Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:43]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:53]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:63]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'a' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:108]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:43]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:53]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:63]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:108]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:43]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:53]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:63]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:108]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:43]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:53]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:63]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'a' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:108]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:43]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:53]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:63]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:108]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:43]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:53]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'b' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:63]
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_submod.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_module.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_module.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_module.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab06/treshold_YCbCr/treshold_YCbCr.srcs/sources_1/new/YCrCb_module.v:94]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
