
16_HAL_DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002428  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080025b0  080025b0  000035b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025f0  080025f0  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080025f0  080025f0  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080025f0  080025f0  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080025f0  080025f0  000035f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080025f4  080025f4  000035f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080025f8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  2000000c  08002604  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000012c  08002604  0000412c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dd42  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001eef  00000000  00000000  00011d7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba0  00000000  00000000  00013c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008f0  00000000  00000000  00014810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000261a7  00000000  00000000  00015100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d8cc  00000000  00000000  0003b2a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ead97  00000000  00000000  00048b73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013390a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f60  00000000  00000000  00133950  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001368b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002598 	.word	0x08002598

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002598 	.word	0x08002598

080001c8 <main>:
static void MX_GPIO_Init(void);
static void MX_DAC1_Init(void);
void Error_Handler(void);

int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
  HAL_Init();
 80001ce:	f000 f979 	bl	80004c4 <HAL_Init>
  SystemClock_Config();
 80001d2:	f000 f881 	bl	80002d8 <SystemClock_Config>
  MX_GPIO_Init();
 80001d6:	f000 f857 	bl	8000288 <MX_GPIO_Init>
  MX_DAC1_Init();
 80001da:	f000 f81b 	bl	8000214 <MX_DAC1_Init>

  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80001de:	2100      	movs	r1, #0
 80001e0:	480b      	ldr	r0, [pc, #44]	@ (8000210 <main+0x48>)
 80001e2:	f000 fb20 	bl	8000826 <HAL_DAC_Start>

  uint32_t val = 0;
 80001e6:	2300      	movs	r3, #0
 80001e8:	607b      	str	r3, [r7, #4]

  while (1)
  {
    /* Sweep 0–4095 → 0–3.3 V */
    HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, val);
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	2200      	movs	r2, #0
 80001ee:	2100      	movs	r1, #0
 80001f0:	4807      	ldr	r0, [pc, #28]	@ (8000210 <main+0x48>)
 80001f2:	f000 fb65 	bl	80008c0 <HAL_DAC_SetValue>
    val += 100;
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	3364      	adds	r3, #100	@ 0x64
 80001fa:	607b      	str	r3, [r7, #4]
    if (val > 4095) val = 0;
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000202:	d301      	bcc.n	8000208 <main+0x40>
 8000204:	2300      	movs	r3, #0
 8000206:	607b      	str	r3, [r7, #4]
    HAL_Delay(10);
 8000208:	200a      	movs	r0, #10
 800020a:	f000 f9d7 	bl	80005bc <HAL_Delay>
    HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, val);
 800020e:	e7ec      	b.n	80001ea <main+0x22>
 8000210:	20000114 	.word	0x20000114

08000214 <MX_DAC1_Init>:
  }
}

/* --- DAC1 Init --- */
static void MX_DAC1_Init(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b08a      	sub	sp, #40	@ 0x28
 8000218:	af00      	add	r7, sp, #0
  __HAL_RCC_DAC1_CLK_ENABLE();
 800021a:	4b18      	ldr	r3, [pc, #96]	@ (800027c <MX_DAC1_Init+0x68>)
 800021c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800021e:	4a17      	ldr	r2, [pc, #92]	@ (800027c <MX_DAC1_Init+0x68>)
 8000220:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000224:	6593      	str	r3, [r2, #88]	@ 0x58
 8000226:	4b15      	ldr	r3, [pc, #84]	@ (800027c <MX_DAC1_Init+0x68>)
 8000228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800022a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800022e:	603b      	str	r3, [r7, #0]
 8000230:	683b      	ldr	r3, [r7, #0]

  hdac1.Instance = DAC1;
 8000232:	4b13      	ldr	r3, [pc, #76]	@ (8000280 <MX_DAC1_Init+0x6c>)
 8000234:	4a13      	ldr	r2, [pc, #76]	@ (8000284 <MX_DAC1_Init+0x70>)
 8000236:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000238:	4811      	ldr	r0, [pc, #68]	@ (8000280 <MX_DAC1_Init+0x6c>)
 800023a:	f000 fac8 	bl	80007ce <HAL_DAC_Init>
 800023e:	4603      	mov	r3, r0
 8000240:	2b00      	cmp	r3, #0
 8000242:	d001      	beq.n	8000248 <MX_DAC1_Init+0x34>
    Error_Handler();
 8000244:	f000 f894 	bl	8000370 <Error_Handler>

  DAC_ChannelConfTypeDef sConfig = {0};
 8000248:	1d3b      	adds	r3, r7, #4
 800024a:	2224      	movs	r2, #36	@ 0x24
 800024c:	2100      	movs	r1, #0
 800024e:	4618      	mov	r0, r3
 8000250:	f002 f976 	bl	8002540 <memset>
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000254:	2300      	movs	r3, #0
 8000256:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000258:	2300      	movs	r3, #0
 800025a:	60fb      	str	r3, [r7, #12]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800025c:	1d3b      	adds	r3, r7, #4
 800025e:	2200      	movs	r2, #0
 8000260:	4619      	mov	r1, r3
 8000262:	4807      	ldr	r0, [pc, #28]	@ (8000280 <MX_DAC1_Init+0x6c>)
 8000264:	f000 fb51 	bl	800090a <HAL_DAC_ConfigChannel>
 8000268:	4603      	mov	r3, r0
 800026a:	2b00      	cmp	r3, #0
 800026c:	d001      	beq.n	8000272 <MX_DAC1_Init+0x5e>
    Error_Handler();
 800026e:	f000 f87f 	bl	8000370 <Error_Handler>
}
 8000272:	bf00      	nop
 8000274:	3728      	adds	r7, #40	@ 0x28
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	40021000 	.word	0x40021000
 8000280:	20000114 	.word	0x20000114
 8000284:	40007400 	.word	0x40007400

08000288 <MX_GPIO_Init>:

/* --- GPIO Init (PA4 analog) --- */
static void MX_GPIO_Init(void)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b086      	sub	sp, #24
 800028c:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800028e:	4b11      	ldr	r3, [pc, #68]	@ (80002d4 <MX_GPIO_Init+0x4c>)
 8000290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000292:	4a10      	ldr	r2, [pc, #64]	@ (80002d4 <MX_GPIO_Init+0x4c>)
 8000294:	f043 0301 	orr.w	r3, r3, #1
 8000298:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800029a:	4b0e      	ldr	r3, [pc, #56]	@ (80002d4 <MX_GPIO_Init+0x4c>)
 800029c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800029e:	f003 0301 	and.w	r3, r3, #1
 80002a2:	603b      	str	r3, [r7, #0]
 80002a4:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002a6:	1d3b      	adds	r3, r7, #4
 80002a8:	2200      	movs	r2, #0
 80002aa:	601a      	str	r2, [r3, #0]
 80002ac:	605a      	str	r2, [r3, #4]
 80002ae:	609a      	str	r2, [r3, #8]
 80002b0:	60da      	str	r2, [r3, #12]
 80002b2:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80002b4:	2310      	movs	r3, #16
 80002b6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002b8:	2303      	movs	r3, #3
 80002ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002bc:	2300      	movs	r3, #0
 80002be:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002c0:	1d3b      	adds	r3, r7, #4
 80002c2:	4619      	mov	r1, r3
 80002c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002c8:	f000 fcc6 	bl	8000c58 <HAL_GPIO_Init>
}
 80002cc:	bf00      	nop
 80002ce:	3718      	adds	r7, #24
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	40021000 	.word	0x40021000

080002d8 <SystemClock_Config>:

/* --- System Clock (MSI→PLL @ 80 MHz) --- */
void SystemClock_Config(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b098      	sub	sp, #96	@ 0x60
 80002dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002de:	f107 031c 	add.w	r3, r7, #28
 80002e2:	2244      	movs	r2, #68	@ 0x44
 80002e4:	2100      	movs	r1, #0
 80002e6:	4618      	mov	r0, r3
 80002e8:	f002 f92a 	bl	8002540 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002ec:	f107 0308 	add.w	r3, r7, #8
 80002f0:	2200      	movs	r2, #0
 80002f2:	601a      	str	r2, [r3, #0]
 80002f4:	605a      	str	r2, [r3, #4]
 80002f6:	609a      	str	r2, [r3, #8]
 80002f8:	60da      	str	r2, [r3, #12]
 80002fa:	611a      	str	r2, [r3, #16]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002fc:	4b1b      	ldr	r3, [pc, #108]	@ (800036c <SystemClock_Config+0x94>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000304:	4a19      	ldr	r2, [pc, #100]	@ (800036c <SystemClock_Config+0x94>)
 8000306:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800030a:	6013      	str	r3, [r2, #0]
 800030c:	4b17      	ldr	r3, [pc, #92]	@ (800036c <SystemClock_Config+0x94>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000314:	607b      	str	r3, [r7, #4]
 8000316:	687b      	ldr	r3, [r7, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000318:	2310      	movs	r3, #16
 800031a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800031c:	2301      	movs	r3, #1
 800031e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6; // 4 MHz
 8000320:	2360      	movs	r3, #96	@ 0x60
 8000322:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000324:	2302      	movs	r3, #2
 8000326:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000328:	2301      	movs	r3, #1
 800032a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 800032c:	2301      	movs	r3, #1
 800032e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000330:	2328      	movs	r3, #40	@ 0x28
 8000332:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000334:	2302      	movs	r3, #2
 8000336:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000338:	f107 031c 	add.w	r3, r7, #28
 800033c:	4618      	mov	r0, r3
 800033e:	f000 fe43 	bl	8000fc8 <HAL_RCC_OscConfig>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8000342:	230f      	movs	r3, #15
 8000344:	60bb      	str	r3, [r7, #8]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000346:	2303      	movs	r3, #3
 8000348:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800034a:	2300      	movs	r3, #0
 800034c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800034e:	2300      	movs	r3, #0
 8000350:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000352:	2300      	movs	r3, #0
 8000354:	61bb      	str	r3, [r7, #24]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 8000356:	f107 0308 	add.w	r3, r7, #8
 800035a:	2104      	movs	r1, #4
 800035c:	4618      	mov	r0, r3
 800035e:	f001 fa0f 	bl	8001780 <HAL_RCC_ClockConfig>
}
 8000362:	bf00      	nop
 8000364:	3760      	adds	r7, #96	@ 0x60
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	40007000 	.word	0x40007000

08000370 <Error_Handler>:

void Error_Handler(void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000374:	b672      	cpsid	i
}
 8000376:	bf00      	nop
  __disable_irq();
  while (1);
 8000378:	bf00      	nop
 800037a:	e7fd      	b.n	8000378 <Error_Handler+0x8>

0800037c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800037c:	b480      	push	{r7}
 800037e:	b083      	sub	sp, #12
 8000380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000382:	4b0f      	ldr	r3, [pc, #60]	@ (80003c0 <HAL_MspInit+0x44>)
 8000384:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000386:	4a0e      	ldr	r2, [pc, #56]	@ (80003c0 <HAL_MspInit+0x44>)
 8000388:	f043 0301 	orr.w	r3, r3, #1
 800038c:	6613      	str	r3, [r2, #96]	@ 0x60
 800038e:	4b0c      	ldr	r3, [pc, #48]	@ (80003c0 <HAL_MspInit+0x44>)
 8000390:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000392:	f003 0301 	and.w	r3, r3, #1
 8000396:	607b      	str	r3, [r7, #4]
 8000398:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800039a:	4b09      	ldr	r3, [pc, #36]	@ (80003c0 <HAL_MspInit+0x44>)
 800039c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800039e:	4a08      	ldr	r2, [pc, #32]	@ (80003c0 <HAL_MspInit+0x44>)
 80003a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80003a6:	4b06      	ldr	r3, [pc, #24]	@ (80003c0 <HAL_MspInit+0x44>)
 80003a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003ae:	603b      	str	r3, [r7, #0]
 80003b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003b2:	bf00      	nop
 80003b4:	370c      	adds	r7, #12
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop
 80003c0:	40021000 	.word	0x40021000

080003c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003c8:	bf00      	nop
 80003ca:	e7fd      	b.n	80003c8 <NMI_Handler+0x4>

080003cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003d0:	bf00      	nop
 80003d2:	e7fd      	b.n	80003d0 <HardFault_Handler+0x4>

080003d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003d8:	bf00      	nop
 80003da:	e7fd      	b.n	80003d8 <MemManage_Handler+0x4>

080003dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003e0:	bf00      	nop
 80003e2:	e7fd      	b.n	80003e0 <BusFault_Handler+0x4>

080003e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003e8:	bf00      	nop
 80003ea:	e7fd      	b.n	80003e8 <UsageFault_Handler+0x4>

080003ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003f0:	bf00      	nop
 80003f2:	46bd      	mov	sp, r7
 80003f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f8:	4770      	bx	lr

080003fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003fa:	b480      	push	{r7}
 80003fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003fe:	bf00      	nop
 8000400:	46bd      	mov	sp, r7
 8000402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000406:	4770      	bx	lr

08000408 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000408:	b480      	push	{r7}
 800040a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800040c:	bf00      	nop
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr

08000416 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000416:	b580      	push	{r7, lr}
 8000418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800041a:	f000 f8af 	bl	800057c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800041e:	bf00      	nop
 8000420:	bd80      	pop	{r7, pc}
	...

08000424 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000428:	4802      	ldr	r0, [pc, #8]	@ (8000434 <SPI2_IRQHandler+0x10>)
 800042a:	f001 fb95 	bl	8001b58 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800042e:	bf00      	nop
 8000430:	bd80      	pop	{r7, pc}
 8000432:	bf00      	nop
 8000434:	200000b0 	.word	0x200000b0

08000438 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
//
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800043c:	4802      	ldr	r0, [pc, #8]	@ (8000448 <USART2_IRQHandler+0x10>)
 800043e:	f001 fcab 	bl	8001d98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
//
  /* USER CODE END USART2_IRQn 1 */
}
 8000442:	bf00      	nop
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop
 8000448:	20000028 	.word	0x20000028

0800044c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000450:	4b06      	ldr	r3, [pc, #24]	@ (800046c <SystemInit+0x20>)
 8000452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000456:	4a05      	ldr	r2, [pc, #20]	@ (800046c <SystemInit+0x20>)
 8000458:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800045c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000460:	bf00      	nop
 8000462:	46bd      	mov	sp, r7
 8000464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000468:	4770      	bx	lr
 800046a:	bf00      	nop
 800046c:	e000ed00 	.word	0xe000ed00

08000470 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000470:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80004a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000474:	f7ff ffea 	bl	800044c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000478:	480c      	ldr	r0, [pc, #48]	@ (80004ac <LoopForever+0x6>)
  ldr r1, =_edata
 800047a:	490d      	ldr	r1, [pc, #52]	@ (80004b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800047c:	4a0d      	ldr	r2, [pc, #52]	@ (80004b4 <LoopForever+0xe>)
  movs r3, #0
 800047e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000480:	e002      	b.n	8000488 <LoopCopyDataInit>

08000482 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000482:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000484:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000486:	3304      	adds	r3, #4

08000488 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000488:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800048a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800048c:	d3f9      	bcc.n	8000482 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800048e:	4a0a      	ldr	r2, [pc, #40]	@ (80004b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000490:	4c0a      	ldr	r4, [pc, #40]	@ (80004bc <LoopForever+0x16>)
  movs r3, #0
 8000492:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000494:	e001      	b.n	800049a <LoopFillZerobss>

08000496 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000496:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000498:	3204      	adds	r2, #4

0800049a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800049a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800049c:	d3fb      	bcc.n	8000496 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800049e:	f002 f857 	bl	8002550 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004a2:	f7ff fe91 	bl	80001c8 <main>

080004a6 <LoopForever>:

LoopForever:
    b LoopForever
 80004a6:	e7fe      	b.n	80004a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80004a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80004ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004b0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004b4:	080025f8 	.word	0x080025f8
  ldr r2, =_sbss
 80004b8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004bc:	2000012c 	.word	0x2000012c

080004c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004c0:	e7fe      	b.n	80004c0 <ADC1_2_IRQHandler>
	...

080004c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004ca:	2300      	movs	r3, #0
 80004cc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000500 <HAL_Init+0x3c>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	4a0b      	ldr	r2, [pc, #44]	@ (8000500 <HAL_Init+0x3c>)
 80004d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80004d8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004da:	2003      	movs	r0, #3
 80004dc:	f000 f944 	bl	8000768 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004e0:	2000      	movs	r0, #0
 80004e2:	f000 f80f 	bl	8000504 <HAL_InitTick>
 80004e6:	4603      	mov	r3, r0
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d002      	beq.n	80004f2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80004ec:	2301      	movs	r3, #1
 80004ee:	71fb      	strb	r3, [r7, #7]
 80004f0:	e001      	b.n	80004f6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80004f2:	f7ff ff43 	bl	800037c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004f6:	79fb      	ldrb	r3, [r7, #7]
}
 80004f8:	4618      	mov	r0, r3
 80004fa:	3708      	adds	r7, #8
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}
 8000500:	40022000 	.word	0x40022000

08000504 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b084      	sub	sp, #16
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800050c:	2300      	movs	r3, #0
 800050e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000510:	4b17      	ldr	r3, [pc, #92]	@ (8000570 <HAL_InitTick+0x6c>)
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	2b00      	cmp	r3, #0
 8000516:	d023      	beq.n	8000560 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000518:	4b16      	ldr	r3, [pc, #88]	@ (8000574 <HAL_InitTick+0x70>)
 800051a:	681a      	ldr	r2, [r3, #0]
 800051c:	4b14      	ldr	r3, [pc, #80]	@ (8000570 <HAL_InitTick+0x6c>)
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	4619      	mov	r1, r3
 8000522:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000526:	fbb3 f3f1 	udiv	r3, r3, r1
 800052a:	fbb2 f3f3 	udiv	r3, r2, r3
 800052e:	4618      	mov	r0, r3
 8000530:	f000 f941 	bl	80007b6 <HAL_SYSTICK_Config>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d10f      	bne.n	800055a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b0f      	cmp	r3, #15
 800053e:	d809      	bhi.n	8000554 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000540:	2200      	movs	r2, #0
 8000542:	6879      	ldr	r1, [r7, #4]
 8000544:	f04f 30ff 	mov.w	r0, #4294967295
 8000548:	f000 f919 	bl	800077e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800054c:	4a0a      	ldr	r2, [pc, #40]	@ (8000578 <HAL_InitTick+0x74>)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	6013      	str	r3, [r2, #0]
 8000552:	e007      	b.n	8000564 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000554:	2301      	movs	r3, #1
 8000556:	73fb      	strb	r3, [r7, #15]
 8000558:	e004      	b.n	8000564 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800055a:	2301      	movs	r3, #1
 800055c:	73fb      	strb	r3, [r7, #15]
 800055e:	e001      	b.n	8000564 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000560:	2301      	movs	r3, #1
 8000562:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000564:	7bfb      	ldrb	r3, [r7, #15]
}
 8000566:	4618      	mov	r0, r3
 8000568:	3710      	adds	r7, #16
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	20000008 	.word	0x20000008
 8000574:	20000000 	.word	0x20000000
 8000578:	20000004 	.word	0x20000004

0800057c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000580:	4b06      	ldr	r3, [pc, #24]	@ (800059c <HAL_IncTick+0x20>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	461a      	mov	r2, r3
 8000586:	4b06      	ldr	r3, [pc, #24]	@ (80005a0 <HAL_IncTick+0x24>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	4413      	add	r3, r2
 800058c:	4a04      	ldr	r2, [pc, #16]	@ (80005a0 <HAL_IncTick+0x24>)
 800058e:	6013      	str	r3, [r2, #0]
}
 8000590:	bf00      	nop
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	20000008 	.word	0x20000008
 80005a0:	20000128 	.word	0x20000128

080005a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  return uwTick;
 80005a8:	4b03      	ldr	r3, [pc, #12]	@ (80005b8 <HAL_GetTick+0x14>)
 80005aa:	681b      	ldr	r3, [r3, #0]
}
 80005ac:	4618      	mov	r0, r3
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	20000128 	.word	0x20000128

080005bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005c4:	f7ff ffee 	bl	80005a4 <HAL_GetTick>
 80005c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005d4:	d005      	beq.n	80005e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80005d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000600 <HAL_Delay+0x44>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	461a      	mov	r2, r3
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	4413      	add	r3, r2
 80005e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005e2:	bf00      	nop
 80005e4:	f7ff ffde 	bl	80005a4 <HAL_GetTick>
 80005e8:	4602      	mov	r2, r0
 80005ea:	68bb      	ldr	r3, [r7, #8]
 80005ec:	1ad3      	subs	r3, r2, r3
 80005ee:	68fa      	ldr	r2, [r7, #12]
 80005f0:	429a      	cmp	r2, r3
 80005f2:	d8f7      	bhi.n	80005e4 <HAL_Delay+0x28>
  {
  }
}
 80005f4:	bf00      	nop
 80005f6:	bf00      	nop
 80005f8:	3710      	adds	r7, #16
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	20000008 	.word	0x20000008

08000604 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000604:	b480      	push	{r7}
 8000606:	b085      	sub	sp, #20
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	f003 0307 	and.w	r3, r3, #7
 8000612:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000614:	4b0c      	ldr	r3, [pc, #48]	@ (8000648 <__NVIC_SetPriorityGrouping+0x44>)
 8000616:	68db      	ldr	r3, [r3, #12]
 8000618:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800061a:	68ba      	ldr	r2, [r7, #8]
 800061c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000620:	4013      	ands	r3, r2
 8000622:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000628:	68bb      	ldr	r3, [r7, #8]
 800062a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800062c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000630:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000634:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000636:	4a04      	ldr	r2, [pc, #16]	@ (8000648 <__NVIC_SetPriorityGrouping+0x44>)
 8000638:	68bb      	ldr	r3, [r7, #8]
 800063a:	60d3      	str	r3, [r2, #12]
}
 800063c:	bf00      	nop
 800063e:	3714      	adds	r7, #20
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr
 8000648:	e000ed00 	.word	0xe000ed00

0800064c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000650:	4b04      	ldr	r3, [pc, #16]	@ (8000664 <__NVIC_GetPriorityGrouping+0x18>)
 8000652:	68db      	ldr	r3, [r3, #12]
 8000654:	0a1b      	lsrs	r3, r3, #8
 8000656:	f003 0307 	and.w	r3, r3, #7
}
 800065a:	4618      	mov	r0, r3
 800065c:	46bd      	mov	sp, r7
 800065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000662:	4770      	bx	lr
 8000664:	e000ed00 	.word	0xe000ed00

08000668 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	4603      	mov	r3, r0
 8000670:	6039      	str	r1, [r7, #0]
 8000672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000678:	2b00      	cmp	r3, #0
 800067a:	db0a      	blt.n	8000692 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	b2da      	uxtb	r2, r3
 8000680:	490c      	ldr	r1, [pc, #48]	@ (80006b4 <__NVIC_SetPriority+0x4c>)
 8000682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000686:	0112      	lsls	r2, r2, #4
 8000688:	b2d2      	uxtb	r2, r2
 800068a:	440b      	add	r3, r1
 800068c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000690:	e00a      	b.n	80006a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	b2da      	uxtb	r2, r3
 8000696:	4908      	ldr	r1, [pc, #32]	@ (80006b8 <__NVIC_SetPriority+0x50>)
 8000698:	79fb      	ldrb	r3, [r7, #7]
 800069a:	f003 030f 	and.w	r3, r3, #15
 800069e:	3b04      	subs	r3, #4
 80006a0:	0112      	lsls	r2, r2, #4
 80006a2:	b2d2      	uxtb	r2, r2
 80006a4:	440b      	add	r3, r1
 80006a6:	761a      	strb	r2, [r3, #24]
}
 80006a8:	bf00      	nop
 80006aa:	370c      	adds	r7, #12
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr
 80006b4:	e000e100 	.word	0xe000e100
 80006b8:	e000ed00 	.word	0xe000ed00

080006bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006bc:	b480      	push	{r7}
 80006be:	b089      	sub	sp, #36	@ 0x24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	60f8      	str	r0, [r7, #12]
 80006c4:	60b9      	str	r1, [r7, #8]
 80006c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	f003 0307 	and.w	r3, r3, #7
 80006ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006d0:	69fb      	ldr	r3, [r7, #28]
 80006d2:	f1c3 0307 	rsb	r3, r3, #7
 80006d6:	2b04      	cmp	r3, #4
 80006d8:	bf28      	it	cs
 80006da:	2304      	movcs	r3, #4
 80006dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006de:	69fb      	ldr	r3, [r7, #28]
 80006e0:	3304      	adds	r3, #4
 80006e2:	2b06      	cmp	r3, #6
 80006e4:	d902      	bls.n	80006ec <NVIC_EncodePriority+0x30>
 80006e6:	69fb      	ldr	r3, [r7, #28]
 80006e8:	3b03      	subs	r3, #3
 80006ea:	e000      	b.n	80006ee <NVIC_EncodePriority+0x32>
 80006ec:	2300      	movs	r3, #0
 80006ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f0:	f04f 32ff 	mov.w	r2, #4294967295
 80006f4:	69bb      	ldr	r3, [r7, #24]
 80006f6:	fa02 f303 	lsl.w	r3, r2, r3
 80006fa:	43da      	mvns	r2, r3
 80006fc:	68bb      	ldr	r3, [r7, #8]
 80006fe:	401a      	ands	r2, r3
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000704:	f04f 31ff 	mov.w	r1, #4294967295
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	fa01 f303 	lsl.w	r3, r1, r3
 800070e:	43d9      	mvns	r1, r3
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000714:	4313      	orrs	r3, r2
         );
}
 8000716:	4618      	mov	r0, r3
 8000718:	3724      	adds	r7, #36	@ 0x24
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
	...

08000724 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	3b01      	subs	r3, #1
 8000730:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000734:	d301      	bcc.n	800073a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000736:	2301      	movs	r3, #1
 8000738:	e00f      	b.n	800075a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800073a:	4a0a      	ldr	r2, [pc, #40]	@ (8000764 <SysTick_Config+0x40>)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	3b01      	subs	r3, #1
 8000740:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000742:	210f      	movs	r1, #15
 8000744:	f04f 30ff 	mov.w	r0, #4294967295
 8000748:	f7ff ff8e 	bl	8000668 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800074c:	4b05      	ldr	r3, [pc, #20]	@ (8000764 <SysTick_Config+0x40>)
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000752:	4b04      	ldr	r3, [pc, #16]	@ (8000764 <SysTick_Config+0x40>)
 8000754:	2207      	movs	r2, #7
 8000756:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000758:	2300      	movs	r3, #0
}
 800075a:	4618      	mov	r0, r3
 800075c:	3708      	adds	r7, #8
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	e000e010 	.word	0xe000e010

08000768 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000770:	6878      	ldr	r0, [r7, #4]
 8000772:	f7ff ff47 	bl	8000604 <__NVIC_SetPriorityGrouping>
}
 8000776:	bf00      	nop
 8000778:	3708      	adds	r7, #8
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}

0800077e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800077e:	b580      	push	{r7, lr}
 8000780:	b086      	sub	sp, #24
 8000782:	af00      	add	r7, sp, #0
 8000784:	4603      	mov	r3, r0
 8000786:	60b9      	str	r1, [r7, #8]
 8000788:	607a      	str	r2, [r7, #4]
 800078a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800078c:	2300      	movs	r3, #0
 800078e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000790:	f7ff ff5c 	bl	800064c <__NVIC_GetPriorityGrouping>
 8000794:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000796:	687a      	ldr	r2, [r7, #4]
 8000798:	68b9      	ldr	r1, [r7, #8]
 800079a:	6978      	ldr	r0, [r7, #20]
 800079c:	f7ff ff8e 	bl	80006bc <NVIC_EncodePriority>
 80007a0:	4602      	mov	r2, r0
 80007a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007a6:	4611      	mov	r1, r2
 80007a8:	4618      	mov	r0, r3
 80007aa:	f7ff ff5d 	bl	8000668 <__NVIC_SetPriority>
}
 80007ae:	bf00      	nop
 80007b0:	3718      	adds	r7, #24
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}

080007b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007b6:	b580      	push	{r7, lr}
 80007b8:	b082      	sub	sp, #8
 80007ba:	af00      	add	r7, sp, #0
 80007bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007be:	6878      	ldr	r0, [r7, #4]
 80007c0:	f7ff ffb0 	bl	8000724 <SysTick_Config>
 80007c4:	4603      	mov	r3, r0
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80007ce:	b580      	push	{r7, lr}
 80007d0:	b082      	sub	sp, #8
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d101      	bne.n	80007e0 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80007dc:	2301      	movs	r3, #1
 80007de:	e014      	b.n	800080a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	791b      	ldrb	r3, [r3, #4]
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d105      	bne.n	80007f6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	2200      	movs	r2, #0
 80007ee:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80007f0:	6878      	ldr	r0, [r7, #4]
 80007f2:	f000 f80e 	bl	8000812 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	2202      	movs	r2, #2
 80007fa:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	2200      	movs	r2, #0
 8000800:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	2201      	movs	r2, #1
 8000806:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8000808:	2300      	movs	r3, #0
}
 800080a:	4618      	mov	r0, r3
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}

08000812 <HAL_DAC_MspInit>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_MspInit(DAC_HandleTypeDef *hdac)
{
 8000812:	b480      	push	{r7}
 8000814:	b083      	sub	sp, #12
 8000816:	af00      	add	r7, sp, #0
 8000818:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_MspInit could be implemented in the user file
   */
}
 800081a:	bf00      	nop
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr

08000826 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8000826:	b480      	push	{r7}
 8000828:	b083      	sub	sp, #12
 800082a:	af00      	add	r7, sp, #0
 800082c:	6078      	str	r0, [r7, #4]
 800082e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	795b      	ldrb	r3, [r3, #5]
 8000834:	2b01      	cmp	r3, #1
 8000836:	d101      	bne.n	800083c <HAL_DAC_Start+0x16>
 8000838:	2302      	movs	r3, #2
 800083a:	e03b      	b.n	80008b4 <HAL_DAC_Start+0x8e>
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	2201      	movs	r2, #1
 8000840:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	2202      	movs	r2, #2
 8000846:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	6819      	ldr	r1, [r3, #0]
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	f003 0310 	and.w	r3, r3, #16
 8000854:	2201      	movs	r2, #1
 8000856:	409a      	lsls	r2, r3
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	430a      	orrs	r2, r1
 800085e:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d10f      	bne.n	8000886 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8000870:	2b04      	cmp	r3, #4
 8000872:	d118      	bne.n	80008a6 <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	685a      	ldr	r2, [r3, #4]
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	f042 0201 	orr.w	r2, r2, #1
 8000882:	605a      	str	r2, [r3, #4]
 8000884:	e00f      	b.n	80008a6 <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8000890:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8000894:	d107      	bne.n	80008a6 <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	685a      	ldr	r2, [r3, #4]
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f042 0202 	orr.w	r2, r2, #2
 80008a4:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	2201      	movs	r2, #1
 80008aa:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2200      	movs	r2, #0
 80008b0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80008b2:	2300      	movs	r3, #0
}
 80008b4:	4618      	mov	r0, r3
 80008b6:	370c      	adds	r7, #12
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr

080008c0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b087      	sub	sp, #28
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	60f8      	str	r0, [r7, #12]
 80008c8:	60b9      	str	r1, [r7, #8]
 80008ca:	607a      	str	r2, [r7, #4]
 80008cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d105      	bne.n	80008ea <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80008de:	697a      	ldr	r2, [r7, #20]
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4413      	add	r3, r2
 80008e4:	3308      	adds	r3, #8
 80008e6:	617b      	str	r3, [r7, #20]
 80008e8:	e004      	b.n	80008f4 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80008ea:	697a      	ldr	r2, [r7, #20]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	4413      	add	r3, r2
 80008f0:	3314      	adds	r3, #20
 80008f2:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	461a      	mov	r2, r3
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80008fc:	2300      	movs	r3, #0
}
 80008fe:	4618      	mov	r0, r3
 8000900:	371c      	adds	r7, #28
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr

0800090a <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800090a:	b580      	push	{r7, lr}
 800090c:	b088      	sub	sp, #32
 800090e:	af00      	add	r7, sp, #0
 8000910:	60f8      	str	r0, [r7, #12]
 8000912:	60b9      	str	r1, [r7, #8]
 8000914:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8000916:	2300      	movs	r3, #0
 8000918:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	795b      	ldrb	r3, [r3, #5]
 800091e:	2b01      	cmp	r3, #1
 8000920:	d101      	bne.n	8000926 <HAL_DAC_ConfigChannel+0x1c>
 8000922:	2302      	movs	r3, #2
 8000924:	e114      	b.n	8000b50 <HAL_DAC_ConfigChannel+0x246>
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	2201      	movs	r2, #1
 800092a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	2202      	movs	r2, #2
 8000930:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8000932:	68bb      	ldr	r3, [r7, #8]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	2b04      	cmp	r3, #4
 8000938:	f040 8081 	bne.w	8000a3e <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800093c:	f7ff fe32 	bl	80005a4 <HAL_GetTick>
 8000940:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	2b00      	cmp	r3, #0
 8000946:	d140      	bne.n	80009ca <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8000948:	e018      	b.n	800097c <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800094a:	f7ff fe2b 	bl	80005a4 <HAL_GetTick>
 800094e:	4602      	mov	r2, r0
 8000950:	69fb      	ldr	r3, [r7, #28]
 8000952:	1ad3      	subs	r3, r2, r3
 8000954:	2b01      	cmp	r3, #1
 8000956:	d911      	bls.n	800097c <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800095e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000962:	2b00      	cmp	r3, #0
 8000964:	d00a      	beq.n	800097c <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	691b      	ldr	r3, [r3, #16]
 800096a:	f043 0208 	orr.w	r2, r3, #8
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	2203      	movs	r2, #3
 8000976:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8000978:	2303      	movs	r3, #3
 800097a:	e0e9      	b.n	8000b50 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000982:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000986:	2b00      	cmp	r3, #0
 8000988:	d1df      	bne.n	800094a <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 800098a:	2001      	movs	r0, #1
 800098c:	f7ff fe16 	bl	80005bc <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	68ba      	ldr	r2, [r7, #8]
 8000996:	6992      	ldr	r2, [r2, #24]
 8000998:	641a      	str	r2, [r3, #64]	@ 0x40
 800099a:	e023      	b.n	80009e4 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800099c:	f7ff fe02 	bl	80005a4 <HAL_GetTick>
 80009a0:	4602      	mov	r2, r0
 80009a2:	69fb      	ldr	r3, [r7, #28]
 80009a4:	1ad3      	subs	r3, r2, r3
 80009a6:	2b01      	cmp	r3, #1
 80009a8:	d90f      	bls.n	80009ca <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	da0a      	bge.n	80009ca <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	691b      	ldr	r3, [r3, #16]
 80009b8:	f043 0208 	orr.w	r2, r3, #8
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	2203      	movs	r2, #3
 80009c4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80009c6:	2303      	movs	r3, #3
 80009c8:	e0c2      	b.n	8000b50 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	dbe3      	blt.n	800099c <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 80009d4:	2001      	movs	r0, #1
 80009d6:	f7ff fdf1 	bl	80005bc <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	68ba      	ldr	r2, [r7, #8]
 80009e0:	6992      	ldr	r2, [r2, #24]
 80009e2:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	f003 0310 	and.w	r3, r3, #16
 80009f0:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80009f4:	fa01 f303 	lsl.w	r3, r1, r3
 80009f8:	43db      	mvns	r3, r3
 80009fa:	ea02 0103 	and.w	r1, r2, r3
 80009fe:	68bb      	ldr	r3, [r7, #8]
 8000a00:	69da      	ldr	r2, [r3, #28]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	f003 0310 	and.w	r3, r3, #16
 8000a08:	409a      	lsls	r2, r3
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	430a      	orrs	r2, r1
 8000a10:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	f003 0310 	and.w	r3, r3, #16
 8000a1e:	21ff      	movs	r1, #255	@ 0xff
 8000a20:	fa01 f303 	lsl.w	r3, r1, r3
 8000a24:	43db      	mvns	r3, r3
 8000a26:	ea02 0103 	and.w	r1, r2, r3
 8000a2a:	68bb      	ldr	r3, [r7, #8]
 8000a2c:	6a1a      	ldr	r2, [r3, #32]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	f003 0310 	and.w	r3, r3, #16
 8000a34:	409a      	lsls	r2, r3
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	430a      	orrs	r2, r1
 8000a3c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8000a3e:	68bb      	ldr	r3, [r7, #8]
 8000a40:	691b      	ldr	r3, [r3, #16]
 8000a42:	2b01      	cmp	r3, #1
 8000a44:	d11d      	bne.n	8000a82 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a4c:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	f003 0310 	and.w	r3, r3, #16
 8000a54:	221f      	movs	r2, #31
 8000a56:	fa02 f303 	lsl.w	r3, r2, r3
 8000a5a:	43db      	mvns	r3, r3
 8000a5c:	69ba      	ldr	r2, [r7, #24]
 8000a5e:	4013      	ands	r3, r2
 8000a60:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	695b      	ldr	r3, [r3, #20]
 8000a66:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	f003 0310 	and.w	r3, r3, #16
 8000a6e:	697a      	ldr	r2, [r7, #20]
 8000a70:	fa02 f303 	lsl.w	r3, r2, r3
 8000a74:	69ba      	ldr	r2, [r7, #24]
 8000a76:	4313      	orrs	r3, r2
 8000a78:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	69ba      	ldr	r2, [r7, #24]
 8000a80:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000a88:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	f003 0310 	and.w	r3, r3, #16
 8000a90:	2207      	movs	r2, #7
 8000a92:	fa02 f303 	lsl.w	r3, r2, r3
 8000a96:	43db      	mvns	r3, r3
 8000a98:	69ba      	ldr	r2, [r7, #24]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8000a9e:	68bb      	ldr	r3, [r7, #8]
 8000aa0:	681a      	ldr	r2, [r3, #0]
 8000aa2:	68bb      	ldr	r3, [r7, #8]
 8000aa4:	689b      	ldr	r3, [r3, #8]
 8000aa6:	431a      	orrs	r2, r3
 8000aa8:	68bb      	ldr	r3, [r7, #8]
 8000aaa:	68db      	ldr	r3, [r3, #12]
 8000aac:	4313      	orrs	r3, r2
 8000aae:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	f003 0310 	and.w	r3, r3, #16
 8000ab6:	697a      	ldr	r2, [r7, #20]
 8000ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8000abc:	69ba      	ldr	r2, [r7, #24]
 8000abe:	4313      	orrs	r3, r2
 8000ac0:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	69ba      	ldr	r2, [r7, #24]
 8000ac8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	6819      	ldr	r1, [r3, #0]
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	f003 0310 	and.w	r3, r3, #16
 8000ad6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ada:	fa02 f303 	lsl.w	r3, r2, r3
 8000ade:	43da      	mvns	r2, r3
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	400a      	ands	r2, r1
 8000ae6:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	f003 0310 	and.w	r3, r3, #16
 8000af6:	f640 72fc 	movw	r2, #4092	@ 0xffc
 8000afa:	fa02 f303 	lsl.w	r3, r2, r3
 8000afe:	43db      	mvns	r3, r3
 8000b00:	69ba      	ldr	r2, [r7, #24]
 8000b02:	4013      	ands	r3, r2
 8000b04:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8000b06:	68bb      	ldr	r3, [r7, #8]
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	f003 0310 	and.w	r3, r3, #16
 8000b12:	697a      	ldr	r2, [r7, #20]
 8000b14:	fa02 f303 	lsl.w	r3, r2, r3
 8000b18:	69ba      	ldr	r2, [r7, #24]
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	69ba      	ldr	r2, [r7, #24]
 8000b24:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	6819      	ldr	r1, [r3, #0]
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	f003 0310 	and.w	r3, r3, #16
 8000b32:	22c0      	movs	r2, #192	@ 0xc0
 8000b34:	fa02 f303 	lsl.w	r3, r2, r3
 8000b38:	43da      	mvns	r2, r3
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	400a      	ands	r2, r1
 8000b40:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	2201      	movs	r2, #1
 8000b46:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8000b4e:	2300      	movs	r3, #0
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3720      	adds	r7, #32
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b60:	2300      	movs	r3, #0
 8000b62:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	2b02      	cmp	r3, #2
 8000b6e:	d008      	beq.n	8000b82 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2204      	movs	r2, #4
 8000b74:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	e022      	b.n	8000bc8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	681a      	ldr	r2, [r3, #0]
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	f022 020e 	bic.w	r2, r2, #14
 8000b90:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	681a      	ldr	r2, [r3, #0]
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f022 0201 	bic.w	r2, r2, #1
 8000ba0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ba6:	f003 021c 	and.w	r2, r3, #28
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bae:	2101      	movs	r1, #1
 8000bb0:	fa01 f202 	lsl.w	r2, r1, r2
 8000bb4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	2201      	movs	r2, #1
 8000bba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8000bc6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3714      	adds	r7, #20
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	2b02      	cmp	r3, #2
 8000bea:	d005      	beq.n	8000bf8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	2204      	movs	r2, #4
 8000bf0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	73fb      	strb	r3, [r7, #15]
 8000bf6:	e029      	b.n	8000c4c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	681a      	ldr	r2, [r3, #0]
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f022 020e 	bic.w	r2, r2, #14
 8000c06:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f022 0201 	bic.w	r2, r2, #1
 8000c16:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c1c:	f003 021c 	and.w	r2, r3, #28
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c24:	2101      	movs	r1, #1
 8000c26:	fa01 f202 	lsl.w	r2, r1, r2
 8000c2a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2201      	movs	r2, #1
 8000c30:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2200      	movs	r2, #0
 8000c38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d003      	beq.n	8000c4c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c48:	6878      	ldr	r0, [r7, #4]
 8000c4a:	4798      	blx	r3
    }
  }
  return status;
 8000c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3710      	adds	r7, #16
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
	...

08000c58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b087      	sub	sp, #28
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c62:	2300      	movs	r3, #0
 8000c64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c66:	e17f      	b.n	8000f68 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	2101      	movs	r1, #1
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	fa01 f303 	lsl.w	r3, r1, r3
 8000c74:	4013      	ands	r3, r2
 8000c76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	f000 8171 	beq.w	8000f62 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	f003 0303 	and.w	r3, r3, #3
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	d005      	beq.n	8000c98 <HAL_GPIO_Init+0x40>
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	685b      	ldr	r3, [r3, #4]
 8000c90:	f003 0303 	and.w	r3, r3, #3
 8000c94:	2b02      	cmp	r3, #2
 8000c96:	d130      	bne.n	8000cfa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	689b      	ldr	r3, [r3, #8]
 8000c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	005b      	lsls	r3, r3, #1
 8000ca2:	2203      	movs	r2, #3
 8000ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca8:	43db      	mvns	r3, r3
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	4013      	ands	r3, r2
 8000cae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	68da      	ldr	r2, [r3, #12]
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	005b      	lsls	r3, r3, #1
 8000cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbc:	693a      	ldr	r2, [r7, #16]
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	693a      	ldr	r2, [r7, #16]
 8000cc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000cce:	2201      	movs	r2, #1
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd6:	43db      	mvns	r3, r3
 8000cd8:	693a      	ldr	r2, [r7, #16]
 8000cda:	4013      	ands	r3, r2
 8000cdc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	091b      	lsrs	r3, r3, #4
 8000ce4:	f003 0201 	and.w	r2, r3, #1
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	fa02 f303 	lsl.w	r3, r2, r3
 8000cee:	693a      	ldr	r2, [r7, #16]
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	f003 0303 	and.w	r3, r3, #3
 8000d02:	2b03      	cmp	r3, #3
 8000d04:	d118      	bne.n	8000d38 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	fa02 f303 	lsl.w	r3, r2, r3
 8000d14:	43db      	mvns	r3, r3
 8000d16:	693a      	ldr	r2, [r7, #16]
 8000d18:	4013      	ands	r3, r2
 8000d1a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	08db      	lsrs	r3, r3, #3
 8000d22:	f003 0201 	and.w	r2, r3, #1
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	693a      	ldr	r2, [r7, #16]
 8000d36:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	f003 0303 	and.w	r3, r3, #3
 8000d40:	2b03      	cmp	r3, #3
 8000d42:	d017      	beq.n	8000d74 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	68db      	ldr	r3, [r3, #12]
 8000d48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	005b      	lsls	r3, r3, #1
 8000d4e:	2203      	movs	r2, #3
 8000d50:	fa02 f303 	lsl.w	r3, r2, r3
 8000d54:	43db      	mvns	r3, r3
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	4013      	ands	r3, r2
 8000d5a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	689a      	ldr	r2, [r3, #8]
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	fa02 f303 	lsl.w	r3, r2, r3
 8000d68:	693a      	ldr	r2, [r7, #16]
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	693a      	ldr	r2, [r7, #16]
 8000d72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	f003 0303 	and.w	r3, r3, #3
 8000d7c:	2b02      	cmp	r3, #2
 8000d7e:	d123      	bne.n	8000dc8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	08da      	lsrs	r2, r3, #3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3208      	adds	r2, #8
 8000d88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	f003 0307 	and.w	r3, r3, #7
 8000d94:	009b      	lsls	r3, r3, #2
 8000d96:	220f      	movs	r2, #15
 8000d98:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9c:	43db      	mvns	r3, r3
 8000d9e:	693a      	ldr	r2, [r7, #16]
 8000da0:	4013      	ands	r3, r2
 8000da2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	691a      	ldr	r2, [r3, #16]
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	f003 0307 	and.w	r3, r3, #7
 8000dae:	009b      	lsls	r3, r3, #2
 8000db0:	fa02 f303 	lsl.w	r3, r2, r3
 8000db4:	693a      	ldr	r2, [r7, #16]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	08da      	lsrs	r2, r3, #3
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	3208      	adds	r2, #8
 8000dc2:	6939      	ldr	r1, [r7, #16]
 8000dc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	2203      	movs	r2, #3
 8000dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd8:	43db      	mvns	r3, r3
 8000dda:	693a      	ldr	r2, [r7, #16]
 8000ddc:	4013      	ands	r3, r2
 8000dde:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	f003 0203 	and.w	r2, r3, #3
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	fa02 f303 	lsl.w	r3, r2, r3
 8000df0:	693a      	ldr	r2, [r7, #16]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	693a      	ldr	r2, [r7, #16]
 8000dfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	f000 80ac 	beq.w	8000f62 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e0a:	4b5f      	ldr	r3, [pc, #380]	@ (8000f88 <HAL_GPIO_Init+0x330>)
 8000e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e0e:	4a5e      	ldr	r2, [pc, #376]	@ (8000f88 <HAL_GPIO_Init+0x330>)
 8000e10:	f043 0301 	orr.w	r3, r3, #1
 8000e14:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e16:	4b5c      	ldr	r3, [pc, #368]	@ (8000f88 <HAL_GPIO_Init+0x330>)
 8000e18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e1a:	f003 0301 	and.w	r3, r3, #1
 8000e1e:	60bb      	str	r3, [r7, #8]
 8000e20:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e22:	4a5a      	ldr	r2, [pc, #360]	@ (8000f8c <HAL_GPIO_Init+0x334>)
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	089b      	lsrs	r3, r3, #2
 8000e28:	3302      	adds	r3, #2
 8000e2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	f003 0303 	and.w	r3, r3, #3
 8000e36:	009b      	lsls	r3, r3, #2
 8000e38:	220f      	movs	r2, #15
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	43db      	mvns	r3, r3
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	4013      	ands	r3, r2
 8000e44:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000e4c:	d025      	beq.n	8000e9a <HAL_GPIO_Init+0x242>
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	4a4f      	ldr	r2, [pc, #316]	@ (8000f90 <HAL_GPIO_Init+0x338>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d01f      	beq.n	8000e96 <HAL_GPIO_Init+0x23e>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4a4e      	ldr	r2, [pc, #312]	@ (8000f94 <HAL_GPIO_Init+0x33c>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d019      	beq.n	8000e92 <HAL_GPIO_Init+0x23a>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4a4d      	ldr	r2, [pc, #308]	@ (8000f98 <HAL_GPIO_Init+0x340>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d013      	beq.n	8000e8e <HAL_GPIO_Init+0x236>
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	4a4c      	ldr	r2, [pc, #304]	@ (8000f9c <HAL_GPIO_Init+0x344>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d00d      	beq.n	8000e8a <HAL_GPIO_Init+0x232>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4a4b      	ldr	r2, [pc, #300]	@ (8000fa0 <HAL_GPIO_Init+0x348>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d007      	beq.n	8000e86 <HAL_GPIO_Init+0x22e>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	4a4a      	ldr	r2, [pc, #296]	@ (8000fa4 <HAL_GPIO_Init+0x34c>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d101      	bne.n	8000e82 <HAL_GPIO_Init+0x22a>
 8000e7e:	2306      	movs	r3, #6
 8000e80:	e00c      	b.n	8000e9c <HAL_GPIO_Init+0x244>
 8000e82:	2307      	movs	r3, #7
 8000e84:	e00a      	b.n	8000e9c <HAL_GPIO_Init+0x244>
 8000e86:	2305      	movs	r3, #5
 8000e88:	e008      	b.n	8000e9c <HAL_GPIO_Init+0x244>
 8000e8a:	2304      	movs	r3, #4
 8000e8c:	e006      	b.n	8000e9c <HAL_GPIO_Init+0x244>
 8000e8e:	2303      	movs	r3, #3
 8000e90:	e004      	b.n	8000e9c <HAL_GPIO_Init+0x244>
 8000e92:	2302      	movs	r3, #2
 8000e94:	e002      	b.n	8000e9c <HAL_GPIO_Init+0x244>
 8000e96:	2301      	movs	r3, #1
 8000e98:	e000      	b.n	8000e9c <HAL_GPIO_Init+0x244>
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	697a      	ldr	r2, [r7, #20]
 8000e9e:	f002 0203 	and.w	r2, r2, #3
 8000ea2:	0092      	lsls	r2, r2, #2
 8000ea4:	4093      	lsls	r3, r2
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000eac:	4937      	ldr	r1, [pc, #220]	@ (8000f8c <HAL_GPIO_Init+0x334>)
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	089b      	lsrs	r3, r3, #2
 8000eb2:	3302      	adds	r3, #2
 8000eb4:	693a      	ldr	r2, [r7, #16]
 8000eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000eba:	4b3b      	ldr	r3, [pc, #236]	@ (8000fa8 <HAL_GPIO_Init+0x350>)
 8000ebc:	689b      	ldr	r3, [r3, #8]
 8000ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	43db      	mvns	r3, r3
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d003      	beq.n	8000ede <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000ede:	4a32      	ldr	r2, [pc, #200]	@ (8000fa8 <HAL_GPIO_Init+0x350>)
 8000ee0:	693b      	ldr	r3, [r7, #16]
 8000ee2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000ee4:	4b30      	ldr	r3, [pc, #192]	@ (8000fa8 <HAL_GPIO_Init+0x350>)
 8000ee6:	68db      	ldr	r3, [r3, #12]
 8000ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	43db      	mvns	r3, r3
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d003      	beq.n	8000f08 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000f00:	693a      	ldr	r2, [r7, #16]
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	4313      	orrs	r3, r2
 8000f06:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000f08:	4a27      	ldr	r2, [pc, #156]	@ (8000fa8 <HAL_GPIO_Init+0x350>)
 8000f0a:	693b      	ldr	r3, [r7, #16]
 8000f0c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000f0e:	4b26      	ldr	r3, [pc, #152]	@ (8000fa8 <HAL_GPIO_Init+0x350>)
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	43db      	mvns	r3, r3
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d003      	beq.n	8000f32 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000f32:	4a1d      	ldr	r2, [pc, #116]	@ (8000fa8 <HAL_GPIO_Init+0x350>)
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000f38:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa8 <HAL_GPIO_Init+0x350>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	43db      	mvns	r3, r3
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	4013      	ands	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d003      	beq.n	8000f5c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000f54:	693a      	ldr	r2, [r7, #16]
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000f5c:	4a12      	ldr	r2, [pc, #72]	@ (8000fa8 <HAL_GPIO_Init+0x350>)
 8000f5e:	693b      	ldr	r3, [r7, #16]
 8000f60:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	3301      	adds	r3, #1
 8000f66:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	f47f ae78 	bne.w	8000c68 <HAL_GPIO_Init+0x10>
  }
}
 8000f78:	bf00      	nop
 8000f7a:	bf00      	nop
 8000f7c:	371c      	adds	r7, #28
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	40010000 	.word	0x40010000
 8000f90:	48000400 	.word	0x48000400
 8000f94:	48000800 	.word	0x48000800
 8000f98:	48000c00 	.word	0x48000c00
 8000f9c:	48001000 	.word	0x48001000
 8000fa0:	48001400 	.word	0x48001400
 8000fa4:	48001800 	.word	0x48001800
 8000fa8:	40010400 	.word	0x40010400

08000fac <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000fb0:	4b04      	ldr	r3, [pc, #16]	@ (8000fc4 <HAL_PWREx_GetVoltageRange+0x18>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	40007000 	.word	0x40007000

08000fc8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b088      	sub	sp, #32
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d101      	bne.n	8000fda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e3ca      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000fda:	4b97      	ldr	r3, [pc, #604]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	f003 030c 	and.w	r3, r3, #12
 8000fe2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000fe4:	4b94      	ldr	r3, [pc, #592]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	f003 0303 	and.w	r3, r3, #3
 8000fec:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f003 0310 	and.w	r3, r3, #16
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	f000 80e4 	beq.w	80011c4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000ffc:	69bb      	ldr	r3, [r7, #24]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d007      	beq.n	8001012 <HAL_RCC_OscConfig+0x4a>
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	2b0c      	cmp	r3, #12
 8001006:	f040 808b 	bne.w	8001120 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	2b01      	cmp	r3, #1
 800100e:	f040 8087 	bne.w	8001120 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001012:	4b89      	ldr	r3, [pc, #548]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f003 0302 	and.w	r3, r3, #2
 800101a:	2b00      	cmp	r3, #0
 800101c:	d005      	beq.n	800102a <HAL_RCC_OscConfig+0x62>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	699b      	ldr	r3, [r3, #24]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d101      	bne.n	800102a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
 8001028:	e3a2      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6a1a      	ldr	r2, [r3, #32]
 800102e:	4b82      	ldr	r3, [pc, #520]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f003 0308 	and.w	r3, r3, #8
 8001036:	2b00      	cmp	r3, #0
 8001038:	d004      	beq.n	8001044 <HAL_RCC_OscConfig+0x7c>
 800103a:	4b7f      	ldr	r3, [pc, #508]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001042:	e005      	b.n	8001050 <HAL_RCC_OscConfig+0x88>
 8001044:	4b7c      	ldr	r3, [pc, #496]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8001046:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800104a:	091b      	lsrs	r3, r3, #4
 800104c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001050:	4293      	cmp	r3, r2
 8001052:	d223      	bcs.n	800109c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6a1b      	ldr	r3, [r3, #32]
 8001058:	4618      	mov	r0, r3
 800105a:	f000 fd1d 	bl	8001a98 <RCC_SetFlashLatencyFromMSIRange>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001064:	2301      	movs	r3, #1
 8001066:	e383      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001068:	4b73      	ldr	r3, [pc, #460]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a72      	ldr	r2, [pc, #456]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 800106e:	f043 0308 	orr.w	r3, r3, #8
 8001072:	6013      	str	r3, [r2, #0]
 8001074:	4b70      	ldr	r3, [pc, #448]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6a1b      	ldr	r3, [r3, #32]
 8001080:	496d      	ldr	r1, [pc, #436]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8001082:	4313      	orrs	r3, r2
 8001084:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001086:	4b6c      	ldr	r3, [pc, #432]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	69db      	ldr	r3, [r3, #28]
 8001092:	021b      	lsls	r3, r3, #8
 8001094:	4968      	ldr	r1, [pc, #416]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8001096:	4313      	orrs	r3, r2
 8001098:	604b      	str	r3, [r1, #4]
 800109a:	e025      	b.n	80010e8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800109c:	4b66      	ldr	r3, [pc, #408]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a65      	ldr	r2, [pc, #404]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 80010a2:	f043 0308 	orr.w	r3, r3, #8
 80010a6:	6013      	str	r3, [r2, #0]
 80010a8:	4b63      	ldr	r3, [pc, #396]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6a1b      	ldr	r3, [r3, #32]
 80010b4:	4960      	ldr	r1, [pc, #384]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 80010b6:	4313      	orrs	r3, r2
 80010b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010ba:	4b5f      	ldr	r3, [pc, #380]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	69db      	ldr	r3, [r3, #28]
 80010c6:	021b      	lsls	r3, r3, #8
 80010c8:	495b      	ldr	r1, [pc, #364]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 80010ca:	4313      	orrs	r3, r2
 80010cc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80010ce:	69bb      	ldr	r3, [r7, #24]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d109      	bne.n	80010e8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6a1b      	ldr	r3, [r3, #32]
 80010d8:	4618      	mov	r0, r3
 80010da:	f000 fcdd 	bl	8001a98 <RCC_SetFlashLatencyFromMSIRange>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e343      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80010e8:	f000 fc4a 	bl	8001980 <HAL_RCC_GetSysClockFreq>
 80010ec:	4602      	mov	r2, r0
 80010ee:	4b52      	ldr	r3, [pc, #328]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	091b      	lsrs	r3, r3, #4
 80010f4:	f003 030f 	and.w	r3, r3, #15
 80010f8:	4950      	ldr	r1, [pc, #320]	@ (800123c <HAL_RCC_OscConfig+0x274>)
 80010fa:	5ccb      	ldrb	r3, [r1, r3]
 80010fc:	f003 031f 	and.w	r3, r3, #31
 8001100:	fa22 f303 	lsr.w	r3, r2, r3
 8001104:	4a4e      	ldr	r2, [pc, #312]	@ (8001240 <HAL_RCC_OscConfig+0x278>)
 8001106:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001108:	4b4e      	ldr	r3, [pc, #312]	@ (8001244 <HAL_RCC_OscConfig+0x27c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff f9f9 	bl	8000504 <HAL_InitTick>
 8001112:	4603      	mov	r3, r0
 8001114:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001116:	7bfb      	ldrb	r3, [r7, #15]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d052      	beq.n	80011c2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800111c:	7bfb      	ldrb	r3, [r7, #15]
 800111e:	e327      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d032      	beq.n	800118e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001128:	4b43      	ldr	r3, [pc, #268]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a42      	ldr	r2, [pc, #264]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 800112e:	f043 0301 	orr.w	r3, r3, #1
 8001132:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001134:	f7ff fa36 	bl	80005a4 <HAL_GetTick>
 8001138:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800113a:	e008      	b.n	800114e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800113c:	f7ff fa32 	bl	80005a4 <HAL_GetTick>
 8001140:	4602      	mov	r2, r0
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	2b02      	cmp	r3, #2
 8001148:	d901      	bls.n	800114e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800114a:	2303      	movs	r3, #3
 800114c:	e310      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800114e:	4b3a      	ldr	r3, [pc, #232]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f003 0302 	and.w	r3, r3, #2
 8001156:	2b00      	cmp	r3, #0
 8001158:	d0f0      	beq.n	800113c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800115a:	4b37      	ldr	r3, [pc, #220]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4a36      	ldr	r2, [pc, #216]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8001160:	f043 0308 	orr.w	r3, r3, #8
 8001164:	6013      	str	r3, [r2, #0]
 8001166:	4b34      	ldr	r3, [pc, #208]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6a1b      	ldr	r3, [r3, #32]
 8001172:	4931      	ldr	r1, [pc, #196]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8001174:	4313      	orrs	r3, r2
 8001176:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001178:	4b2f      	ldr	r3, [pc, #188]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	69db      	ldr	r3, [r3, #28]
 8001184:	021b      	lsls	r3, r3, #8
 8001186:	492c      	ldr	r1, [pc, #176]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8001188:	4313      	orrs	r3, r2
 800118a:	604b      	str	r3, [r1, #4]
 800118c:	e01a      	b.n	80011c4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800118e:	4b2a      	ldr	r3, [pc, #168]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a29      	ldr	r2, [pc, #164]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8001194:	f023 0301 	bic.w	r3, r3, #1
 8001198:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800119a:	f7ff fa03 	bl	80005a4 <HAL_GetTick>
 800119e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80011a0:	e008      	b.n	80011b4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011a2:	f7ff f9ff 	bl	80005a4 <HAL_GetTick>
 80011a6:	4602      	mov	r2, r0
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	1ad3      	subs	r3, r2, r3
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	d901      	bls.n	80011b4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80011b0:	2303      	movs	r3, #3
 80011b2:	e2dd      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80011b4:	4b20      	ldr	r3, [pc, #128]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 0302 	and.w	r3, r3, #2
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d1f0      	bne.n	80011a2 <HAL_RCC_OscConfig+0x1da>
 80011c0:	e000      	b.n	80011c4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80011c2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f003 0301 	and.w	r3, r3, #1
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d074      	beq.n	80012ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	2b08      	cmp	r3, #8
 80011d4:	d005      	beq.n	80011e2 <HAL_RCC_OscConfig+0x21a>
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	2b0c      	cmp	r3, #12
 80011da:	d10e      	bne.n	80011fa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	2b03      	cmp	r3, #3
 80011e0:	d10b      	bne.n	80011fa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011e2:	4b15      	ldr	r3, [pc, #84]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d064      	beq.n	80012b8 <HAL_RCC_OscConfig+0x2f0>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d160      	bne.n	80012b8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e2ba      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001202:	d106      	bne.n	8001212 <HAL_RCC_OscConfig+0x24a>
 8001204:	4b0c      	ldr	r3, [pc, #48]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a0b      	ldr	r2, [pc, #44]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 800120a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800120e:	6013      	str	r3, [r2, #0]
 8001210:	e026      	b.n	8001260 <HAL_RCC_OscConfig+0x298>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800121a:	d115      	bne.n	8001248 <HAL_RCC_OscConfig+0x280>
 800121c:	4b06      	ldr	r3, [pc, #24]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a05      	ldr	r2, [pc, #20]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 8001222:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001226:	6013      	str	r3, [r2, #0]
 8001228:	4b03      	ldr	r3, [pc, #12]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a02      	ldr	r2, [pc, #8]	@ (8001238 <HAL_RCC_OscConfig+0x270>)
 800122e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001232:	6013      	str	r3, [r2, #0]
 8001234:	e014      	b.n	8001260 <HAL_RCC_OscConfig+0x298>
 8001236:	bf00      	nop
 8001238:	40021000 	.word	0x40021000
 800123c:	080025b0 	.word	0x080025b0
 8001240:	20000000 	.word	0x20000000
 8001244:	20000004 	.word	0x20000004
 8001248:	4ba0      	ldr	r3, [pc, #640]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a9f      	ldr	r2, [pc, #636]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 800124e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001252:	6013      	str	r3, [r2, #0]
 8001254:	4b9d      	ldr	r3, [pc, #628]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a9c      	ldr	r2, [pc, #624]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 800125a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800125e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d013      	beq.n	8001290 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001268:	f7ff f99c 	bl	80005a4 <HAL_GetTick>
 800126c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800126e:	e008      	b.n	8001282 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001270:	f7ff f998 	bl	80005a4 <HAL_GetTick>
 8001274:	4602      	mov	r2, r0
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	2b64      	cmp	r3, #100	@ 0x64
 800127c:	d901      	bls.n	8001282 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800127e:	2303      	movs	r3, #3
 8001280:	e276      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001282:	4b92      	ldr	r3, [pc, #584]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d0f0      	beq.n	8001270 <HAL_RCC_OscConfig+0x2a8>
 800128e:	e014      	b.n	80012ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001290:	f7ff f988 	bl	80005a4 <HAL_GetTick>
 8001294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001296:	e008      	b.n	80012aa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001298:	f7ff f984 	bl	80005a4 <HAL_GetTick>
 800129c:	4602      	mov	r2, r0
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	2b64      	cmp	r3, #100	@ 0x64
 80012a4:	d901      	bls.n	80012aa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80012a6:	2303      	movs	r3, #3
 80012a8:	e262      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012aa:	4b88      	ldr	r3, [pc, #544]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d1f0      	bne.n	8001298 <HAL_RCC_OscConfig+0x2d0>
 80012b6:	e000      	b.n	80012ba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d060      	beq.n	8001388 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80012c6:	69bb      	ldr	r3, [r7, #24]
 80012c8:	2b04      	cmp	r3, #4
 80012ca:	d005      	beq.n	80012d8 <HAL_RCC_OscConfig+0x310>
 80012cc:	69bb      	ldr	r3, [r7, #24]
 80012ce:	2b0c      	cmp	r3, #12
 80012d0:	d119      	bne.n	8001306 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d116      	bne.n	8001306 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012d8:	4b7c      	ldr	r3, [pc, #496]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d005      	beq.n	80012f0 <HAL_RCC_OscConfig+0x328>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d101      	bne.n	80012f0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80012ec:	2301      	movs	r3, #1
 80012ee:	e23f      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012f0:	4b76      	ldr	r3, [pc, #472]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	691b      	ldr	r3, [r3, #16]
 80012fc:	061b      	lsls	r3, r3, #24
 80012fe:	4973      	ldr	r1, [pc, #460]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 8001300:	4313      	orrs	r3, r2
 8001302:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001304:	e040      	b.n	8001388 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	68db      	ldr	r3, [r3, #12]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d023      	beq.n	8001356 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800130e:	4b6f      	ldr	r3, [pc, #444]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a6e      	ldr	r2, [pc, #440]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 8001314:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001318:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800131a:	f7ff f943 	bl	80005a4 <HAL_GetTick>
 800131e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001320:	e008      	b.n	8001334 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001322:	f7ff f93f 	bl	80005a4 <HAL_GetTick>
 8001326:	4602      	mov	r2, r0
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	1ad3      	subs	r3, r2, r3
 800132c:	2b02      	cmp	r3, #2
 800132e:	d901      	bls.n	8001334 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001330:	2303      	movs	r3, #3
 8001332:	e21d      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001334:	4b65      	ldr	r3, [pc, #404]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800133c:	2b00      	cmp	r3, #0
 800133e:	d0f0      	beq.n	8001322 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001340:	4b62      	ldr	r3, [pc, #392]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	691b      	ldr	r3, [r3, #16]
 800134c:	061b      	lsls	r3, r3, #24
 800134e:	495f      	ldr	r1, [pc, #380]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 8001350:	4313      	orrs	r3, r2
 8001352:	604b      	str	r3, [r1, #4]
 8001354:	e018      	b.n	8001388 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001356:	4b5d      	ldr	r3, [pc, #372]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a5c      	ldr	r2, [pc, #368]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 800135c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001360:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001362:	f7ff f91f 	bl	80005a4 <HAL_GetTick>
 8001366:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001368:	e008      	b.n	800137c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800136a:	f7ff f91b 	bl	80005a4 <HAL_GetTick>
 800136e:	4602      	mov	r2, r0
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	2b02      	cmp	r3, #2
 8001376:	d901      	bls.n	800137c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e1f9      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800137c:	4b53      	ldr	r3, [pc, #332]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001384:	2b00      	cmp	r3, #0
 8001386:	d1f0      	bne.n	800136a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f003 0308 	and.w	r3, r3, #8
 8001390:	2b00      	cmp	r3, #0
 8001392:	d03c      	beq.n	800140e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	695b      	ldr	r3, [r3, #20]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d01c      	beq.n	80013d6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800139c:	4b4b      	ldr	r3, [pc, #300]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 800139e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013a2:	4a4a      	ldr	r2, [pc, #296]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 80013a4:	f043 0301 	orr.w	r3, r3, #1
 80013a8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013ac:	f7ff f8fa 	bl	80005a4 <HAL_GetTick>
 80013b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013b2:	e008      	b.n	80013c6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013b4:	f7ff f8f6 	bl	80005a4 <HAL_GetTick>
 80013b8:	4602      	mov	r2, r0
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d901      	bls.n	80013c6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80013c2:	2303      	movs	r3, #3
 80013c4:	e1d4      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013c6:	4b41      	ldr	r3, [pc, #260]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 80013c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013cc:	f003 0302 	and.w	r3, r3, #2
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d0ef      	beq.n	80013b4 <HAL_RCC_OscConfig+0x3ec>
 80013d4:	e01b      	b.n	800140e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013d6:	4b3d      	ldr	r3, [pc, #244]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 80013d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013dc:	4a3b      	ldr	r2, [pc, #236]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 80013de:	f023 0301 	bic.w	r3, r3, #1
 80013e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013e6:	f7ff f8dd 	bl	80005a4 <HAL_GetTick>
 80013ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013ec:	e008      	b.n	8001400 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013ee:	f7ff f8d9 	bl	80005a4 <HAL_GetTick>
 80013f2:	4602      	mov	r2, r0
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	1ad3      	subs	r3, r2, r3
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d901      	bls.n	8001400 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80013fc:	2303      	movs	r3, #3
 80013fe:	e1b7      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001400:	4b32      	ldr	r3, [pc, #200]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 8001402:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1ef      	bne.n	80013ee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0304 	and.w	r3, r3, #4
 8001416:	2b00      	cmp	r3, #0
 8001418:	f000 80a6 	beq.w	8001568 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800141c:	2300      	movs	r3, #0
 800141e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001420:	4b2a      	ldr	r3, [pc, #168]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 8001422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001424:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001428:	2b00      	cmp	r3, #0
 800142a:	d10d      	bne.n	8001448 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800142c:	4b27      	ldr	r3, [pc, #156]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 800142e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001430:	4a26      	ldr	r2, [pc, #152]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 8001432:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001436:	6593      	str	r3, [r2, #88]	@ 0x58
 8001438:	4b24      	ldr	r3, [pc, #144]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 800143a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800143c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001440:	60bb      	str	r3, [r7, #8]
 8001442:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001444:	2301      	movs	r3, #1
 8001446:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001448:	4b21      	ldr	r3, [pc, #132]	@ (80014d0 <HAL_RCC_OscConfig+0x508>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001450:	2b00      	cmp	r3, #0
 8001452:	d118      	bne.n	8001486 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001454:	4b1e      	ldr	r3, [pc, #120]	@ (80014d0 <HAL_RCC_OscConfig+0x508>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a1d      	ldr	r2, [pc, #116]	@ (80014d0 <HAL_RCC_OscConfig+0x508>)
 800145a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800145e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001460:	f7ff f8a0 	bl	80005a4 <HAL_GetTick>
 8001464:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001466:	e008      	b.n	800147a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001468:	f7ff f89c 	bl	80005a4 <HAL_GetTick>
 800146c:	4602      	mov	r2, r0
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	2b02      	cmp	r3, #2
 8001474:	d901      	bls.n	800147a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001476:	2303      	movs	r3, #3
 8001478:	e17a      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800147a:	4b15      	ldr	r3, [pc, #84]	@ (80014d0 <HAL_RCC_OscConfig+0x508>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001482:	2b00      	cmp	r3, #0
 8001484:	d0f0      	beq.n	8001468 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	2b01      	cmp	r3, #1
 800148c:	d108      	bne.n	80014a0 <HAL_RCC_OscConfig+0x4d8>
 800148e:	4b0f      	ldr	r3, [pc, #60]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 8001490:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001494:	4a0d      	ldr	r2, [pc, #52]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 8001496:	f043 0301 	orr.w	r3, r3, #1
 800149a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800149e:	e029      	b.n	80014f4 <HAL_RCC_OscConfig+0x52c>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	2b05      	cmp	r3, #5
 80014a6:	d115      	bne.n	80014d4 <HAL_RCC_OscConfig+0x50c>
 80014a8:	4b08      	ldr	r3, [pc, #32]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 80014aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014ae:	4a07      	ldr	r2, [pc, #28]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 80014b0:	f043 0304 	orr.w	r3, r3, #4
 80014b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80014b8:	4b04      	ldr	r3, [pc, #16]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 80014ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014be:	4a03      	ldr	r2, [pc, #12]	@ (80014cc <HAL_RCC_OscConfig+0x504>)
 80014c0:	f043 0301 	orr.w	r3, r3, #1
 80014c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80014c8:	e014      	b.n	80014f4 <HAL_RCC_OscConfig+0x52c>
 80014ca:	bf00      	nop
 80014cc:	40021000 	.word	0x40021000
 80014d0:	40007000 	.word	0x40007000
 80014d4:	4b9c      	ldr	r3, [pc, #624]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 80014d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014da:	4a9b      	ldr	r2, [pc, #620]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 80014dc:	f023 0301 	bic.w	r3, r3, #1
 80014e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80014e4:	4b98      	ldr	r3, [pc, #608]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 80014e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014ea:	4a97      	ldr	r2, [pc, #604]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 80014ec:	f023 0304 	bic.w	r3, r3, #4
 80014f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d016      	beq.n	800152a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014fc:	f7ff f852 	bl	80005a4 <HAL_GetTick>
 8001500:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001502:	e00a      	b.n	800151a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001504:	f7ff f84e 	bl	80005a4 <HAL_GetTick>
 8001508:	4602      	mov	r2, r0
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001512:	4293      	cmp	r3, r2
 8001514:	d901      	bls.n	800151a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e12a      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800151a:	4b8b      	ldr	r3, [pc, #556]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 800151c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001520:	f003 0302 	and.w	r3, r3, #2
 8001524:	2b00      	cmp	r3, #0
 8001526:	d0ed      	beq.n	8001504 <HAL_RCC_OscConfig+0x53c>
 8001528:	e015      	b.n	8001556 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800152a:	f7ff f83b 	bl	80005a4 <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001530:	e00a      	b.n	8001548 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001532:	f7ff f837 	bl	80005a4 <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001540:	4293      	cmp	r3, r2
 8001542:	d901      	bls.n	8001548 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001544:	2303      	movs	r3, #3
 8001546:	e113      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001548:	4b7f      	ldr	r3, [pc, #508]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 800154a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d1ed      	bne.n	8001532 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001556:	7ffb      	ldrb	r3, [r7, #31]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d105      	bne.n	8001568 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800155c:	4b7a      	ldr	r3, [pc, #488]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 800155e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001560:	4a79      	ldr	r2, [pc, #484]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 8001562:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001566:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800156c:	2b00      	cmp	r3, #0
 800156e:	f000 80fe 	beq.w	800176e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001576:	2b02      	cmp	r3, #2
 8001578:	f040 80d0 	bne.w	800171c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800157c:	4b72      	ldr	r3, [pc, #456]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	f003 0203 	and.w	r2, r3, #3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800158c:	429a      	cmp	r2, r3
 800158e:	d130      	bne.n	80015f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159a:	3b01      	subs	r3, #1
 800159c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800159e:	429a      	cmp	r2, r3
 80015a0:	d127      	bne.n	80015f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d11f      	bne.n	80015f2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015b8:	687a      	ldr	r2, [r7, #4]
 80015ba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80015bc:	2a07      	cmp	r2, #7
 80015be:	bf14      	ite	ne
 80015c0:	2201      	movne	r2, #1
 80015c2:	2200      	moveq	r2, #0
 80015c4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d113      	bne.n	80015f2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015d4:	085b      	lsrs	r3, r3, #1
 80015d6:	3b01      	subs	r3, #1
 80015d8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80015da:	429a      	cmp	r2, r3
 80015dc:	d109      	bne.n	80015f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e8:	085b      	lsrs	r3, r3, #1
 80015ea:	3b01      	subs	r3, #1
 80015ec:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d06e      	beq.n	80016d0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80015f2:	69bb      	ldr	r3, [r7, #24]
 80015f4:	2b0c      	cmp	r3, #12
 80015f6:	d069      	beq.n	80016cc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80015f8:	4b53      	ldr	r3, [pc, #332]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001600:	2b00      	cmp	r3, #0
 8001602:	d105      	bne.n	8001610 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001604:	4b50      	ldr	r3, [pc, #320]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001610:	2301      	movs	r3, #1
 8001612:	e0ad      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001614:	4b4c      	ldr	r3, [pc, #304]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a4b      	ldr	r2, [pc, #300]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 800161a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800161e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001620:	f7fe ffc0 	bl	80005a4 <HAL_GetTick>
 8001624:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001626:	e008      	b.n	800163a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001628:	f7fe ffbc 	bl	80005a4 <HAL_GetTick>
 800162c:	4602      	mov	r2, r0
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	2b02      	cmp	r3, #2
 8001634:	d901      	bls.n	800163a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001636:	2303      	movs	r3, #3
 8001638:	e09a      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800163a:	4b43      	ldr	r3, [pc, #268]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001642:	2b00      	cmp	r3, #0
 8001644:	d1f0      	bne.n	8001628 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001646:	4b40      	ldr	r3, [pc, #256]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 8001648:	68da      	ldr	r2, [r3, #12]
 800164a:	4b40      	ldr	r3, [pc, #256]	@ (800174c <HAL_RCC_OscConfig+0x784>)
 800164c:	4013      	ands	r3, r2
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001652:	687a      	ldr	r2, [r7, #4]
 8001654:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001656:	3a01      	subs	r2, #1
 8001658:	0112      	lsls	r2, r2, #4
 800165a:	4311      	orrs	r1, r2
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001660:	0212      	lsls	r2, r2, #8
 8001662:	4311      	orrs	r1, r2
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001668:	0852      	lsrs	r2, r2, #1
 800166a:	3a01      	subs	r2, #1
 800166c:	0552      	lsls	r2, r2, #21
 800166e:	4311      	orrs	r1, r2
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001674:	0852      	lsrs	r2, r2, #1
 8001676:	3a01      	subs	r2, #1
 8001678:	0652      	lsls	r2, r2, #25
 800167a:	4311      	orrs	r1, r2
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001680:	0912      	lsrs	r2, r2, #4
 8001682:	0452      	lsls	r2, r2, #17
 8001684:	430a      	orrs	r2, r1
 8001686:	4930      	ldr	r1, [pc, #192]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 8001688:	4313      	orrs	r3, r2
 800168a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800168c:	4b2e      	ldr	r3, [pc, #184]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a2d      	ldr	r2, [pc, #180]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 8001692:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001696:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001698:	4b2b      	ldr	r3, [pc, #172]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	4a2a      	ldr	r2, [pc, #168]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 800169e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80016a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80016a4:	f7fe ff7e 	bl	80005a4 <HAL_GetTick>
 80016a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016aa:	e008      	b.n	80016be <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ac:	f7fe ff7a 	bl	80005a4 <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d901      	bls.n	80016be <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80016ba:	2303      	movs	r3, #3
 80016bc:	e058      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016be:	4b22      	ldr	r3, [pc, #136]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d0f0      	beq.n	80016ac <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80016ca:	e050      	b.n	800176e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e04f      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d148      	bne.n	800176e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80016dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a19      	ldr	r2, [pc, #100]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 80016e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80016e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80016e8:	4b17      	ldr	r3, [pc, #92]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	4a16      	ldr	r2, [pc, #88]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 80016ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80016f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80016f4:	f7fe ff56 	bl	80005a4 <HAL_GetTick>
 80016f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016fa:	e008      	b.n	800170e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016fc:	f7fe ff52 	bl	80005a4 <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	2b02      	cmp	r3, #2
 8001708:	d901      	bls.n	800170e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e030      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800170e:	4b0e      	ldr	r3, [pc, #56]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d0f0      	beq.n	80016fc <HAL_RCC_OscConfig+0x734>
 800171a:	e028      	b.n	800176e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800171c:	69bb      	ldr	r3, [r7, #24]
 800171e:	2b0c      	cmp	r3, #12
 8001720:	d023      	beq.n	800176a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001722:	4b09      	ldr	r3, [pc, #36]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a08      	ldr	r2, [pc, #32]	@ (8001748 <HAL_RCC_OscConfig+0x780>)
 8001728:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800172c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800172e:	f7fe ff39 	bl	80005a4 <HAL_GetTick>
 8001732:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001734:	e00c      	b.n	8001750 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001736:	f7fe ff35 	bl	80005a4 <HAL_GetTick>
 800173a:	4602      	mov	r2, r0
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	2b02      	cmp	r3, #2
 8001742:	d905      	bls.n	8001750 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001744:	2303      	movs	r3, #3
 8001746:	e013      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
 8001748:	40021000 	.word	0x40021000
 800174c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001750:	4b09      	ldr	r3, [pc, #36]	@ (8001778 <HAL_RCC_OscConfig+0x7b0>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001758:	2b00      	cmp	r3, #0
 800175a:	d1ec      	bne.n	8001736 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800175c:	4b06      	ldr	r3, [pc, #24]	@ (8001778 <HAL_RCC_OscConfig+0x7b0>)
 800175e:	68da      	ldr	r2, [r3, #12]
 8001760:	4905      	ldr	r1, [pc, #20]	@ (8001778 <HAL_RCC_OscConfig+0x7b0>)
 8001762:	4b06      	ldr	r3, [pc, #24]	@ (800177c <HAL_RCC_OscConfig+0x7b4>)
 8001764:	4013      	ands	r3, r2
 8001766:	60cb      	str	r3, [r1, #12]
 8001768:	e001      	b.n	800176e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e000      	b.n	8001770 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800176e:	2300      	movs	r3, #0
}
 8001770:	4618      	mov	r0, r3
 8001772:	3720      	adds	r7, #32
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40021000 	.word	0x40021000
 800177c:	feeefffc 	.word	0xfeeefffc

08001780 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d101      	bne.n	8001794 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e0e7      	b.n	8001964 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001794:	4b75      	ldr	r3, [pc, #468]	@ (800196c <HAL_RCC_ClockConfig+0x1ec>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 0307 	and.w	r3, r3, #7
 800179c:	683a      	ldr	r2, [r7, #0]
 800179e:	429a      	cmp	r2, r3
 80017a0:	d910      	bls.n	80017c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017a2:	4b72      	ldr	r3, [pc, #456]	@ (800196c <HAL_RCC_ClockConfig+0x1ec>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f023 0207 	bic.w	r2, r3, #7
 80017aa:	4970      	ldr	r1, [pc, #448]	@ (800196c <HAL_RCC_ClockConfig+0x1ec>)
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017b2:	4b6e      	ldr	r3, [pc, #440]	@ (800196c <HAL_RCC_ClockConfig+0x1ec>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 0307 	and.w	r3, r3, #7
 80017ba:	683a      	ldr	r2, [r7, #0]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d001      	beq.n	80017c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	e0cf      	b.n	8001964 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f003 0302 	and.w	r3, r3, #2
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d010      	beq.n	80017f2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	689a      	ldr	r2, [r3, #8]
 80017d4:	4b66      	ldr	r3, [pc, #408]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80017dc:	429a      	cmp	r2, r3
 80017de:	d908      	bls.n	80017f2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017e0:	4b63      	ldr	r3, [pc, #396]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	4960      	ldr	r1, [pc, #384]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 80017ee:	4313      	orrs	r3, r2
 80017f0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0301 	and.w	r3, r3, #1
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d04c      	beq.n	8001898 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	2b03      	cmp	r3, #3
 8001804:	d107      	bne.n	8001816 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001806:	4b5a      	ldr	r3, [pc, #360]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800180e:	2b00      	cmp	r3, #0
 8001810:	d121      	bne.n	8001856 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e0a6      	b.n	8001964 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	2b02      	cmp	r3, #2
 800181c:	d107      	bne.n	800182e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800181e:	4b54      	ldr	r3, [pc, #336]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d115      	bne.n	8001856 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e09a      	b.n	8001964 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d107      	bne.n	8001846 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001836:	4b4e      	ldr	r3, [pc, #312]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	2b00      	cmp	r3, #0
 8001840:	d109      	bne.n	8001856 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e08e      	b.n	8001964 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001846:	4b4a      	ldr	r3, [pc, #296]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800184e:	2b00      	cmp	r3, #0
 8001850:	d101      	bne.n	8001856 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e086      	b.n	8001964 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001856:	4b46      	ldr	r3, [pc, #280]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	f023 0203 	bic.w	r2, r3, #3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	4943      	ldr	r1, [pc, #268]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 8001864:	4313      	orrs	r3, r2
 8001866:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001868:	f7fe fe9c 	bl	80005a4 <HAL_GetTick>
 800186c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800186e:	e00a      	b.n	8001886 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001870:	f7fe fe98 	bl	80005a4 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800187e:	4293      	cmp	r3, r2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e06e      	b.n	8001964 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001886:	4b3a      	ldr	r3, [pc, #232]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	f003 020c 	and.w	r2, r3, #12
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	429a      	cmp	r2, r3
 8001896:	d1eb      	bne.n	8001870 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0302 	and.w	r3, r3, #2
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d010      	beq.n	80018c6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	689a      	ldr	r2, [r3, #8]
 80018a8:	4b31      	ldr	r3, [pc, #196]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d208      	bcs.n	80018c6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	492b      	ldr	r1, [pc, #172]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 80018c2:	4313      	orrs	r3, r2
 80018c4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018c6:	4b29      	ldr	r3, [pc, #164]	@ (800196c <HAL_RCC_ClockConfig+0x1ec>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0307 	and.w	r3, r3, #7
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d210      	bcs.n	80018f6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018d4:	4b25      	ldr	r3, [pc, #148]	@ (800196c <HAL_RCC_ClockConfig+0x1ec>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f023 0207 	bic.w	r2, r3, #7
 80018dc:	4923      	ldr	r1, [pc, #140]	@ (800196c <HAL_RCC_ClockConfig+0x1ec>)
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	4313      	orrs	r3, r2
 80018e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018e4:	4b21      	ldr	r3, [pc, #132]	@ (800196c <HAL_RCC_ClockConfig+0x1ec>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0307 	and.w	r3, r3, #7
 80018ec:	683a      	ldr	r2, [r7, #0]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d001      	beq.n	80018f6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e036      	b.n	8001964 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0304 	and.w	r3, r3, #4
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d008      	beq.n	8001914 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001902:	4b1b      	ldr	r3, [pc, #108]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	4918      	ldr	r1, [pc, #96]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 8001910:	4313      	orrs	r3, r2
 8001912:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0308 	and.w	r3, r3, #8
 800191c:	2b00      	cmp	r3, #0
 800191e:	d009      	beq.n	8001934 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001920:	4b13      	ldr	r3, [pc, #76]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	691b      	ldr	r3, [r3, #16]
 800192c:	00db      	lsls	r3, r3, #3
 800192e:	4910      	ldr	r1, [pc, #64]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 8001930:	4313      	orrs	r3, r2
 8001932:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001934:	f000 f824 	bl	8001980 <HAL_RCC_GetSysClockFreq>
 8001938:	4602      	mov	r2, r0
 800193a:	4b0d      	ldr	r3, [pc, #52]	@ (8001970 <HAL_RCC_ClockConfig+0x1f0>)
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	091b      	lsrs	r3, r3, #4
 8001940:	f003 030f 	and.w	r3, r3, #15
 8001944:	490b      	ldr	r1, [pc, #44]	@ (8001974 <HAL_RCC_ClockConfig+0x1f4>)
 8001946:	5ccb      	ldrb	r3, [r1, r3]
 8001948:	f003 031f 	and.w	r3, r3, #31
 800194c:	fa22 f303 	lsr.w	r3, r2, r3
 8001950:	4a09      	ldr	r2, [pc, #36]	@ (8001978 <HAL_RCC_ClockConfig+0x1f8>)
 8001952:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001954:	4b09      	ldr	r3, [pc, #36]	@ (800197c <HAL_RCC_ClockConfig+0x1fc>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4618      	mov	r0, r3
 800195a:	f7fe fdd3 	bl	8000504 <HAL_InitTick>
 800195e:	4603      	mov	r3, r0
 8001960:	72fb      	strb	r3, [r7, #11]

  return status;
 8001962:	7afb      	ldrb	r3, [r7, #11]
}
 8001964:	4618      	mov	r0, r3
 8001966:	3710      	adds	r7, #16
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40022000 	.word	0x40022000
 8001970:	40021000 	.word	0x40021000
 8001974:	080025b0 	.word	0x080025b0
 8001978:	20000000 	.word	0x20000000
 800197c:	20000004 	.word	0x20000004

08001980 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001980:	b480      	push	{r7}
 8001982:	b089      	sub	sp, #36	@ 0x24
 8001984:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001986:	2300      	movs	r3, #0
 8001988:	61fb      	str	r3, [r7, #28]
 800198a:	2300      	movs	r3, #0
 800198c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800198e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	f003 030c 	and.w	r3, r3, #12
 8001996:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001998:	4b3b      	ldr	r3, [pc, #236]	@ (8001a88 <HAL_RCC_GetSysClockFreq+0x108>)
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	f003 0303 	and.w	r3, r3, #3
 80019a0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d005      	beq.n	80019b4 <HAL_RCC_GetSysClockFreq+0x34>
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	2b0c      	cmp	r3, #12
 80019ac:	d121      	bne.n	80019f2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d11e      	bne.n	80019f2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80019b4:	4b34      	ldr	r3, [pc, #208]	@ (8001a88 <HAL_RCC_GetSysClockFreq+0x108>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0308 	and.w	r3, r3, #8
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d107      	bne.n	80019d0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80019c0:	4b31      	ldr	r3, [pc, #196]	@ (8001a88 <HAL_RCC_GetSysClockFreq+0x108>)
 80019c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019c6:	0a1b      	lsrs	r3, r3, #8
 80019c8:	f003 030f 	and.w	r3, r3, #15
 80019cc:	61fb      	str	r3, [r7, #28]
 80019ce:	e005      	b.n	80019dc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80019d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001a88 <HAL_RCC_GetSysClockFreq+0x108>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	091b      	lsrs	r3, r3, #4
 80019d6:	f003 030f 	and.w	r3, r3, #15
 80019da:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80019dc:	4a2b      	ldr	r2, [pc, #172]	@ (8001a8c <HAL_RCC_GetSysClockFreq+0x10c>)
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019e4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d10d      	bne.n	8001a08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019f0:	e00a      	b.n	8001a08 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	2b04      	cmp	r3, #4
 80019f6:	d102      	bne.n	80019fe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80019f8:	4b25      	ldr	r3, [pc, #148]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x110>)
 80019fa:	61bb      	str	r3, [r7, #24]
 80019fc:	e004      	b.n	8001a08 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	2b08      	cmp	r3, #8
 8001a02:	d101      	bne.n	8001a08 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a04:	4b23      	ldr	r3, [pc, #140]	@ (8001a94 <HAL_RCC_GetSysClockFreq+0x114>)
 8001a06:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	2b0c      	cmp	r3, #12
 8001a0c:	d134      	bne.n	8001a78 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001a0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a10:	68db      	ldr	r3, [r3, #12]
 8001a12:	f003 0303 	and.w	r3, r3, #3
 8001a16:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d003      	beq.n	8001a26 <HAL_RCC_GetSysClockFreq+0xa6>
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	2b03      	cmp	r3, #3
 8001a22:	d003      	beq.n	8001a2c <HAL_RCC_GetSysClockFreq+0xac>
 8001a24:	e005      	b.n	8001a32 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001a26:	4b1a      	ldr	r3, [pc, #104]	@ (8001a90 <HAL_RCC_GetSysClockFreq+0x110>)
 8001a28:	617b      	str	r3, [r7, #20]
      break;
 8001a2a:	e005      	b.n	8001a38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001a2c:	4b19      	ldr	r3, [pc, #100]	@ (8001a94 <HAL_RCC_GetSysClockFreq+0x114>)
 8001a2e:	617b      	str	r3, [r7, #20]
      break;
 8001a30:	e002      	b.n	8001a38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	617b      	str	r3, [r7, #20]
      break;
 8001a36:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a38:	4b13      	ldr	r3, [pc, #76]	@ (8001a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	091b      	lsrs	r3, r3, #4
 8001a3e:	f003 0307 	and.w	r3, r3, #7
 8001a42:	3301      	adds	r3, #1
 8001a44:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001a46:	4b10      	ldr	r3, [pc, #64]	@ (8001a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a48:	68db      	ldr	r3, [r3, #12]
 8001a4a:	0a1b      	lsrs	r3, r3, #8
 8001a4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001a50:	697a      	ldr	r2, [r7, #20]
 8001a52:	fb03 f202 	mul.w	r2, r3, r2
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a5c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a88 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	0e5b      	lsrs	r3, r3, #25
 8001a64:	f003 0303 	and.w	r3, r3, #3
 8001a68:	3301      	adds	r3, #1
 8001a6a:	005b      	lsls	r3, r3, #1
 8001a6c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001a6e:	697a      	ldr	r2, [r7, #20]
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a76:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001a78:	69bb      	ldr	r3, [r7, #24]
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3724      	adds	r7, #36	@ 0x24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	080025c0 	.word	0x080025c0
 8001a90:	00f42400 	.word	0x00f42400
 8001a94:	007a1200 	.word	0x007a1200

08001a98 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001aa4:	4b2a      	ldr	r3, [pc, #168]	@ (8001b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d003      	beq.n	8001ab8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001ab0:	f7ff fa7c 	bl	8000fac <HAL_PWREx_GetVoltageRange>
 8001ab4:	6178      	str	r0, [r7, #20]
 8001ab6:	e014      	b.n	8001ae2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ab8:	4b25      	ldr	r3, [pc, #148]	@ (8001b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001aba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001abc:	4a24      	ldr	r2, [pc, #144]	@ (8001b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001abe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ac2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ac4:	4b22      	ldr	r3, [pc, #136]	@ (8001b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ac8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001ad0:	f7ff fa6c 	bl	8000fac <HAL_PWREx_GetVoltageRange>
 8001ad4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001ad6:	4b1e      	ldr	r3, [pc, #120]	@ (8001b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ada:	4a1d      	ldr	r2, [pc, #116]	@ (8001b50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001adc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ae0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ae8:	d10b      	bne.n	8001b02 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2b80      	cmp	r3, #128	@ 0x80
 8001aee:	d919      	bls.n	8001b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2ba0      	cmp	r3, #160	@ 0xa0
 8001af4:	d902      	bls.n	8001afc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001af6:	2302      	movs	r3, #2
 8001af8:	613b      	str	r3, [r7, #16]
 8001afa:	e013      	b.n	8001b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001afc:	2301      	movs	r3, #1
 8001afe:	613b      	str	r3, [r7, #16]
 8001b00:	e010      	b.n	8001b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2b80      	cmp	r3, #128	@ 0x80
 8001b06:	d902      	bls.n	8001b0e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001b08:	2303      	movs	r3, #3
 8001b0a:	613b      	str	r3, [r7, #16]
 8001b0c:	e00a      	b.n	8001b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2b80      	cmp	r3, #128	@ 0x80
 8001b12:	d102      	bne.n	8001b1a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001b14:	2302      	movs	r3, #2
 8001b16:	613b      	str	r3, [r7, #16]
 8001b18:	e004      	b.n	8001b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2b70      	cmp	r3, #112	@ 0x70
 8001b1e:	d101      	bne.n	8001b24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001b20:	2301      	movs	r3, #1
 8001b22:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001b24:	4b0b      	ldr	r3, [pc, #44]	@ (8001b54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f023 0207 	bic.w	r2, r3, #7
 8001b2c:	4909      	ldr	r1, [pc, #36]	@ (8001b54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001b34:	4b07      	ldr	r3, [pc, #28]	@ (8001b54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0307 	and.w	r3, r3, #7
 8001b3c:	693a      	ldr	r2, [r7, #16]
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d001      	beq.n	8001b46 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e000      	b.n	8001b48 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001b46:	2300      	movs	r3, #0
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3718      	adds	r7, #24
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40021000 	.word	0x40021000
 8001b54:	40022000 	.word	0x40022000

08001b58 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b088      	sub	sp, #32
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001b70:	69bb      	ldr	r3, [r7, #24]
 8001b72:	099b      	lsrs	r3, r3, #6
 8001b74:	f003 0301 	and.w	r3, r3, #1
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d10f      	bne.n	8001b9c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d00a      	beq.n	8001b9c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	099b      	lsrs	r3, r3, #6
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d004      	beq.n	8001b9c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	4798      	blx	r3
    return;
 8001b9a:	e0d7      	b.n	8001d4c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8001b9c:	69bb      	ldr	r3, [r7, #24]
 8001b9e:	085b      	lsrs	r3, r3, #1
 8001ba0:	f003 0301 	and.w	r3, r3, #1
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d00a      	beq.n	8001bbe <HAL_SPI_IRQHandler+0x66>
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	09db      	lsrs	r3, r3, #7
 8001bac:	f003 0301 	and.w	r3, r3, #1
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d004      	beq.n	8001bbe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	4798      	blx	r3
    return;
 8001bbc:	e0c6      	b.n	8001d4c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	095b      	lsrs	r3, r3, #5
 8001bc2:	f003 0301 	and.w	r3, r3, #1
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d10c      	bne.n	8001be4 <HAL_SPI_IRQHandler+0x8c>
 8001bca:	69bb      	ldr	r3, [r7, #24]
 8001bcc:	099b      	lsrs	r3, r3, #6
 8001bce:	f003 0301 	and.w	r3, r3, #1
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d106      	bne.n	8001be4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	0a1b      	lsrs	r3, r3, #8
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	f000 80b4 	beq.w	8001d4c <HAL_SPI_IRQHandler+0x1f4>
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	095b      	lsrs	r3, r3, #5
 8001be8:	f003 0301 	and.w	r3, r3, #1
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	f000 80ad 	beq.w	8001d4c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	099b      	lsrs	r3, r3, #6
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d023      	beq.n	8001c46 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b03      	cmp	r3, #3
 8001c08:	d011      	beq.n	8001c2e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c0e:	f043 0204 	orr.w	r2, r3, #4
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001c16:	2300      	movs	r3, #0
 8001c18:	617b      	str	r3, [r7, #20]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	617b      	str	r3, [r7, #20]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	617b      	str	r3, [r7, #20]
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	e00b      	b.n	8001c46 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001c2e:	2300      	movs	r3, #0
 8001c30:	613b      	str	r3, [r7, #16]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	613b      	str	r3, [r7, #16]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	613b      	str	r3, [r7, #16]
 8001c42:	693b      	ldr	r3, [r7, #16]
        return;
 8001c44:	e082      	b.n	8001d4c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	095b      	lsrs	r3, r3, #5
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d014      	beq.n	8001c7c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c56:	f043 0201 	orr.w	r2, r3, #1
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8001c5e:	2300      	movs	r3, #0
 8001c60:	60fb      	str	r3, [r7, #12]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	60fb      	str	r3, [r7, #12]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8001c7c:	69bb      	ldr	r3, [r7, #24]
 8001c7e:	0a1b      	lsrs	r3, r3, #8
 8001c80:	f003 0301 	and.w	r3, r3, #1
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d00c      	beq.n	8001ca2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c8c:	f043 0208 	orr.w	r2, r3, #8
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8001c94:	2300      	movs	r3, #0
 8001c96:	60bb      	str	r3, [r7, #8]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	60bb      	str	r3, [r7, #8]
 8001ca0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d04f      	beq.n	8001d4a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	685a      	ldr	r2, [r3, #4]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8001cb8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	f003 0302 	and.w	r3, r3, #2
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d104      	bne.n	8001cd6 <HAL_SPI_IRQHandler+0x17e>
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d034      	beq.n	8001d40 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	685a      	ldr	r2, [r3, #4]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f022 0203 	bic.w	r2, r2, #3
 8001ce4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d011      	beq.n	8001d12 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf2:	4a18      	ldr	r2, [pc, #96]	@ (8001d54 <HAL_SPI_IRQHandler+0x1fc>)
 8001cf4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7fe ff6a 	bl	8000bd4 <HAL_DMA_Abort_IT>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d005      	beq.n	8001d12 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d016      	beq.n	8001d48 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d1e:	4a0d      	ldr	r2, [pc, #52]	@ (8001d54 <HAL_SPI_IRQHandler+0x1fc>)
 8001d20:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7fe ff54 	bl	8000bd4 <HAL_DMA_Abort_IT>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d00a      	beq.n	8001d48 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d36:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8001d3e:	e003      	b.n	8001d48 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f000 f809 	bl	8001d58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8001d46:	e000      	b.n	8001d4a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8001d48:	bf00      	nop
    return;
 8001d4a:	bf00      	nop
  }
}
 8001d4c:	3720      	adds	r7, #32
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	08001d6d 	.word	0x08001d6d

08001d58 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8001d60:	bf00      	nop
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d78:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	2200      	movs	r2, #0
 8001d86:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8001d88:	68f8      	ldr	r0, [r7, #12]
 8001d8a:	f7ff ffe5 	bl	8001d58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8001d8e:	bf00      	nop
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
	...

08001d98 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b0ba      	sub	sp, #232	@ 0xe8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	69db      	ldr	r3, [r3, #28]
 8001da6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8001dbe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001dc2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8001dcc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d115      	bne.n	8001e00 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001dd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001dd8:	f003 0320 	and.w	r3, r3, #32
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d00f      	beq.n	8001e00 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001de0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001de4:	f003 0320 	and.w	r3, r3, #32
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d009      	beq.n	8001e00 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	f000 82ca 	beq.w	800238a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	4798      	blx	r3
      }
      return;
 8001dfe:	e2c4      	b.n	800238a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8001e00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	f000 8117 	beq.w	8002038 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001e0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d106      	bne.n	8001e24 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8001e16:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8001e1a:	4b85      	ldr	r3, [pc, #532]	@ (8002030 <HAL_UART_IRQHandler+0x298>)
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	f000 810a 	beq.w	8002038 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8001e24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e28:	f003 0301 	and.w	r3, r3, #1
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d011      	beq.n	8001e54 <HAL_UART_IRQHandler+0xbc>
 8001e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001e34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d00b      	beq.n	8001e54 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2201      	movs	r2, #1
 8001e42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001e4a:	f043 0201 	orr.w	r2, r3, #1
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001e54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e58:	f003 0302 	and.w	r3, r3, #2
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d011      	beq.n	8001e84 <HAL_UART_IRQHandler+0xec>
 8001e60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e64:	f003 0301 	and.w	r3, r3, #1
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d00b      	beq.n	8001e84 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	2202      	movs	r2, #2
 8001e72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001e7a:	f043 0204 	orr.w	r2, r3, #4
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001e84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e88:	f003 0304 	and.w	r3, r3, #4
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d011      	beq.n	8001eb4 <HAL_UART_IRQHandler+0x11c>
 8001e90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e94:	f003 0301 	and.w	r3, r3, #1
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d00b      	beq.n	8001eb4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2204      	movs	r2, #4
 8001ea2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001eaa:	f043 0202 	orr.w	r2, r3, #2
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8001eb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001eb8:	f003 0308 	and.w	r3, r3, #8
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d017      	beq.n	8001ef0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001ec0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001ec4:	f003 0320 	and.w	r3, r3, #32
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d105      	bne.n	8001ed8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8001ecc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001ed0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d00b      	beq.n	8001ef0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2208      	movs	r2, #8
 8001ede:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001ee6:	f043 0208 	orr.w	r2, r3, #8
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8001ef0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001ef4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d012      	beq.n	8001f22 <HAL_UART_IRQHandler+0x18a>
 8001efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001f00:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d00c      	beq.n	8001f22 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001f10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001f18:	f043 0220 	orr.w	r2, r3, #32
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	f000 8230 	beq.w	800238e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8001f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f32:	f003 0320 	and.w	r3, r3, #32
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d00d      	beq.n	8001f56 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001f3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001f3e:	f003 0320 	and.w	r3, r3, #32
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d007      	beq.n	8001f56 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001f5c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f6a:	2b40      	cmp	r3, #64	@ 0x40
 8001f6c:	d005      	beq.n	8001f7a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8001f6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001f72:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d04f      	beq.n	800201a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f000 fa32 	bl	80023e4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f8a:	2b40      	cmp	r3, #64	@ 0x40
 8001f8c:	d141      	bne.n	8002012 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	3308      	adds	r3, #8
 8001f94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001f9c:	e853 3f00 	ldrex	r3, [r3]
 8001fa0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8001fa4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001fa8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001fac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	3308      	adds	r3, #8
 8001fb6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001fba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001fbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fc2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001fc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001fca:	e841 2300 	strex	r3, r2, [r1]
 8001fce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8001fd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d1d9      	bne.n	8001f8e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d013      	beq.n	800200a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fe6:	4a13      	ldr	r2, [pc, #76]	@ (8002034 <HAL_UART_IRQHandler+0x29c>)
 8001fe8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7fe fdf0 	bl	8000bd4 <HAL_DMA_Abort_IT>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d017      	beq.n	800202a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002004:	4610      	mov	r0, r2
 8002006:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002008:	e00f      	b.n	800202a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f000 f9d4 	bl	80023b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002010:	e00b      	b.n	800202a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f000 f9d0 	bl	80023b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002018:	e007      	b.n	800202a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f000 f9cc 	bl	80023b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2200      	movs	r2, #0
 8002024:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8002028:	e1b1      	b.n	800238e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800202a:	bf00      	nop
    return;
 800202c:	e1af      	b.n	800238e <HAL_UART_IRQHandler+0x5f6>
 800202e:	bf00      	nop
 8002030:	04000120 	.word	0x04000120
 8002034:	080024ad 	.word	0x080024ad

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800203c:	2b01      	cmp	r3, #1
 800203e:	f040 816a 	bne.w	8002316 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002046:	f003 0310 	and.w	r3, r3, #16
 800204a:	2b00      	cmp	r3, #0
 800204c:	f000 8163 	beq.w	8002316 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002050:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002054:	f003 0310 	and.w	r3, r3, #16
 8002058:	2b00      	cmp	r3, #0
 800205a:	f000 815c 	beq.w	8002316 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	2210      	movs	r2, #16
 8002064:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002070:	2b40      	cmp	r3, #64	@ 0x40
 8002072:	f040 80d4 	bne.w	800221e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002082:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002086:	2b00      	cmp	r3, #0
 8002088:	f000 80ad 	beq.w	80021e6 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002092:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002096:	429a      	cmp	r2, r3
 8002098:	f080 80a5 	bcs.w	80021e6 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80020a2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0320 	and.w	r3, r3, #32
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	f040 8086 	bne.w	80021c4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80020c4:	e853 3f00 	ldrex	r3, [r3]
 80020c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80020cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80020d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80020d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	461a      	mov	r2, r3
 80020de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80020e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80020e6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80020ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80020f2:	e841 2300 	strex	r3, r2, [r1]
 80020f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80020fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d1da      	bne.n	80020b8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	3308      	adds	r3, #8
 8002108:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800210a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800210c:	e853 3f00 	ldrex	r3, [r3]
 8002110:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002112:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002114:	f023 0301 	bic.w	r3, r3, #1
 8002118:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	3308      	adds	r3, #8
 8002122:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002126:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800212a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800212c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800212e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002132:	e841 2300 	strex	r3, r2, [r1]
 8002136:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002138:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800213a:	2b00      	cmp	r3, #0
 800213c:	d1e1      	bne.n	8002102 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	3308      	adds	r3, #8
 8002144:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002146:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002148:	e853 3f00 	ldrex	r3, [r3]
 800214c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800214e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002150:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002154:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	3308      	adds	r3, #8
 800215e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002162:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002164:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002166:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002168:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800216a:	e841 2300 	strex	r3, r2, [r1]
 800216e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002170:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002172:	2b00      	cmp	r3, #0
 8002174:	d1e3      	bne.n	800213e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2220      	movs	r2, #32
 800217a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800218a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800218c:	e853 3f00 	ldrex	r3, [r3]
 8002190:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002192:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002194:	f023 0310 	bic.w	r3, r3, #16
 8002198:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	461a      	mov	r2, r3
 80021a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80021a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80021a8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80021ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80021ae:	e841 2300 	strex	r3, r2, [r1]
 80021b2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80021b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d1e4      	bne.n	8002184 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021be:	4618      	mov	r0, r3
 80021c0:	f7fe fcca 	bl	8000b58 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2202      	movs	r2, #2
 80021c8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80021d6:	b29b      	uxth	r3, r3
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	b29b      	uxth	r3, r3
 80021dc:	4619      	mov	r1, r3
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f000 f8f4 	bl	80023cc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80021e4:	e0d5      	b.n	8002392 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80021ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80021f0:	429a      	cmp	r2, r3
 80021f2:	f040 80ce 	bne.w	8002392 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0320 	and.w	r3, r3, #32
 8002202:	2b20      	cmp	r3, #32
 8002204:	f040 80c5 	bne.w	8002392 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2202      	movs	r2, #2
 800220c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002214:	4619      	mov	r1, r3
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 f8d8 	bl	80023cc <HAL_UARTEx_RxEventCallback>
      return;
 800221c:	e0b9      	b.n	8002392 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800222a:	b29b      	uxth	r3, r3
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002238:	b29b      	uxth	r3, r3
 800223a:	2b00      	cmp	r3, #0
 800223c:	f000 80ab 	beq.w	8002396 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8002240:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002244:	2b00      	cmp	r3, #0
 8002246:	f000 80a6 	beq.w	8002396 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002252:	e853 3f00 	ldrex	r3, [r3]
 8002256:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002258:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800225a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800225e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	461a      	mov	r2, r3
 8002268:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800226c:	647b      	str	r3, [r7, #68]	@ 0x44
 800226e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002270:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002272:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002274:	e841 2300 	strex	r3, r2, [r1]
 8002278:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800227a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800227c:	2b00      	cmp	r3, #0
 800227e:	d1e4      	bne.n	800224a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	3308      	adds	r3, #8
 8002286:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228a:	e853 3f00 	ldrex	r3, [r3]
 800228e:	623b      	str	r3, [r7, #32]
   return(result);
 8002290:	6a3b      	ldr	r3, [r7, #32]
 8002292:	f023 0301 	bic.w	r3, r3, #1
 8002296:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	3308      	adds	r3, #8
 80022a0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80022a4:	633a      	str	r2, [r7, #48]	@ 0x30
 80022a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80022aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022ac:	e841 2300 	strex	r3, r2, [r1]
 80022b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80022b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d1e3      	bne.n	8002280 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2220      	movs	r2, #32
 80022bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	e853 3f00 	ldrex	r3, [r3]
 80022d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	f023 0310 	bic.w	r3, r3, #16
 80022e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	461a      	mov	r2, r3
 80022ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80022ee:	61fb      	str	r3, [r7, #28]
 80022f0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022f2:	69b9      	ldr	r1, [r7, #24]
 80022f4:	69fa      	ldr	r2, [r7, #28]
 80022f6:	e841 2300 	strex	r3, r2, [r1]
 80022fa:	617b      	str	r3, [r7, #20]
   return(result);
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d1e4      	bne.n	80022cc <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2202      	movs	r2, #2
 8002306:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002308:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800230c:	4619      	mov	r1, r3
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 f85c 	bl	80023cc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002314:	e03f      	b.n	8002396 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800231a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800231e:	2b00      	cmp	r3, #0
 8002320:	d00e      	beq.n	8002340 <HAL_UART_IRQHandler+0x5a8>
 8002322:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002326:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d008      	beq.n	8002340 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002336:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f000 f8f7 	bl	800252c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800233e:	e02d      	b.n	800239c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002340:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002344:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002348:	2b00      	cmp	r3, #0
 800234a:	d00e      	beq.n	800236a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800234c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002350:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002354:	2b00      	cmp	r3, #0
 8002356:	d008      	beq.n	800236a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800235c:	2b00      	cmp	r3, #0
 800235e:	d01c      	beq.n	800239a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	4798      	blx	r3
    }
    return;
 8002368:	e017      	b.n	800239a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800236a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800236e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002372:	2b00      	cmp	r3, #0
 8002374:	d012      	beq.n	800239c <HAL_UART_IRQHandler+0x604>
 8002376:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800237a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800237e:	2b00      	cmp	r3, #0
 8002380:	d00c      	beq.n	800239c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f000 f8a8 	bl	80024d8 <UART_EndTransmit_IT>
    return;
 8002388:	e008      	b.n	800239c <HAL_UART_IRQHandler+0x604>
      return;
 800238a:	bf00      	nop
 800238c:	e006      	b.n	800239c <HAL_UART_IRQHandler+0x604>
    return;
 800238e:	bf00      	nop
 8002390:	e004      	b.n	800239c <HAL_UART_IRQHandler+0x604>
      return;
 8002392:	bf00      	nop
 8002394:	e002      	b.n	800239c <HAL_UART_IRQHandler+0x604>
      return;
 8002396:	bf00      	nop
 8002398:	e000      	b.n	800239c <HAL_UART_IRQHandler+0x604>
    return;
 800239a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800239c:	37e8      	adds	r7, #232	@ 0xe8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop

080023a4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80023ac:	bf00      	nop
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80023c0:	bf00      	nop
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b083      	sub	sp, #12
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	460b      	mov	r3, r1
 80023d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b095      	sub	sp, #84	@ 0x54
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023f4:	e853 3f00 	ldrex	r3, [r3]
 80023f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80023fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002400:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	461a      	mov	r2, r3
 8002408:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800240a:	643b      	str	r3, [r7, #64]	@ 0x40
 800240c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800240e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002410:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002412:	e841 2300 	strex	r3, r2, [r1]
 8002416:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800241a:	2b00      	cmp	r3, #0
 800241c:	d1e6      	bne.n	80023ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	3308      	adds	r3, #8
 8002424:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002426:	6a3b      	ldr	r3, [r7, #32]
 8002428:	e853 3f00 	ldrex	r3, [r3]
 800242c:	61fb      	str	r3, [r7, #28]
   return(result);
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	f023 0301 	bic.w	r3, r3, #1
 8002434:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	3308      	adds	r3, #8
 800243c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800243e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002440:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002442:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002444:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002446:	e841 2300 	strex	r3, r2, [r1]
 800244a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800244c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800244e:	2b00      	cmp	r3, #0
 8002450:	d1e5      	bne.n	800241e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002456:	2b01      	cmp	r3, #1
 8002458:	d118      	bne.n	800248c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	e853 3f00 	ldrex	r3, [r3]
 8002466:	60bb      	str	r3, [r7, #8]
   return(result);
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	f023 0310 	bic.w	r3, r3, #16
 800246e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	461a      	mov	r2, r3
 8002476:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002478:	61bb      	str	r3, [r7, #24]
 800247a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800247c:	6979      	ldr	r1, [r7, #20]
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	e841 2300 	strex	r3, r2, [r1]
 8002484:	613b      	str	r3, [r7, #16]
   return(result);
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d1e6      	bne.n	800245a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2220      	movs	r2, #32
 8002490:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2200      	movs	r2, #0
 8002498:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80024a0:	bf00      	nop
 80024a2:	3754      	adds	r7, #84	@ 0x54
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2200      	movs	r2, #0
 80024be:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2200      	movs	r2, #0
 80024c6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80024ca:	68f8      	ldr	r0, [r7, #12]
 80024cc:	f7ff ff74 	bl	80023b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80024d0:	bf00      	nop
 80024d2:	3710      	adds	r7, #16
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b088      	sub	sp, #32
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	e853 3f00 	ldrex	r3, [r3]
 80024ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80024f4:	61fb      	str	r3, [r7, #28]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	461a      	mov	r2, r3
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	61bb      	str	r3, [r7, #24]
 8002500:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002502:	6979      	ldr	r1, [r7, #20]
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	e841 2300 	strex	r3, r2, [r1]
 800250a:	613b      	str	r3, [r7, #16]
   return(result);
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d1e6      	bne.n	80024e0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2220      	movs	r2, #32
 8002516:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f7ff ff40 	bl	80023a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002524:	bf00      	nop
 8002526:	3720      	adds	r7, #32
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <memset>:
 8002540:	4402      	add	r2, r0
 8002542:	4603      	mov	r3, r0
 8002544:	4293      	cmp	r3, r2
 8002546:	d100      	bne.n	800254a <memset+0xa>
 8002548:	4770      	bx	lr
 800254a:	f803 1b01 	strb.w	r1, [r3], #1
 800254e:	e7f9      	b.n	8002544 <memset+0x4>

08002550 <__libc_init_array>:
 8002550:	b570      	push	{r4, r5, r6, lr}
 8002552:	4d0d      	ldr	r5, [pc, #52]	@ (8002588 <__libc_init_array+0x38>)
 8002554:	4c0d      	ldr	r4, [pc, #52]	@ (800258c <__libc_init_array+0x3c>)
 8002556:	1b64      	subs	r4, r4, r5
 8002558:	10a4      	asrs	r4, r4, #2
 800255a:	2600      	movs	r6, #0
 800255c:	42a6      	cmp	r6, r4
 800255e:	d109      	bne.n	8002574 <__libc_init_array+0x24>
 8002560:	4d0b      	ldr	r5, [pc, #44]	@ (8002590 <__libc_init_array+0x40>)
 8002562:	4c0c      	ldr	r4, [pc, #48]	@ (8002594 <__libc_init_array+0x44>)
 8002564:	f000 f818 	bl	8002598 <_init>
 8002568:	1b64      	subs	r4, r4, r5
 800256a:	10a4      	asrs	r4, r4, #2
 800256c:	2600      	movs	r6, #0
 800256e:	42a6      	cmp	r6, r4
 8002570:	d105      	bne.n	800257e <__libc_init_array+0x2e>
 8002572:	bd70      	pop	{r4, r5, r6, pc}
 8002574:	f855 3b04 	ldr.w	r3, [r5], #4
 8002578:	4798      	blx	r3
 800257a:	3601      	adds	r6, #1
 800257c:	e7ee      	b.n	800255c <__libc_init_array+0xc>
 800257e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002582:	4798      	blx	r3
 8002584:	3601      	adds	r6, #1
 8002586:	e7f2      	b.n	800256e <__libc_init_array+0x1e>
 8002588:	080025f0 	.word	0x080025f0
 800258c:	080025f0 	.word	0x080025f0
 8002590:	080025f0 	.word	0x080025f0
 8002594:	080025f4 	.word	0x080025f4

08002598 <_init>:
 8002598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800259a:	bf00      	nop
 800259c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800259e:	bc08      	pop	{r3}
 80025a0:	469e      	mov	lr, r3
 80025a2:	4770      	bx	lr

080025a4 <_fini>:
 80025a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025a6:	bf00      	nop
 80025a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025aa:	bc08      	pop	{r3}
 80025ac:	469e      	mov	lr, r3
 80025ae:	4770      	bx	lr
