{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Gettting Started with the Icestick\n",
    "\n",
    "Adapted from\n",
    "[https://github.com/rdaly525/CS448H/blob/master/icestick/README.md](https://github.com/rdaly525/CS448H/blob/master/icestick/README.md)\n",
    "by Ross Daly\n",
    "\n",
    "### Lattice Icestick\n",
    "[http://www.latticesemi.com/icestick](http://www.latticesemi.com/icestick)\n",
    "\n",
    "> USB thumb drive form factor evaluation board - [...] an easy to use, small size board that allows rapid prototyping of system functions at a very low cost using Lattice Semiconductor's iCE40 FPGA family.\n",
    "\n",
    "### Project Icestorm\n",
    "[http://www.clifford.at/icestorm/](http://www.clifford.at/icestorm/)\n",
    "\n",
    "> Project IceStorm aims at reverse engineering and documenting the bitstream\n",
    "> format of Lattice iCE40 FPGAs and providing simple tools for analyzing and\n",
    "> creating bitstream files. The IceStorm flow (Yosys, Arachne-pnr, and\n",
    "> IceStorm) is a fully open source Verilog-to-Bitstream flow for iCE40 FPGAs.\n",
    "\n",
    "## Setup\n",
    "Installation instructions adapted from [the icestorm website]([http://www.clifford.at/icestorm/](http://www.clifford.at/icestorm/)\n",
    "\n",
    "#### IceStorm Tools (icepack, icebox, iceprog, icetime, chip databases)\n",
    "\n",
    "```\n",
    "$ git clone https://github.com/cliffordwolf/icestorm.git icestorm\n",
    "$ cd icestorm\n",
    "$ make -j$(nproc)\n",
    "$ sudo make install\n",
    "$ cd ..\n",
    "```\n",
    "#### Arachne-PNR (Place & Route)\n",
    "\n",
    "```\n",
    "$ git clone https://github.com/cseed/arachne-pnr.git arachne-pnr\n",
    "$ cd arachne-pnr\n",
    "$ make -j$(nproc)\n",
    "$ sudo make install\n",
    "$ cd ..\n",
    "```\n",
    "\n",
    "#### Yosys (Verilog Synthesis)\n",
    "\n",
    "```\n",
    "$ git clone https://github.com/cliffordwolf/yosys.git yosys\n",
    "$ cd yosys\n",
    "$ make -j$(nproc)\n",
    "$ sudo make install\n",
    "$ cd ..\n",
    "```\n",
    "\n",
    "### ATTENTION MAC USERS\n",
    "Please read these [notes](http://www.clifford.at/icestorm/notes_osx.html)\n",
    "\n",
    "One annoying problem on the Mac is the FTDI drivers.\n",
    "\n",
    "There are three different FTDI drivers for OSX:\n",
    "1. Apple\n",
    "2. FTDI\n",
    "3. open-source\n",
    "\n",
    "In order to use the icestorm programmer (`iceprog`), you will need to unload the Apple and FTDI drivers.\n",
    "\n",
    "```\n",
    "$ sudo kextunload -b com.apple.driver.AppleUSBFTDI\n",
    "```\n",
    "\n",
    "To reload the driver later, substitute `kextunload` with `kextload` in the above command reload.\n",
    "\n",
    "**NB:** You will need to do this again after restarting."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "from magma import wire, compile, EndCircuit\n",
      "from loam.boards.icestick import IceStick, Counter\n",
      "\n",
      "icestick = IceStick()\n",
      "icestick.Clock.on()\n",
      "icestick.D1.on()\n",
      "\n",
      "main = icestick.main()\n",
      "\n",
      "counter = Counter(24)\n",
      "wire(counter.O[-1], main.D1)\n",
      "\n",
      "EndCircuit()\n",
      "\n"
     ]
    }
   ],
   "source": [
    "with open(\"blink.py\", \"r\") as blink:\n",
    "    print(blink.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import mantle lattice ice40\n",
      "import mantle lattice mantle40\n",
      "compiling FullAdder\n",
      "compiling Addcout24\n",
      "compiling Register24\n",
      "compiling Counter24\n",
      "compiling main\n"
     ]
    }
   ],
   "source": [
    "!../../bin/magma -b icestick -o blink.v blink.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module FullAdder (input  I0, input  I1, input  CIN, output  O, output  COUT);\n",
      "wire  inst0_O;\n",
      "wire  inst1_CO;\n",
      "SB_LUT4 #(.LUT_INIT(16'h9696)) inst0 (.I0(I0), .I1(I1), .I2(CIN), .I3(1'b0), .O(inst0_O));\n",
      "SB_CARRY inst1 (.I0(I0), .I1(I1), .CI(CIN), .CO(inst1_CO));\n",
      "assign O = inst0_O;\n",
      "assign COUT = inst1_CO;\n",
      "endmodule\n",
      "\n",
      "module Addcout24 (input [23:0] I0, input [23:0] I1, output [23:0] O, output  COUT);\n",
      "wire  inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire  inst1_O;\n",
      "wire  inst1_COUT;\n",
      "wire  inst2_O;\n",
      "wire  inst2_COUT;\n",
      "wire  inst3_O;\n",
      "wire  inst3_COUT;\n",
      "wire  inst4_O;\n",
      "wire  inst4_COUT;\n",
      "wire  inst5_O;\n",
      "wire  inst5_COUT;\n",
      "wire  inst6_O;\n",
      "wire  inst6_COUT;\n",
      "wire  inst7_O;\n",
      "wire  inst7_COUT;\n",
      "wire  inst8_O;\n",
      "wire  inst8_COUT;\n",
      "wire  inst9_O;\n",
      "wire  inst9_COUT;\n",
      "wire  inst10_O;\n",
      "wire  inst10_COUT;\n",
      "wire  inst11_O;\n",
      "wire  inst11_COUT;\n",
      "wire  inst12_O;\n",
      "wire  inst12_COUT;\n",
      "wire  inst13_O;\n",
      "wire  inst13_COUT;\n",
      "wire  inst14_O;\n",
      "wire  inst14_COUT;\n",
      "wire  inst15_O;\n",
      "wire  inst15_COUT;\n",
      "wire  inst16_O;\n",
      "wire  inst16_COUT;\n",
      "wire  inst17_O;\n",
      "wire  inst17_COUT;\n",
      "wire  inst18_O;\n",
      "wire  inst18_COUT;\n",
      "wire  inst19_O;\n",
      "wire  inst19_COUT;\n",
      "wire  inst20_O;\n",
      "wire  inst20_COUT;\n",
      "wire  inst21_O;\n",
      "wire  inst21_COUT;\n",
      "wire  inst22_O;\n",
      "wire  inst22_COUT;\n",
      "wire  inst23_O;\n",
      "wire  inst23_COUT;\n",
      "FullAdder inst0 (.I0(I0[0]), .I1(I1[0]), .CIN(1'b0), .O(inst0_O), .COUT(inst0_COUT));\n",
      "FullAdder inst1 (.I0(I0[1]), .I1(I1[1]), .CIN(inst0_COUT), .O(inst1_O), .COUT(inst1_COUT));\n",
      "FullAdder inst2 (.I0(I0[2]), .I1(I1[2]), .CIN(inst1_COUT), .O(inst2_O), .COUT(inst2_COUT));\n",
      "FullAdder inst3 (.I0(I0[3]), .I1(I1[3]), .CIN(inst2_COUT), .O(inst3_O), .COUT(inst3_COUT));\n",
      "FullAdder inst4 (.I0(I0[4]), .I1(I1[4]), .CIN(inst3_COUT), .O(inst4_O), .COUT(inst4_COUT));\n",
      "FullAdder inst5 (.I0(I0[5]), .I1(I1[5]), .CIN(inst4_COUT), .O(inst5_O), .COUT(inst5_COUT));\n",
      "FullAdder inst6 (.I0(I0[6]), .I1(I1[6]), .CIN(inst5_COUT), .O(inst6_O), .COUT(inst6_COUT));\n",
      "FullAdder inst7 (.I0(I0[7]), .I1(I1[7]), .CIN(inst6_COUT), .O(inst7_O), .COUT(inst7_COUT));\n",
      "FullAdder inst8 (.I0(I0[8]), .I1(I1[8]), .CIN(inst7_COUT), .O(inst8_O), .COUT(inst8_COUT));\n",
      "FullAdder inst9 (.I0(I0[9]), .I1(I1[9]), .CIN(inst8_COUT), .O(inst9_O), .COUT(inst9_COUT));\n",
      "FullAdder inst10 (.I0(I0[10]), .I1(I1[10]), .CIN(inst9_COUT), .O(inst10_O), .COUT(inst10_COUT));\n",
      "FullAdder inst11 (.I0(I0[11]), .I1(I1[11]), .CIN(inst10_COUT), .O(inst11_O), .COUT(inst11_COUT));\n",
      "FullAdder inst12 (.I0(I0[12]), .I1(I1[12]), .CIN(inst11_COUT), .O(inst12_O), .COUT(inst12_COUT));\n",
      "FullAdder inst13 (.I0(I0[13]), .I1(I1[13]), .CIN(inst12_COUT), .O(inst13_O), .COUT(inst13_COUT));\n",
      "FullAdder inst14 (.I0(I0[14]), .I1(I1[14]), .CIN(inst13_COUT), .O(inst14_O), .COUT(inst14_COUT));\n",
      "FullAdder inst15 (.I0(I0[15]), .I1(I1[15]), .CIN(inst14_COUT), .O(inst15_O), .COUT(inst15_COUT));\n",
      "FullAdder inst16 (.I0(I0[16]), .I1(I1[16]), .CIN(inst15_COUT), .O(inst16_O), .COUT(inst16_COUT));\n",
      "FullAdder inst17 (.I0(I0[17]), .I1(I1[17]), .CIN(inst16_COUT), .O(inst17_O), .COUT(inst17_COUT));\n",
      "FullAdder inst18 (.I0(I0[18]), .I1(I1[18]), .CIN(inst17_COUT), .O(inst18_O), .COUT(inst18_COUT));\n",
      "FullAdder inst19 (.I0(I0[19]), .I1(I1[19]), .CIN(inst18_COUT), .O(inst19_O), .COUT(inst19_COUT));\n",
      "FullAdder inst20 (.I0(I0[20]), .I1(I1[20]), .CIN(inst19_COUT), .O(inst20_O), .COUT(inst20_COUT));\n",
      "FullAdder inst21 (.I0(I0[21]), .I1(I1[21]), .CIN(inst20_COUT), .O(inst21_O), .COUT(inst21_COUT));\n",
      "FullAdder inst22 (.I0(I0[22]), .I1(I1[22]), .CIN(inst21_COUT), .O(inst22_O), .COUT(inst22_COUT));\n",
      "FullAdder inst23 (.I0(I0[23]), .I1(I1[23]), .CIN(inst22_COUT), .O(inst23_O), .COUT(inst23_COUT));\n",
      "assign O = {inst23_O,inst22_O,inst21_O,inst20_O,inst19_O,inst18_O,inst17_O,inst16_O,inst15_O,inst14_O,inst13_O,inst12_O,inst11_O,inst10_O,inst9_O,inst8_O,inst7_O,inst6_O,inst5_O,inst4_O,inst3_O,inst2_O,inst1_O,inst0_O};\n",
      "assign COUT = inst23_COUT;\n",
      "endmodule\n",
      "\n",
      "module Register24 (input [23:0] I, output [23:0] O, input  CLK);\n",
      "wire  inst0_Q;\n",
      "wire  inst1_Q;\n",
      "wire  inst2_Q;\n",
      "wire  inst3_Q;\n",
      "wire  inst4_Q;\n",
      "wire  inst5_Q;\n",
      "wire  inst6_Q;\n",
      "wire  inst7_Q;\n",
      "wire  inst8_Q;\n",
      "wire  inst9_Q;\n",
      "wire  inst10_Q;\n",
      "wire  inst11_Q;\n",
      "wire  inst12_Q;\n",
      "wire  inst13_Q;\n",
      "wire  inst14_Q;\n",
      "wire  inst15_Q;\n",
      "wire  inst16_Q;\n",
      "wire  inst17_Q;\n",
      "wire  inst18_Q;\n",
      "wire  inst19_Q;\n",
      "wire  inst20_Q;\n",
      "wire  inst21_Q;\n",
      "wire  inst22_Q;\n",
      "wire  inst23_Q;\n",
      "SB_DFF inst0 (.C(CLK), .D(I[0]), .Q(inst0_Q));\n",
      "SB_DFF inst1 (.C(CLK), .D(I[1]), .Q(inst1_Q));\n",
      "SB_DFF inst2 (.C(CLK), .D(I[2]), .Q(inst2_Q));\n",
      "SB_DFF inst3 (.C(CLK), .D(I[3]), .Q(inst3_Q));\n",
      "SB_DFF inst4 (.C(CLK), .D(I[4]), .Q(inst4_Q));\n",
      "SB_DFF inst5 (.C(CLK), .D(I[5]), .Q(inst5_Q));\n",
      "SB_DFF inst6 (.C(CLK), .D(I[6]), .Q(inst6_Q));\n",
      "SB_DFF inst7 (.C(CLK), .D(I[7]), .Q(inst7_Q));\n",
      "SB_DFF inst8 (.C(CLK), .D(I[8]), .Q(inst8_Q));\n",
      "SB_DFF inst9 (.C(CLK), .D(I[9]), .Q(inst9_Q));\n",
      "SB_DFF inst10 (.C(CLK), .D(I[10]), .Q(inst10_Q));\n",
      "SB_DFF inst11 (.C(CLK), .D(I[11]), .Q(inst11_Q));\n",
      "SB_DFF inst12 (.C(CLK), .D(I[12]), .Q(inst12_Q));\n",
      "SB_DFF inst13 (.C(CLK), .D(I[13]), .Q(inst13_Q));\n",
      "SB_DFF inst14 (.C(CLK), .D(I[14]), .Q(inst14_Q));\n",
      "SB_DFF inst15 (.C(CLK), .D(I[15]), .Q(inst15_Q));\n",
      "SB_DFF inst16 (.C(CLK), .D(I[16]), .Q(inst16_Q));\n",
      "SB_DFF inst17 (.C(CLK), .D(I[17]), .Q(inst17_Q));\n",
      "SB_DFF inst18 (.C(CLK), .D(I[18]), .Q(inst18_Q));\n",
      "SB_DFF inst19 (.C(CLK), .D(I[19]), .Q(inst19_Q));\n",
      "SB_DFF inst20 (.C(CLK), .D(I[20]), .Q(inst20_Q));\n",
      "SB_DFF inst21 (.C(CLK), .D(I[21]), .Q(inst21_Q));\n",
      "SB_DFF inst22 (.C(CLK), .D(I[22]), .Q(inst22_Q));\n",
      "SB_DFF inst23 (.C(CLK), .D(I[23]), .Q(inst23_Q));\n",
      "assign O = {inst23_Q,inst22_Q,inst21_Q,inst20_Q,inst19_Q,inst18_Q,inst17_Q,inst16_Q,inst15_Q,inst14_Q,inst13_Q,inst12_Q,inst11_Q,inst10_Q,inst9_Q,inst8_Q,inst7_Q,inst6_Q,inst5_Q,inst4_Q,inst3_Q,inst2_Q,inst1_Q,inst0_Q};\n",
      "endmodule\n",
      "\n",
      "module Counter24 (output [23:0] O, output  COUT, input  CLK);\n",
      "wire [23:0] inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire [23:0] inst1_O;\n",
      "Addcout24 inst0 (.I0(inst1_O), .I1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}), .O(inst0_O), .COUT(inst0_COUT));\n",
      "Register24 inst1 (.I(inst0_O), .O(inst1_O), .CLK(CLK));\n",
      "assign O = inst1_O;\n",
      "assign COUT = inst0_COUT;\n",
      "endmodule\n",
      "\n",
      "module main (output  D1, input  CLKIN);\n",
      "wire [23:0] inst0_O;\n",
      "wire  inst0_COUT;\n",
      "Counter24 inst0 (.O(inst0_O), .COUT(inst0_COUT), .CLK(CLKIN));\n",
      "assign D1 = inst0_O[23];\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "with open(\"build/blink.v\", \"r\") as blink_verilog:\n",
    "    print(blink_verilog.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "set_io D1 99\n",
      "set_io CLKIN 21\n",
      "\n"
     ]
    }
   ],
   "source": [
    "with open(\"build/blink.pcf\", \"r\") as blink_pcf:\n",
    "    print(blink_pcf.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |                                                                            |\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |                                                                            |\n",
      " |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |\n",
      " |                                                                            |\n",
      " |  Permission to use, copy, modify, and/or distribute this software for any  |\n",
      " |  purpose with or without fee is hereby granted, provided that the above    |\n",
      " |  copyright notice and this permission notice appear in all copies.         |\n",
      " |                                                                            |\n",
      " |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n",
      " |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n",
      " |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n",
      " |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n",
      " |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n",
      " |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n",
      " |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n",
      " |                                                                            |\n",
      " \\----------------------------------------------------------------------------/\n",
      "\n",
      " Yosys 0.7 (git sha1 UNKNOWN, clang 8.0.0 -fPIC -Os)\n",
      "\n",
      "\n",
      "-- Parsing `build/blink.v' using frontend `verilog' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `build/blink.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\FullAdder'.\n",
      "Generating RTLIL representation for module `\\Addcout24'.\n",
      "Generating RTLIL representation for module `\\Register24'.\n",
      "Generating RTLIL representation for module `\\Counter24'.\n",
      "Generating RTLIL representation for module `\\main'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "-- Running command `synth_ice40 -top main -blif build/blink.blif' --\n",
      "\n",
      "2. Executing SYNTH_ICE40 pass.\n",
      "\n",
      "2.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\SB_IO'.\n",
      "Generating RTLIL representation for module `\\SB_GB_IO'.\n",
      "Generating RTLIL representation for module `\\SB_GB'.\n",
      "Generating RTLIL representation for module `\\SB_LUT4'.\n",
      "Generating RTLIL representation for module `\\SB_CARRY'.\n",
      "Generating RTLIL representation for module `\\SB_DFF'.\n",
      "Generating RTLIL representation for module `\\SB_DFFE'.\n",
      "Generating RTLIL representation for module `\\SB_DFFSR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFSS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFESR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFER'.\n",
      "Generating RTLIL representation for module `\\SB_DFFESS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFES'.\n",
      "Generating RTLIL representation for module `\\SB_DFFN'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNE'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNSR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNSS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNESR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNER'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNESS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNES'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4K'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNR'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNW'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNRNW'.\n",
      "Generating RTLIL representation for module `\\ICESTORM_LC'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_CORE'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2F_CORE'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2F_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_WARMBOOT'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.2.1. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Used module:     \\Counter24\n",
      "Used module:         \\Register24\n",
      "Used module:         \\Addcout24\n",
      "Used module:             \\FullAdder\n",
      "\n",
      "2.2.2. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Used module:     \\Counter24\n",
      "Used module:         \\Register24\n",
      "Used module:         \\Addcout24\n",
      "Used module:             \\FullAdder\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.3.3. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.3.4. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.3.7. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.4. Executing FLATTEN pass (flatten design).\n",
      "Mapping main.inst0 using Counter24.\n",
      "Mapping main.inst0.inst1 using Register24.\n",
      "Mapping main.inst0.inst0 using Addcout24.\n",
      "Mapping main.inst0.inst0.inst0 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst1 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst2 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst3 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst4 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst5 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst6 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst7 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst8 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst9 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst10 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst11 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst12 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst13 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst14 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst15 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst16 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst17 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst18 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst19 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst20 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst21 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst22 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst23 using FullAdder.\n",
      "No more expansions possible.\n",
      "Deleting now unused module Counter24.\n",
      "Deleting now unused module Register24.\n",
      "Deleting now unused module Addcout24.\n",
      "Deleting now unused module FullAdder.\n",
      "\n",
      "2.5. Executing TRIBUF pass.\n",
      "\n",
      "2.6. Executing DEMINOUT pass (demote inout ports to input or output).\n",
      "\n",
      "2.7. Executing SYNTH pass.\n",
      "\n",
      "2.7.1. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.7.1.3. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.7.1.4. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.7.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.7.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.7.1.7. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.7.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.7.2. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "  removing unused `\\SB_CARRY' cell `\\inst0.inst0.inst23.inst1'.\n",
      "  removing unused non-port wire \\inst0.inst0.inst23.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst23.COUT.\n",
      "  removing unused non-port wire \\inst0.inst0.inst23.inst1_CO.\n",
      "  removing unused non-port wire \\inst0.inst0.inst22.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst21.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst20.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst19.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst18.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst17.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst16.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst15.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst14.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst13.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst12.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst11.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst10.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst9.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst8.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst7.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst6.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst5.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst4.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst3.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst2.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst1.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst0.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst0.CIN.\n",
      "  removing unused non-port wire \\inst0.inst0.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.COUT.\n",
      "  removing unused non-port wire \\inst0.inst0.inst23_COUT.\n",
      "  removing unused non-port wire \\inst0.COUT.\n",
      "  removing unused non-port wire \\inst0.inst0_COUT.\n",
      "  removing unused non-port wire \\inst0_COUT.\n",
      "  removed 33 unused temporary wires.\n",
      "\n",
      "2.7.4. Executing CHECK pass (checking for obvious problems).\n",
      "checking module main..\n",
      "found and reported 0 problems.\n",
      "\n",
      "2.7.5. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.5.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.5.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.7.5.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.5.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "\n",
      "2.7.5.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.5.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7.6. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.7.7. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module main:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.7.8. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.7.9. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.9.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.9.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.7.9.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.9.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "\n",
      "2.7.9.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.9.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7.10. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.10.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "\n",
      "2.7.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.7.11. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.11.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.11.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.11.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "\n",
      "2.7.11.5. Finished fast OPT passes.\n",
      "\n",
      "2.7.12. Executing MEMORY pass.\n",
      "\n",
      "2.7.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).\n",
      "\n",
      "2.7.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "\n",
      "2.7.12.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "\n",
      "2.7.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.7.13. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "\n",
      "2.8. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).\n",
      "\n",
      "2.9. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.9.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K'.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K_M0'.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K_M123'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.10. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.10.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.10.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.10.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "\n",
      "2.10.5. Finished fast OPT passes.\n",
      "\n",
      "2.11. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).\n",
      "\n",
      "2.12. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.12.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.12.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.12.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.12.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "\n",
      "2.12.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.12.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.13. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.13.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.13.2. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_80_ice40_alu'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.14. Executing ICE40_OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Running ICE40 specific optimizations.\n",
      "Optimized away SB_CARRY cell main.inst0.inst0.inst0.inst1: CO=\\inst0.inst0.inst0.I0\n",
      "Mapping SB_LUT4 cell main.inst0.inst0.inst1.inst0 back to logic.\n",
      "\n",
      "2.14.2. Executing OPT_EXPR pass (perform const folding).\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$52' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [0] = \\inst0.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$61' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [0] = \\inst0.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$56' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [4] = \\inst0.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$55' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [3] = \\inst0.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$62' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [1] = $auto$simplemap.cc:309:simplemap_lut$51 [2]'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$63' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [2] = \\inst0.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$59' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [7] = \\inst0.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$64' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [3] = $auto$simplemap.cc:309:simplemap_lut$51 [6]'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$69' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$68 = $auto$simplemap.cc:309:simplemap_lut$65 [0]'.\n",
      "\n",
      "2.14.3. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$54' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$58'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [2] = $auto$simplemap.cc:309:simplemap_lut$51 [6]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$54' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$53' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$58'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [1] = $auto$simplemap.cc:309:simplemap_lut$51 [6]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$53' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$67' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$66'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$65 [1] = $auto$simplemap.cc:309:simplemap_lut$65 [0]\n",
      "    Removing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$67' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$57' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$58'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [5] = $auto$simplemap.cc:309:simplemap_lut$51 [6]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$57' from module `\\main'.\n",
      "Removed a total of 4 cells.\n",
      "\n",
      "2.14.4. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "\n",
      "2.14.6. Rerunning OPT passes. (Removed registers in this run.)\n",
      "\n",
      "2.14.7. Running ICE40 specific optimizations.\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.14.9. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.10. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.14.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "\n",
      "2.14.12. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).\n",
      "\n",
      "2.16. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).\n",
      "Selected cell types for direct conversion:\n",
      "  $_DFF_PP1_ -> $__DFFE_PP1\n",
      "  $_DFF_PP0_ -> $__DFFE_PP0\n",
      "  $_DFF_PN1_ -> $__DFFE_PN1\n",
      "  $_DFF_PN0_ -> $__DFFE_PN0\n",
      "  $_DFF_NP1_ -> $__DFFE_NP1\n",
      "  $_DFF_NP0_ -> $__DFFE_NP0\n",
      "  $_DFF_NN1_ -> $__DFFE_NN1\n",
      "  $_DFF_NN0_ -> $__DFFE_NN0\n",
      "  $_DFF_N_ -> $_DFFE_NP_\n",
      "  $_DFF_P_ -> $_DFFE_PP_\n",
      "Transforming FF to FF+Enable cells in module main:\n",
      "\n",
      "2.17. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.17.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP1'.\n",
      "Generating RTLIL representation for module `\\$lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.18. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.19. Executing SIMPLEMAP pass (map simple cells to gate primitives).\n",
      "\n",
      "2.20. Executing ICE40_FFINIT pass (implement FF init values).\n",
      "Handling FF init values in main.\n",
      "\n",
      "2.21. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).\n",
      "Merging set/reset $_MUX_ cells into SB_FFs in main.\n",
      "\n",
      "2.22. Executing ICE40_OPT pass (performing simple optimizations).\n",
      "\n",
      "2.22.1. Running ICE40 specific optimizations.\n",
      "\n",
      "2.22.2. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.22.3. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.22.4. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "\n",
      "2.22.6. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.23. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.23.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DLATCH_N_'.\n",
      "Generating RTLIL representation for module `\\$_DLATCH_P_'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.24. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.24.1. Extracting gate netlist of module `\\main' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.24.1.1. Executing ABC.\n",
      "Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_lut <abc-temp-dir>/lutdefs.txt \n",
      "ABC: + strash \n",
      "ABC: + dc2 \n",
      "ABC: + scorr \n",
      "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
      "ABC: + ifraig \n",
      "ABC: + retime -o \n",
      "ABC: + strash \n",
      "ABC: + dch -f \n",
      "ABC: + if \n",
      "ABC: + mfs \n",
      "ABC: + lutpack \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.24.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:              $lut cells:        2\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "Removed 0 unused cells and 4 unused wires.\n",
      "\n",
      "2.25. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.25.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP1'.\n",
      "Generating RTLIL representation for module `\\$lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.25.2. Executing AST frontend in derive mode using pre-parsed AST for module `\\$lut'.\n",
      "Parameter \\WIDTH = 2\n",
      "Parameter \\LUT = 4'0110\n",
      "Generating RTLIL representation for module `$paramod\\$lut\\WIDTH=2\\LUT=4'0110'.\n",
      "\n",
      "2.25.3. Continuing TECHMAP pass.\n",
      "Mapping main.$abc$83$auto$blifparse.cc:375:parse_blif$84 using $paramod\\$lut\\WIDTH=2\\LUT=4'0110.\n",
      "No more expansions possible.\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "\n",
      "2.26. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.26.1. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "\n",
      "2.26.2. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== main ===\n",
      "\n",
      "   Number of wires:                224\n",
      "   Number of wire bits:            408\n",
      "   Number of public wires:         224\n",
      "   Number of public wire bits:     408\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 70\n",
      "     SB_CARRY                       22\n",
      "     SB_DFF                         24\n",
      "     SB_LUT4                        24\n",
      "\n",
      "2.28. Executing CHECK pass (checking for obvious problems).\n",
      "checking module main..\n",
      "found and reported 0 problems.\n",
      "\n",
      "2.29. Executing BLIF backend.\n",
      "\n",
      "End of script. Logfile hash: 29660e898c, CPU: user 0.26s system 0.02s\n",
      "Yosys 0.7 (git sha1 UNKNOWN, clang 8.0.0 -fPIC -Os)\n",
      "Time spent: 42% 9x read_verilog (0 sec), 13% 1x share (0 sec), ...\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/blink.blif...\n",
      "prune...\n",
      "read_pcf build/blink.pcf...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          2 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          48 / 1280\n",
      "  DFF        24\n",
      "  CARRY      23\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 23\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLKIN$2, 24 / 24\n",
      "  promoted 1 nets\n",
      "    1 clk\n",
      "  1 globals\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 939\n",
      "  at iteration #50: temp = 10.684, wire length = 315\n",
      "  at iteration #100: temp = 3.60841, wire length = 180\n",
      "  at iteration #150: temp = 1.05362, wire length = 79\n",
      "  at iteration #200: temp = 0.0036575, wire length = 57\n",
      "  final wire length = 57\n",
      "\n",
      "After placement:\n",
      "PIOs       2 / 96\n",
      "PLBs       12 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.04s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     6 / 6944\n",
      "span_12    2 / 1440\n",
      "\n",
      "  route time 0.01s\n",
      "write_txt build/blink.txt...\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "yosys -p 'synth_ice40 -top main -blif build/blink.blif' build/blink.v\n",
    "arachne-pnr -d 1k -o build/blink.txt -p build/blink.pcf build/blink.blif \n",
    "icepack build/blink.txt build/blink.bin"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "init..\n",
      "Can't find iCE FTDI USB device (vendor_id 0x0403, device_id 0x6010).\n",
      "ABORT.\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "iceprog build/blink.bin"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
