Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0ca255ab71864b3fb6b277ffa96fb40b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Vivado_workspace/MultipleCycleCPU/MultipleCycleCPU.srcs/sources_1/imports/new/main.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataSelect32
Compiling module xil_defaultlib.SignOrZeroExtend
Compiling module xil_defaultlib.PCImmediate
Compiling module xil_defaultlib.DataSelect32_plus
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.DataSelect5
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
