#include <stdexcept>
#include "ps2_runtime_macros.h"
#include "ps2_runtime.h"
#include "ps2_recompiled_functions.h"
#include "ps2_recompiled_stubs.h"

#include "ps2_syscalls.h"
#include "ps2_stubs.h"

#ifdef PS2_FUNCTION_LOG_TRACKER
#include "ps2_log.h"
#endif

// Function: sub_001F6440
// Address: 0x1f6440 - 0x1f6490
void sub_001F6440_0x1f6440(uint8_t* rdram, R5900Context* ctx, PS2Runtime *runtime) {
#ifdef PS2_FUNCTION_LOG_TRACKER
    PS_LOG_ENTRY("sub_001F6440_0x1f6440");
#endif

    switch (ctx->pc) {
        case 0x1f6458u: goto label_1f6458;
        default: break;
    }

    ctx->pc = 0x1f6440u;

    // 0x1f6440: 0x27bdfff0  addiu       $sp, $sp, -0x10
    ctx->pc = 0x1f6440u;
    SET_GPR_S32(ctx, 29, (int32_t)ADD32(GPR_U32(ctx, 29), 4294967280));
    // 0x1f6444: 0xffb00000  sd          $s0, 0x0($sp)
    ctx->pc = 0x1f6444u;
    WRITE64(ADD32(GPR_U32(ctx, 29), 0), GPR_U64(ctx, 16));
    // 0x1f6448: 0x80802d  daddu       $s0, $a0, $zero
    ctx->pc = 0x1f6448u;
    SET_GPR_U64(ctx, 16, (uint64_t)GPR_U64(ctx, 4) + (uint64_t)GPR_U64(ctx, 0));
    // 0x1f644c: 0xffbf0008  sd          $ra, 0x8($sp)
    ctx->pc = 0x1f644cu;
    WRITE64(ADD32(GPR_U32(ctx, 29), 8), GPR_U64(ctx, 31));
    // 0x1f6450: 0xc043328  jal         func_10CCA0
    ctx->pc = 0x1F6450u;
    SET_GPR_U32(ctx, 31, 0x1F6458u);
    ctx->pc = 0x1F6454u;
    ctx->in_delay_slot = true;
    ctx->branch_pc = 0x1F6450u;
    // 0x1f6454: 0x8e040040  lw          $a0, 0x40($s0) (Delay Slot)
    SET_GPR_S32(ctx, 4, (int32_t)READ32(ADD32(GPR_U32(ctx, 16), 64)));
    ctx->in_delay_slot = false;
    ctx->pc = 0x10CCA0u;
    if (!runtime->dispatchGuestBranch(rdram, ctx, 0x10CCA0u, 0x1F6450u, 0x1F6458u, PS2Runtime::GuestBranchKind::DirectCall, "JAL")) {
        return;
    }
    ctx->pc = 0x1F6458u;
label_1f6458:
    // 0x1f6458: 0x8e030014  lw          $v1, 0x14($s0)
    ctx->pc = 0x1f6458u;
    SET_GPR_S32(ctx, 3, (int32_t)READ32(ADD32(GPR_U32(ctx, 16), 20)));
    // 0x1f645c: 0x8e040040  lw          $a0, 0x40($s0)
    ctx->pc = 0x1f645cu;
    SET_GPR_S32(ctx, 4, (int32_t)READ32(ADD32(GPR_U32(ctx, 16), 64)));
    // 0x1f6460: 0x24620803  addiu       $v0, $v1, 0x803
    ctx->pc = 0x1f6460u;
    SET_GPR_S32(ctx, 2, (int32_t)ADD32(GPR_U32(ctx, 3), 2051));
    // 0x1f6464: 0x24631002  addiu       $v1, $v1, 0x1002
    ctx->pc = 0x1f6464u;
    SET_GPR_S32(ctx, 3, (int32_t)ADD32(GPR_U32(ctx, 3), 4098));
    // 0x1f6468: 0x28450000  slti        $a1, $v0, 0x0
    ctx->pc = 0x1f6468u;
    SET_GPR_U64(ctx, 5, ((int64_t)GPR_S64(ctx, 2) < (int64_t)(int32_t)0) ? 1 : 0);
    // 0x1f646c: 0xdfbf0008  ld          $ra, 0x8($sp)
    ctx->pc = 0x1f646cu;
    SET_GPR_U64(ctx, 31, READ64(ADD32(GPR_U32(ctx, 29), 8)));
    // 0x1f6470: 0x65100b  movn        $v0, $v1, $a1
    ctx->pc = 0x1f6470u;
    if (GPR_U64(ctx, 5) != 0) SET_GPR_VEC(ctx, 2, GPR_VEC(ctx, 3));
    // 0x1f6474: 0x212c3  sra         $v0, $v0, 11
    ctx->pc = 0x1f6474u;
    SET_GPR_S32(ctx, 2, SRA32(GPR_S32(ctx, 2), 11));
    // 0x1f6478: 0x212c0  sll         $v0, $v0, 11
    ctx->pc = 0x1f6478u;
    SET_GPR_S32(ctx, 2, (int32_t)SLL32(GPR_U32(ctx, 2), 11));
    // 0x1f647c: 0xae020014  sw          $v0, 0x14($s0)
    ctx->pc = 0x1f647cu;
    WRITE32(ADD32(GPR_U32(ctx, 16), 20), GPR_U32(ctx, 2));
    // 0x1f6480: 0xdfb00000  ld          $s0, 0x0($sp)
    ctx->pc = 0x1f6480u;
    SET_GPR_U64(ctx, 16, READ64(ADD32(GPR_U32(ctx, 29), 0)));
    // 0x1f6484: 0x8043320  j           func_10CC80
    ctx->pc = 0x1F6484u;
    ctx->pc = 0x1F6488u;
    ctx->in_delay_slot = true;
    ctx->branch_pc = 0x1F6484u;
    // 0x1f6488: 0x27bd0010  addiu       $sp, $sp, 0x10 (Delay Slot)
    SET_GPR_S32(ctx, 29, (int32_t)ADD32(GPR_U32(ctx, 29), 16));
    ctx->in_delay_slot = false;
    ctx->pc = 0x10CC80u;
    sub_0010CC80_0x10cc80(rdram, ctx, runtime); return;
    ctx->pc = 0x1F648Cu;
    // 0x1f648c: 0x0  nop
    ctx->pc = 0x1f648cu;
    // NOP
    if (ctx->pc == 0x1f648cu) { ctx->pc = 0x1f6490u; }
}
