$date
	Mon Dec 19 23:01:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SSDTB $end
$scope module SSD $end
$var wire 1 ! BD $end
$var wire 1 " BnotC $end
$var wire 1 # BnotCD $end
$var wire 1 $ BnotD $end
$var wire 1 % CD $end
$var wire 1 & CnotD $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) c $end
$var wire 1 * d $end
$var wire 1 + e $end
$var wire 1 , f $end
$var wire 1 - g $end
$var wire 1 . inputA $end
$var wire 1 / inputB $end
$var wire 1 0 inputC $end
$var wire 1 1 inputD $end
$var wire 1 2 notB $end
$var wire 1 3 notBC $end
$var wire 1 4 notBnotD $end
$var wire 1 5 notC $end
$var wire 1 6 notCnotD $end
$var wire 1 7 notD $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
17
16
15
14
03
12
01
00
0/
0.
0-
1,
1+
1*
1)
1(
1'
0&
0%
0$
0#
0"
0!
$end
#10
0*
0'
0+
0,
04
06
07
11
#20
1+
1*
14
1&
1-
17
0)
05
1'
13
01
10
#30
0+
04
0&
07
1%
1)
11
#40
1,
0*
1$
16
1"
1-
1(
17
15
0'
0%
03
02
01
00
1/
#50
0(
1*
06
0$
1'
07
1!
1#
11
#60
1+
1*
1&
1$
0"
17
0!
0#
05
01
10
#70
0*
0+
0-
0,
0&
0$
1(
07
1!
1%
11
#80
1+
16
14
1*
17
15
0%
12
0!
1)
1,
1-
01
00
0/
1.
#90
0+
04
06
07
11
#100
