

================================================================
== Vitis HLS Report for 'decoder_bit_Block_split148_proc3_Pipeline_VITIS_LOOP_216_4'
================================================================
* Date:           Mon Dec  5 17:43:03 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_decoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.490 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  1.320 us|  1.320 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_216_4  |       64|       64|         2|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 5 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i_3"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader15"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i7 %i_3" [ecc_decoder_src/src/decoder.cpp:216]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.81ns)   --->   "%icmp_ln216 = icmp_eq  i7 %i, i7 64" [ecc_decoder_src/src/decoder.cpp:216]   --->   Operation 10 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.77ns)   --->   "%add_ln216 = add i7 %i, i7 1" [ecc_decoder_src/src/decoder.cpp:216]   --->   Operation 12 'add' 'add_ln216' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void, void %.loopexit.loopexit147.exitStub" [ecc_decoder_src/src/decoder.cpp:216]   --->   Operation 13 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_3_cast = zext i7 %i" [ecc_decoder_src/src/decoder.cpp:216]   --->   Operation 14 'zext' 'i_3_cast' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%temp_trellis_metric_addr = getelementptr i32 %temp_trellis_metric, i64 0, i64 %i_3_cast" [ecc_decoder_src/src/decoder.cpp:217]   --->   Operation 15 'getelementptr' 'temp_trellis_metric_addr' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.23ns)   --->   "%temp_trellis_metric_load = load i6 %temp_trellis_metric_addr" [ecc_decoder_src/src/decoder.cpp:217]   --->   Operation 16 'load' 'temp_trellis_metric_load' <Predicate = (!icmp_ln216)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln216 = store i7 %add_ln216, i7 %i_3" [ecc_decoder_src/src/decoder.cpp:216]   --->   Operation 17 'store' 'store_ln216' <Predicate = (!icmp_ln216)> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln216)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.49>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln217 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [ecc_decoder_src/src/decoder.cpp:217]   --->   Operation 18 'specloopname' 'specloopname_ln217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (1.23ns)   --->   "%temp_trellis_metric_load = load i6 %temp_trellis_metric_addr" [ecc_decoder_src/src/decoder.cpp:217]   --->   Operation 19 'load' 'temp_trellis_metric_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 20 [1/1] (1.01ns)   --->   "%add_ln217 = add i32 %temp_trellis_metric_load, i32 4194967296" [ecc_decoder_src/src/decoder.cpp:217]   --->   Operation 20 'add' 'add_ln217' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trellis_metric_addr = getelementptr i32 %trellis_metric, i64 0, i64 %i_3_cast" [ecc_decoder_src/src/decoder.cpp:217]   --->   Operation 21 'getelementptr' 'trellis_metric_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.23ns)   --->   "%store_ln217 = store i32 %add_ln217, i6 %trellis_metric_addr" [ecc_decoder_src/src/decoder.cpp:217]   --->   Operation 22 'store' 'store_ln217' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln216 = br void %.preheader15" [ecc_decoder_src/src/decoder.cpp:216]   --->   Operation 23 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', ecc_decoder_src/src/decoder.cpp:216) on local variable 'i' [7]  (0 ns)
	'getelementptr' operation ('temp_trellis_metric_addr', ecc_decoder_src/src/decoder.cpp:217) [16]  (0 ns)
	'load' operation ('temp_trellis_metric_load', ecc_decoder_src/src/decoder.cpp:217) on array 'temp_trellis_metric' [17]  (1.24 ns)
	blocking operation 0.007 ns on control path)

 <State 2>: 3.49ns
The critical path consists of the following:
	'load' operation ('temp_trellis_metric_load', ecc_decoder_src/src/decoder.cpp:217) on array 'temp_trellis_metric' [17]  (1.24 ns)
	'add' operation ('add_ln217', ecc_decoder_src/src/decoder.cpp:217) [18]  (1.02 ns)
	'store' operation ('store_ln217', ecc_decoder_src/src/decoder.cpp:217) of variable 'add_ln217', ecc_decoder_src/src/decoder.cpp:217 on array 'trellis_metric' [20]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
