`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 12.12.2025 11:23:04
// Design Name: 
// Module Name: FA_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module FA_tb();
    reg a,b,c;
    wire sum,carry;
    fulladder dut(sum,carry,a,b,c);
    initial
    begin
       a = 0; b = 0; c = 0;
   #20 a = 0; b = 0; c = 1;
   #10 a = 0; b = 1; c = 0;
   #30 a = 0; b = 1; c = 1;
   #25 a = 1; b = 0; c = 0;
   #35 a = 1; b = 0;c = 0;
   #40 a = 1; b = 0; c = 1;
   #45 a = 1; b = 1; c = 1;
   end
endmodule
