Running in Lattice mode


Starting:    C:\ispLEVER_Classic2_0\synpbase\win64\mbin\synbatch.exe
Install:     C:\ispLEVER_Classic2_0\synpbase
Date:        Sun Sep 25 21:45:15 2016
Version:     I-2014.03LC 

Arguments:   -product synplify_pro  -batch c:/users/elith/documents/github/vhdl-isp/practica1\prueba.prj
ProductType: synplify_pro





log file: "C:\users\elith\documents\github\vhdl-isp\practica1\prueba.srr"

Generating HDL info...
hdl_info_gen Completed
Return Code: 0
Run Time:0h:00m:01s
log file: "C:\users\elith\documents\github\vhdl-isp\practica1\prueba.srr"

Running prueba|practica1

Running: Compile on prueba|practica1

Running: Compile Process on prueba|practica1

Running: Compile Input on prueba|practica1
Copied C:\users\elith\documents\github\vhdl-isp\practica1\synwork\prueba_comp.srs to C:\users\elith\documents\github\vhdl-isp\practica1\prueba.srs
compiler Completed
Return Code: 0
Run Time:0h:00m:01s

Running: Multi-srs Generator on prueba|practica1
Copied C:\users\elith\documents\github\vhdl-isp\practica1\synwork\prueba_comp.srs to C:\users\elith\documents\github\vhdl-isp\practica1\synwork\prueba_s.srs
multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:01s
Copied C:\users\elith\documents\github\vhdl-isp\practica1\synwork\prueba_mult.srs to C:\users\elith\documents\github\vhdl-isp\practica1\prueba.srs
Copied C:\users\elith\documents\github\vhdl-isp\practica1\prueba.srr to C:\users\elith\documents\github\vhdl-isp\practica1\prueba.srf
Complete: Compile Process on prueba|practica1
Complete: Compile on prueba|practica1

Running: Map on prueba|practica1

Running: Map & Optimize on prueba|practica1
fpga_mapper Completed
Return Code: 0
Run Time:0h:00m:01s
Complete: Map on prueba|practica1
Copied C:\users\elith\documents\github\vhdl-isp\practica1\prueba.srr to C:\users\elith\documents\github\vhdl-isp\practica1\prueba.srf
Complete: Logic Synthesis on prueba|practica1

exit status=0

exit status=0

