// Seed: 3270195555
module module_0 (
    input wire id_0
    , id_24,
    input wor id_1,
    output supply0 id_2,
    output wire id_3,
    output wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wand id_10,
    output supply1 id_11,
    inout tri1 id_12,
    input wor id_13,
    output tri0 id_14,
    output supply1 id_15,
    input supply1 id_16
    , id_25,
    output tri id_17,
    output supply1 id_18,
    input wor id_19,
    input tri id_20,
    input uwire id_21,
    output tri0 id_22
);
  wire id_26, id_27, id_28, id_29, id_30;
  assign id_22 = id_5;
  id_31(
      id_10, 1, id_6, 1, id_7
  );
  wire id_32, id_33, id_34, id_35, id_36;
  wire id_37;
  wire id_39;
  assign id_15 = 1;
  assign id_37 = id_33;
endmodule
module module_1 (
    input tri0 id_0,
    inout supply1 id_1
);
  assign id_1 = id_0;
  wire id_3;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
  rpmos (.id_0(1'b0));
  wire id_4, id_5, id_6;
  wire id_7, id_8, id_9;
endmodule
