****************************************
Report : analysis_coverage
	-status_details {violated}
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Fri Mar 13 18:32:14 2020
****************************************

Type of Check         Total              Met         Violated         Untested
--------------------------------------------------------------------------------
setup                 15333     14374 ( 94%)       847 (  6%)       112 (  1%)
hold                  15333     14672 ( 96%)       549 (  4%)       112 (  1%)
min_pulse_width       25514     25514 (100%)         0 (  0%)         0 (  0%)
out_setup              1144       230 ( 20%)         2 (  0%)       912 ( 80%)
out_hold               1144       232 ( 20%)         0 (  0%)       912 ( 80%)
--------------------------------------------------------------------------------
All Checks            58468     55022 ( 94%)      1398 (  2%)      2048 (  4%)


Constrained                  Related                     Check
Pin                          Pin            Clock        Type              Slack
--------------------------------------------------------------------------------
core/be/be_mem/dtlb/entry_ram/data_o_reg_32_/D CLK(rise) core_clk setup   -2.365
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__32_/D CLK(rise) core_clk setup   -2.354
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__1_/D CLK(rise) core_clk setup   -2.350
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__16_/D CLK(rise) core_clk setup   -2.342
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__14_/D CLK(rise) core_clk setup   -2.342
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__6_/D CLK(rise) core_clk setup   -2.341
core/be/be_mem/dtlb/entry_ram/data_o_reg_6_/D CLK(rise) core_clk setup    -2.340
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__30_/D CLK(rise) core_clk setup   -2.339
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__25_/D CLK(rise) core_clk setup   -2.337
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__13_/D CLK(rise) core_clk setup   -2.336
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__29_/D CLK(rise) core_clk setup   -2.334
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__18_/D CLK(rise) core_clk setup   -2.333
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__6_/D CLK(rise) core_clk setup   -2.332
core/be/be_mem/dtlb/entry_ram/data_o_reg_28_/D CLK(rise) core_clk setup   -2.332
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__26_/D CLK(rise) core_clk setup   -2.331
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__17_/D CLK(rise) core_clk setup   -2.331
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__10_/D CLK(rise) core_clk setup   -2.331
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__32_/D CLK(rise) core_clk setup   -2.329
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__3_/D CLK(rise) core_clk setup   -2.329
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__27_/D CLK(rise) core_clk setup   -2.328
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__25_/D CLK(rise) core_clk setup   -2.328
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__17_/D CLK(rise) core_clk setup   -2.327
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__33_/D CLK(rise) core_clk setup   -2.326
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__8_/D CLK(rise) core_clk setup   -2.326
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__4_/D CLK(rise) core_clk setup   -2.325
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__17_/D CLK(rise) core_clk setup   -2.325
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__4_/D CLK(rise) core_clk setup   -2.324
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__26_/D CLK(rise) core_clk setup   -2.324
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__31_/D CLK(rise) core_clk setup   -2.322
core/be/be_mem/dtlb/entry_ram/data_o_reg_26_/D CLK(rise) core_clk setup   -2.322
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__31_/D CLK(rise) core_clk setup   -2.322
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__14_/D CLK(rise) core_clk setup   -2.320
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__30_/D CLK(rise) core_clk setup   -2.319
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__27_/D CLK(rise) core_clk setup   -2.319
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__13_/D CLK(rise) core_clk setup   -2.318
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__18_/D CLK(rise) core_clk setup   -2.318
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__26_/D CLK(rise) core_clk setup   -2.317
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__28_/D CLK(rise) core_clk setup   -2.317
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__16_/D CLK(rise) core_clk setup   -2.316
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__32_/D CLK(rise) core_clk setup   -2.315
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__15_/D CLK(rise) core_clk setup   -2.315
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__6_/D CLK(rise) core_clk setup   -2.314
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__17_/D CLK(rise) core_clk setup   -2.312
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__21_/D CLK(rise) core_clk setup   -2.312
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__21_/D CLK(rise) core_clk setup   -2.311
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__25_/D CLK(rise) core_clk setup   -2.311
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__13_/D CLK(rise) core_clk setup   -2.311
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__28_/D CLK(rise) core_clk setup   -2.311
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__6_/D CLK(rise) core_clk setup   -2.311
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__14_/D CLK(rise) core_clk setup   -2.310
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__28_/D CLK(rise) core_clk setup   -2.310
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__20_/D CLK(rise) core_clk setup   -2.309
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__32_/D CLK(rise) core_clk setup   -2.309
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__9_/D CLK(rise) core_clk setup   -2.308
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__11_/D CLK(rise) core_clk setup   -2.307
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__16_/D CLK(rise) core_clk setup   -2.307
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__24_/D CLK(rise) core_clk setup   -2.306
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__3_/D CLK(rise) core_clk setup   -2.305
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__23_/D CLK(rise) core_clk setup   -2.305
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__17_/D CLK(rise) core_clk setup   -2.304
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__5_/D CLK(rise) core_clk setup   -2.303
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__4_/D CLK(rise) core_clk setup   -2.302
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__24_/D CLK(rise) core_clk setup   -2.302
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__1_/D CLK(rise) core_clk setup   -2.302
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__7_/D CLK(rise) core_clk setup   -2.302
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__6_/D CLK(rise) core_clk setup   -2.301
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__1_/D CLK(rise) core_clk setup   -2.300
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__22_/D CLK(rise) core_clk setup   -2.300
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__3_/D CLK(rise) core_clk setup   -2.300
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__26_/D CLK(rise) core_clk setup   -2.299
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__29_/D CLK(rise) core_clk setup   -2.299
core/be/be_mem/dtlb/entry_ram/data_o_reg_13_/D CLK(rise) core_clk setup   -2.299
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__16_/D CLK(rise) core_clk setup   -2.299
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__27_/D CLK(rise) core_clk setup   -2.299
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__25_/D CLK(rise) core_clk setup   -2.299
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__20_/D CLK(rise) core_clk setup   -2.299
core/be/be_mem/dtlb/entry_ram/data_o_reg_10_/D CLK(rise) core_clk setup   -2.298
core/be/be_mem/dtlb/entry_ram/data_o_reg_18_/D CLK(rise) core_clk setup   -2.298
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__5_/D CLK(rise) core_clk setup   -2.298
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__17_/D CLK(rise) core_clk setup   -2.298
core/be/be_mem/dtlb/entry_ram/data_o_reg_31_/D CLK(rise) core_clk setup   -2.297
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__2_/D CLK(rise) core_clk setup   -2.297
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__5_/D CLK(rise) core_clk setup   -2.297
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__28_/D CLK(rise) core_clk setup   -2.297
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__4_/D CLK(rise) core_clk setup   -2.296
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__26_/D CLK(rise) core_clk setup   -2.296
core/be/be_mem/dtlb/entry_ram/data_o_reg_12_/D CLK(rise) core_clk setup   -2.294
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__12_/D CLK(rise) core_clk setup   -2.293
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__3_/D CLK(rise) core_clk setup   -2.292
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__13_/D CLK(rise) core_clk setup   -2.292
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__30_/D CLK(rise) core_clk setup   -2.292
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__33_/D CLK(rise) core_clk setup   -2.292
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__26_/D CLK(rise) core_clk setup   -2.291
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__10_/D CLK(rise) core_clk setup   -2.291
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__5_/D CLK(rise) core_clk setup   -2.290
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__8_/D CLK(rise) core_clk setup   -2.290
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__23_/D CLK(rise) core_clk setup   -2.290
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__4_/D CLK(rise) core_clk setup   -2.289
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__31_/D CLK(rise) core_clk setup   -2.288
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__27_/D CLK(rise) core_clk setup   -2.287
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__27_/D CLK(rise) core_clk setup   -2.286
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__18_/D CLK(rise) core_clk setup   -2.286
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__23_/D CLK(rise) core_clk setup   -2.285
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__1_/D CLK(rise) core_clk setup   -2.285
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__22_/D CLK(rise) core_clk setup   -2.285
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__31_/D CLK(rise) core_clk setup   -2.285
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__22_/D CLK(rise) core_clk setup   -2.284
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__9_/D CLK(rise) core_clk setup   -2.284
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__3_/D CLK(rise) core_clk setup   -2.284
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__5_/D CLK(rise) core_clk setup   -2.284
core/be/be_mem/dtlb/entry_ram/data_o_reg_2_/D CLK(rise) core_clk setup    -2.283
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__8_/D CLK(rise) core_clk setup   -2.283
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__2_/D CLK(rise) core_clk setup   -2.283
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__12_/D CLK(rise) core_clk setup   -2.283
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__4_/D CLK(rise) core_clk setup   -2.283
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__14_/D CLK(rise) core_clk setup   -2.282
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__1_/D CLK(rise) core_clk setup   -2.282
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__16_/D CLK(rise) core_clk setup   -2.282
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__2_/D CLK(rise) core_clk setup   -2.282
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__13_/D CLK(rise) core_clk setup   -2.281
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__28_/D CLK(rise) core_clk setup   -2.281
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__16_/D CLK(rise) core_clk setup   -2.281
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__0_/D CLK(rise) core_clk setup   -2.281
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__28_/D CLK(rise) core_clk setup   -2.281
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__33_/D CLK(rise) core_clk setup   -2.281
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__30_/D CLK(rise) core_clk setup   -2.280
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__12_/D CLK(rise) core_clk setup   -2.280
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__9_/D CLK(rise) core_clk setup   -2.280
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__10_/D CLK(rise) core_clk setup   -2.280
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__26_/D CLK(rise) core_clk setup   -2.280
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__2_/D CLK(rise) core_clk setup   -2.279
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__29_/D CLK(rise) core_clk setup   -2.279
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__6_/D CLK(rise) core_clk setup   -2.279
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__10_/D CLK(rise) core_clk setup   -2.279
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__8_/D CLK(rise) core_clk setup   -2.279
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__10_/D CLK(rise) core_clk setup   -2.278
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__29_/D CLK(rise) core_clk setup   -2.278
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__18_/D CLK(rise) core_clk setup   -2.278
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__2_/D CLK(rise) core_clk setup   -2.277
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__0_/D CLK(rise) core_clk setup   -2.277
core/be/be_mem/dtlb/entry_ram/data_o_reg_5_/D CLK(rise) core_clk setup    -2.276
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__25_/D CLK(rise) core_clk setup   -2.276
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__5_/D CLK(rise) core_clk setup   -2.276
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__26_/D CLK(rise) core_clk setup   -2.276
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__30_/D CLK(rise) core_clk setup   -2.275
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__5_/D CLK(rise) core_clk setup   -2.274
core/be/be_mem/dtlb/entry_ram/data_o_reg_16_/D CLK(rise) core_clk setup   -2.274
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__29_/D CLK(rise) core_clk setup   -2.273
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__0_/D CLK(rise) core_clk setup   -2.272
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__18_/D CLK(rise) core_clk setup   -2.272
core/be/be_mem/dtlb/entry_ram/data_o_reg_8_/D CLK(rise) core_clk setup    -2.272
core/be/be_mem/dtlb/entry_ram/data_o_reg_1_/D CLK(rise) core_clk setup    -2.271
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__13_/D CLK(rise) core_clk setup   -2.271
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__15_/D CLK(rise) core_clk setup   -2.271
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__7_/D CLK(rise) core_clk setup   -2.270
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__3_/D CLK(rise) core_clk setup   -2.270
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__1_/D CLK(rise) core_clk setup   -2.270
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__2_/D CLK(rise) core_clk setup   -2.270
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__28_/D CLK(rise) core_clk setup   -2.270
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__7_/D CLK(rise) core_clk setup   -2.269
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__14_/D CLK(rise) core_clk setup   -2.269
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__32_/D CLK(rise) core_clk setup   -2.269
core/be/be_mem/dtlb/entry_ram/data_o_reg_14_/D CLK(rise) core_clk setup   -2.269
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__19_/D CLK(rise) core_clk setup   -2.268
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__11_/D CLK(rise) core_clk setup   -2.268
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__23_/D CLK(rise) core_clk setup   -2.267
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__15_/D CLK(rise) core_clk setup   -2.267
core/be/be_mem/dtlb/entry_ram/data_o_reg_33_/D CLK(rise) core_clk setup   -2.267
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__22_/D CLK(rise) core_clk setup   -2.267
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__11_/D CLK(rise) core_clk setup   -2.266
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__22_/D CLK(rise) core_clk setup   -2.266
core/be/be_mem/dtlb/entry_ram/data_o_reg_21_/D CLK(rise) core_clk setup   -2.265
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__1_/D CLK(rise) core_clk setup   -2.265
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__19_/D CLK(rise) core_clk setup   -2.265
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__31_/D CLK(rise) core_clk setup   -2.264
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__20_/D CLK(rise) core_clk setup   -2.264
core/be/be_mem/dtlb/entry_ram/data_o_reg_4_/D CLK(rise) core_clk setup    -2.263
core/be/be_mem/dtlb/entry_ram/data_o_reg_25_/D CLK(rise) core_clk setup   -2.262
core/be/be_mem/dtlb/entry_ram/data_o_reg_17_/D CLK(rise) core_clk setup   -2.261
core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/D CLK(rise) core_clk setup   -2.259
core/be/be_mem/dtlb/entry_ram/data_o_reg_3_/D CLK(rise) core_clk setup    -2.259
core/be/be_mem/dtlb/entry_ram/data_o_reg_27_/D CLK(rise) core_clk setup   -2.257
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__4_/D CLK(rise) core_clk setup   -2.257
core/be/be_mem/dtlb/entry_ram/data_o_reg_23_/D CLK(rise) core_clk setup   -2.257
core/be/be_mem/dtlb/entry_ram/data_o_reg_11_/D CLK(rise) core_clk setup   -2.256
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__27_/D CLK(rise) core_clk setup   -2.256
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__18_/D CLK(rise) core_clk setup   -2.255
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__30_/D CLK(rise) core_clk setup   -2.255
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__31_/D CLK(rise) core_clk setup   -2.255
core/be/be_mem/dtlb/entry_ram/data_o_reg_30_/D CLK(rise) core_clk setup   -2.255
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__25_/D CLK(rise) core_clk setup   -2.255
core/be/be_mem/dtlb/entry_ram/data_o_reg_24_/D CLK(rise) core_clk setup   -2.254
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__33_/D CLK(rise) core_clk setup   -2.254
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__33_/D CLK(rise) core_clk setup   -2.254
core/be/be_mem/dtlb/entry_ram/data_o_reg_7_/D CLK(rise) core_clk setup    -2.254
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__8_/D CLK(rise) core_clk setup   -2.254
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__13_/D CLK(rise) core_clk setup   -2.253
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__8_/D CLK(rise) core_clk setup   -2.253
core/be/be_mem/dtlb/entry_ram/data_o_reg_19_/D CLK(rise) core_clk setup   -2.253
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__27_/D CLK(rise) core_clk setup   -2.253
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__18_/D CLK(rise) core_clk setup   -2.253
core/be/be_mem/dtlb/entry_ram/data_o_reg_22_/D CLK(rise) core_clk setup   -2.252
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__1_/D CLK(rise) core_clk setup   -2.252
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__33_/D CLK(rise) core_clk setup   -2.251
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__29_/D CLK(rise) core_clk setup   -2.250
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__16_/D CLK(rise) core_clk setup   -2.250
core/be/be_mem/dtlb/entry_ram/data_o_reg_29_/D CLK(rise) core_clk setup   -2.250
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__32_/D CLK(rise) core_clk setup   -2.249
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__31_/D CLK(rise) core_clk setup   -2.249
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__22_/D CLK(rise) core_clk setup   -2.249
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__29_/D CLK(rise) core_clk setup   -2.249
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__22_/D CLK(rise) core_clk setup   -2.249
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__2_/D CLK(rise) core_clk setup   -2.248
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__7_/D CLK(rise) core_clk setup   -2.248
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__0_/D CLK(rise) core_clk setup   -2.248
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__17_/D CLK(rise) core_clk setup   -2.248
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__33_/D CLK(rise) core_clk setup   -2.247
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__0_/D CLK(rise) core_clk setup   -2.247
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__10_/D CLK(rise) core_clk setup   -2.247
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__3_/D CLK(rise) core_clk setup   -2.247
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__10_/D CLK(rise) core_clk setup   -2.246
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__0_/D CLK(rise) core_clk setup   -2.246
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__14_/D CLK(rise) core_clk setup   -2.246
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__32_/D CLK(rise) core_clk setup   -2.245
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__30_/D CLK(rise) core_clk setup   -2.245
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__2_/D CLK(rise) core_clk setup   -2.245
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__7_/D CLK(rise) core_clk setup   -2.245
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__28_/D CLK(rise) core_clk setup   -2.245
core/be/be_mem/dtlb/entry_ram/data_o_reg_15_/D CLK(rise) core_clk setup   -2.245
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__31_/D CLK(rise) core_clk setup   -2.245
core/be/be_mem/dtlb/entry_ram/data_o_reg_0_/D CLK(rise) core_clk setup    -2.245
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__12_/D CLK(rise) core_clk setup   -2.245
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__14_/D CLK(rise) core_clk setup   -2.245
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__8_/D CLK(rise) core_clk setup   -2.245
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__6_/D CLK(rise) core_clk setup   -2.244
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__15_/D CLK(rise) core_clk setup   -2.244
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__0_/D CLK(rise) core_clk setup   -2.243
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__19_/D CLK(rise) core_clk setup   -2.242
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__25_/D CLK(rise) core_clk setup   -2.242
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__15_/D CLK(rise) core_clk setup   -2.242
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__32_/D CLK(rise) core_clk setup   -2.242
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__13_/D CLK(rise) core_clk setup   -2.241
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__12_/D CLK(rise) core_clk setup   -2.240
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__9_/D CLK(rise) core_clk setup   -2.240
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__9_/D CLK(rise) core_clk setup   -2.240
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__6_/D CLK(rise) core_clk setup   -2.240
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__11_/D CLK(rise) core_clk setup   -2.240
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__15_/D CLK(rise) core_clk setup   -2.239
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__19_/D CLK(rise) core_clk setup   -2.239
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__12_/D CLK(rise) core_clk setup   -2.237
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__21_/D CLK(rise) core_clk setup   -2.235
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__11_/D CLK(rise) core_clk setup   -2.235
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__10_/D CLK(rise) core_clk setup   -2.235
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__20_/D CLK(rise) core_clk setup   -2.234
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__23_/D CLK(rise) core_clk setup   -2.234
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__7_/D CLK(rise) core_clk setup   -2.233
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__24_/D CLK(rise) core_clk setup   -2.233
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__20_/D CLK(rise) core_clk setup   -2.233
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__11_/D CLK(rise) core_clk setup   -2.232
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__15_/D CLK(rise) core_clk setup   -2.230
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__7_/D CLK(rise) core_clk setup   -2.230
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__20_/D CLK(rise) core_clk setup   -2.225
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__12_/D CLK(rise) core_clk setup   -2.223
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__19_/D CLK(rise) core_clk setup   -2.222
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__9_/D CLK(rise) core_clk setup   -2.222
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__21_/D CLK(rise) core_clk setup   -2.222
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__24_/D CLK(rise) core_clk setup   -2.222
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__25_/D CLK(rise) core_clk setup   -2.221
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__21_/D CLK(rise) core_clk setup   -2.221
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__4_/D CLK(rise) core_clk setup   -2.221
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__24_/D CLK(rise) core_clk setup   -2.220
core/be/be_mem/dtlb/entry_ram/data_o_reg_9_/D CLK(rise) core_clk setup    -2.220
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__3_/D CLK(rise) core_clk setup   -2.219
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__33_/D CLK(rise) core_clk setup   -2.218
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__8_/D CLK(rise) core_clk setup   -2.218
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__30_/D CLK(rise) core_clk setup   -2.217
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__18_/D CLK(rise) core_clk setup   -2.217
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__22_/D CLK(rise) core_clk setup   -2.214
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__14_/D CLK(rise) core_clk setup   -2.213
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__5_/D CLK(rise) core_clk setup   -2.213
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__17_/D CLK(rise) core_clk setup   -2.213
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__0_/D CLK(rise) core_clk setup   -2.213
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__27_/D CLK(rise) core_clk setup   -2.212
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__29_/D CLK(rise) core_clk setup   -2.212
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__15_/D CLK(rise) core_clk setup   -2.211
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__16_/D CLK(rise) core_clk setup   -2.211
core/be/be_mem/dtlb/entry_ram/data_o_reg_20_/D CLK(rise) core_clk setup   -2.209
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__12_/D CLK(rise) core_clk setup   -2.208
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__11_/D CLK(rise) core_clk setup   -2.201
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__19_/D CLK(rise) core_clk setup   -2.200
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__20_/D CLK(rise) core_clk setup   -2.199
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__24_/D CLK(rise) core_clk setup   -2.198
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__9_/D CLK(rise) core_clk setup   -2.198
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__24_/D CLK(rise) core_clk setup   -2.197
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__19_/D CLK(rise) core_clk setup   -2.196
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__21_/D CLK(rise) core_clk setup   -2.196
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__21_/D CLK(rise) core_clk setup   -2.195
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__23_/D CLK(rise) core_clk setup   -2.194
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__23_/D CLK(rise) core_clk setup   -2.193
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__11_/D CLK(rise) core_clk setup   -2.168
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__24_/D CLK(rise) core_clk setup   -2.166
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__19_/D CLK(rise) core_clk setup   -2.166
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__20_/D CLK(rise) core_clk setup   -2.166
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__9_/D CLK(rise) core_clk setup   -2.165
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__23_/D CLK(rise) core_clk setup   -2.165
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__7_/D CLK(rise) core_clk setup   -2.164
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__21_/D CLK(rise) core_clk setup   -2.163
core/be/be_mem/dtlb/r_v_reg/data_r_reg_0_/D CLK(rise) core_clk setup      -2.134
core/be/be_mem/dtlb/plru/lru_r_reg_2_/D CLK(rise) core_clk setup          -2.032
core/be/be_mem/dtlb/plru/lru_r_reg_4_/D CLK(rise) core_clk setup          -1.921
core/be/be_mem/dtlb/plru/lru_r_reg_1_/D CLK(rise) core_clk setup          -1.921
core/be/be_mem/dtlb/plru/lru_r_reg_3_/D CLK(rise) core_clk setup          -1.916
core/be/be_mem/dtlb/plru/lru_r_reg_6_/D CLK(rise) core_clk setup          -1.910
core/be/be_mem/dtlb/plru/lru_r_reg_5_/D CLK(rise) core_clk setup          -1.905
core/be/be_mem/dtlb/plru/lru_r_reg_0_/D CLK(rise) core_clk setup          -1.873
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__56_/D CLK(rise) core_clk setup   -1.459
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__56_/D CLK(rise) core_clk setup   -1.425
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__41_/D CLK(rise) core_clk setup   -1.414
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__42_/D CLK(rise) core_clk setup   -1.413
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__52_/D CLK(rise) core_clk setup   -1.412
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__52_/D CLK(rise) core_clk setup   -1.410
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__77_/D CLK(rise) core_clk setup   -1.397
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__57_/D CLK(rise) core_clk setup   -1.396
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__71_/D CLK(rise) core_clk setup   -1.395
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__54_/D CLK(rise) core_clk setup   -1.393
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__72_/D CLK(rise) core_clk setup   -1.393
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__73_/D CLK(rise) core_clk setup   -1.393
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__53_/D CLK(rise) core_clk setup   -1.392
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__42_/D CLK(rise) core_clk setup   -1.390
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__70_/D CLK(rise) core_clk setup   -1.388
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__45_/D CLK(rise) core_clk setup   -1.387
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__50_/D CLK(rise) core_clk setup   -1.387
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__60_/D CLK(rise) core_clk setup   -1.383
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__48_/D CLK(rise) core_clk setup   -1.382
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__58_/D CLK(rise) core_clk setup   -1.382
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__67_/D CLK(rise) core_clk setup   -1.379
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__52_/D CLK(rise) core_clk setup   -1.379
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__42_/D CLK(rise) core_clk setup   -1.375
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__69_/D CLK(rise) core_clk setup   -1.374
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__46_/D CLK(rise) core_clk setup   -1.372
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__71_/D CLK(rise) core_clk setup   -1.370
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__68_/D CLK(rise) core_clk setup   -1.370
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__56_/D CLK(rise) core_clk setup   -1.369
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__17_/D CLK(rise) core_clk setup   -1.368
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__56_/D CLK(rise) core_clk setup   -1.362
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__60_/D CLK(rise) core_clk setup   -1.360
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__69_/D CLK(rise) core_clk setup   -1.360
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__75_/D CLK(rise) core_clk setup   -1.360
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__39_/D CLK(rise) core_clk setup   -1.359
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__8_/D CLK(rise) core_clk setup   -1.358
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__76_/D CLK(rise) core_clk setup   -1.356
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__39_/D CLK(rise) core_clk setup   -1.355
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__19_/D CLK(rise) core_clk setup   -1.355
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__71_/D CLK(rise) core_clk setup   -1.352
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__57_/D CLK(rise) core_clk setup   -1.352
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__4_/D CLK(rise) core_clk setup   -1.351
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__41_/D CLK(rise) core_clk setup   -1.351
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__2_/D CLK(rise) core_clk setup   -1.351
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__53_/D CLK(rise) core_clk setup   -1.351
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__47_/D CLK(rise) core_clk setup   -1.349
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__48_/D CLK(rise) core_clk setup   -1.349
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__1_/D CLK(rise) core_clk setup   -1.347
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__72_/D CLK(rise) core_clk setup   -1.347
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__50_/D CLK(rise) core_clk setup   -1.346
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__67_/D CLK(rise) core_clk setup   -1.346
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__60_/D CLK(rise) core_clk setup   -1.346
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__37_/D CLK(rise) core_clk setup   -1.346
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__49_/D CLK(rise) core_clk setup   -1.346
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__74_/D CLK(rise) core_clk setup   -1.345
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__75_/D CLK(rise) core_clk setup   -1.345
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__28_/D CLK(rise) core_clk setup   -1.345
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__61_/D CLK(rise) core_clk setup   -1.344
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__9_/D CLK(rise) core_clk setup   -1.344
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__63_/D CLK(rise) core_clk setup   -1.344
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__51_/D CLK(rise) core_clk setup   -1.344
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__66_/D CLK(rise) core_clk setup   -1.343
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__62_/D CLK(rise) core_clk setup   -1.343
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__46_/D CLK(rise) core_clk setup   -1.343
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__40_/D CLK(rise) core_clk setup   -1.343
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__59_/D CLK(rise) core_clk setup   -1.342
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__65_/D CLK(rise) core_clk setup   -1.342
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__64_/D CLK(rise) core_clk setup   -1.341
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__43_/D CLK(rise) core_clk setup   -1.341
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__6_/D CLK(rise) core_clk setup   -1.340
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__55_/D CLK(rise) core_clk setup   -1.340
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__30_/D CLK(rise) core_clk setup   -1.338
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__34_/D CLK(rise) core_clk setup   -1.338
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__17_/D CLK(rise) core_clk setup   -1.338
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__68_/D CLK(rise) core_clk setup   -1.336
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__7_/D CLK(rise) core_clk setup   -1.336
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__41_/D CLK(rise) core_clk setup   -1.334
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__37_/D CLK(rise) core_clk setup   -1.332
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__70_/D CLK(rise) core_clk setup   -1.331
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__32_/D CLK(rise) core_clk setup   -1.330
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__41_/D CLK(rise) core_clk setup   -1.328
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__8_/D CLK(rise) core_clk setup   -1.328
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__70_/D CLK(rise) core_clk setup   -1.326
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__77_/D CLK(rise) core_clk setup   -1.324
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__39_/D CLK(rise) core_clk setup   -1.323
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__51_/D CLK(rise) core_clk setup   -1.323
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__20_/D CLK(rise) core_clk setup   -1.320
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__17_/D CLK(rise) core_clk setup   -1.319
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__47_/D CLK(rise) core_clk setup   -1.319
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__38_/D CLK(rise) core_clk setup   -1.319
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__35_/D CLK(rise) core_clk setup   -1.318
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__4_/D CLK(rise) core_clk setup   -1.318
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__3_/D CLK(rise) core_clk setup   -1.317
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__33_/D CLK(rise) core_clk setup   -1.316
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__1_/D CLK(rise) core_clk setup   -1.316
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__29_/D CLK(rise) core_clk setup   -1.315
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__34_/D CLK(rise) core_clk setup   -1.315
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__66_/D CLK(rise) core_clk setup   -1.315
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__48_/D CLK(rise) core_clk setup   -1.315
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__36_/D CLK(rise) core_clk setup   -1.315
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__68_/D CLK(rise) core_clk setup   -1.315
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__75_/D CLK(rise) core_clk setup   -1.315
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__4_/D CLK(rise) core_clk setup   -1.314
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__76_/D CLK(rise) core_clk setup   -1.312
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__21_/D CLK(rise) core_clk setup   -1.311
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__76_/D CLK(rise) core_clk setup   -1.310
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__25_/D CLK(rise) core_clk setup   -1.310
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__8_/D CLK(rise) core_clk setup   -1.310
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__64_/D CLK(rise) core_clk setup   -1.308
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__39_/D CLK(rise) core_clk setup   -1.308
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__22_/D CLK(rise) core_clk setup   -1.308
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__20_/D CLK(rise) core_clk setup   -1.308
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__58_/D CLK(rise) core_clk setup   -1.307
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__15_/D CLK(rise) core_clk setup   -1.307
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__27_/D CLK(rise) core_clk setup   -1.306
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__19_/D CLK(rise) core_clk setup   -1.306
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__62_/D CLK(rise) core_clk setup   -1.305
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__55_/D CLK(rise) core_clk setup   -1.305
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__23_/D CLK(rise) core_clk setup   -1.305
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__23_/D CLK(rise) core_clk setup   -1.305
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__16_/D CLK(rise) core_clk setup   -1.305
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__43_/D CLK(rise) core_clk setup   -1.305
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__47_/D CLK(rise) core_clk setup   -1.305
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__48_/D CLK(rise) core_clk setup   -1.305
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__44_/D CLK(rise) core_clk setup   -1.304
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__25_/D CLK(rise) core_clk setup   -1.304
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__13_/D CLK(rise) core_clk setup   -1.304
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__51_/D CLK(rise) core_clk setup   -1.304
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__66_/D CLK(rise) core_clk setup   -1.304
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__46_/D CLK(rise) core_clk setup   -1.304
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__67_/D CLK(rise) core_clk setup   -1.304
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__61_/D CLK(rise) core_clk setup   -1.303
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__63_/D CLK(rise) core_clk setup   -1.303
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__73_/D CLK(rise) core_clk setup   -1.303
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__18_/D CLK(rise) core_clk setup   -1.303
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__64_/D CLK(rise) core_clk setup   -1.303
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__59_/D CLK(rise) core_clk setup   -1.303
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__47_/D CLK(rise) core_clk setup   -1.302
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__57_/D CLK(rise) core_clk setup   -1.302
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__65_/D CLK(rise) core_clk setup   -1.302
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__44_/D CLK(rise) core_clk setup   -1.302
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__11_/D CLK(rise) core_clk setup   -1.302
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__22_/D CLK(rise) core_clk setup   -1.302
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__10_/D CLK(rise) core_clk setup   -1.302
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__49_/D CLK(rise) core_clk setup   -1.302
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__50_/D CLK(rise) core_clk setup   -1.301
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__72_/D CLK(rise) core_clk setup   -1.301
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__53_/D CLK(rise) core_clk setup   -1.301
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__61_/D CLK(rise) core_clk setup   -1.301
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__9_/D CLK(rise) core_clk setup   -1.301
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__25_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__51_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__63_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__24_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__46_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__40_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__5_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__65_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__38_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__62_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__40_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__43_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__45_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__59_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__77_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__58_/D CLK(rise) core_clk setup   -1.299
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__37_/D CLK(rise) core_clk setup   -1.299
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__12_/D CLK(rise) core_clk setup   -1.299
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__64_/D CLK(rise) core_clk setup   -1.299
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__14_/D CLK(rise) core_clk setup   -1.299
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__26_/D CLK(rise) core_clk setup   -1.299
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__66_/D CLK(rise) core_clk setup   -1.298
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__69_/D CLK(rise) core_clk setup   -1.298
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__69_/D CLK(rise) core_clk setup   -1.298
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__55_/D CLK(rise) core_clk setup   -1.298
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__7_/D CLK(rise) core_clk setup   -1.298
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__49_/D CLK(rise) core_clk setup   -1.297
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__74_/D CLK(rise) core_clk setup   -1.297
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__31_/D CLK(rise) core_clk setup   -1.296
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__6_/D CLK(rise) core_clk setup   -1.296
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__73_/D CLK(rise) core_clk setup   -1.296
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__23_/D CLK(rise) core_clk setup   -1.295
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__54_/D CLK(rise) core_clk setup   -1.295
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__62_/D CLK(rise) core_clk setup   -1.293
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__63_/D CLK(rise) core_clk setup   -1.293
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__52_/D CLK(rise) core_clk setup   -1.293
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__67_/D CLK(rise) core_clk setup   -1.292
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__45_/D CLK(rise) core_clk setup   -1.292
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__33_/D CLK(rise) core_clk setup   -1.291
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__2_/D CLK(rise) core_clk setup   -1.289
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__54_/D CLK(rise) core_clk setup   -1.287
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__45_/D CLK(rise) core_clk setup   -1.285
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__6_/D CLK(rise) core_clk setup   -1.285
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__50_/D CLK(rise) core_clk setup   -1.285
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__28_/D CLK(rise) core_clk setup   -1.284
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__35_/D CLK(rise) core_clk setup   -1.284
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__73_/D CLK(rise) core_clk setup   -1.281
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__29_/D CLK(rise) core_clk setup   -1.280
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__35_/D CLK(rise) core_clk setup   -1.279
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__71_/D CLK(rise) core_clk setup   -1.279
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__33_/D CLK(rise) core_clk setup   -1.279
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__59_/D CLK(rise) core_clk setup   -1.279
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__29_/D CLK(rise) core_clk setup   -1.279
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__1_/D CLK(rise) core_clk setup   -1.278
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__36_/D CLK(rise) core_clk setup   -1.278
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__3_/D CLK(rise) core_clk setup   -1.277
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__3_/D CLK(rise) core_clk setup   -1.277
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__36_/D CLK(rise) core_clk setup   -1.276
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__31_/D CLK(rise) core_clk setup   -1.276
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__21_/D CLK(rise) core_clk setup   -1.274
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__54_/D CLK(rise) core_clk setup   -1.274
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__49_/D CLK(rise) core_clk setup   -1.273
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__44_/D CLK(rise) core_clk setup   -1.272
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__31_/D CLK(rise) core_clk setup   -1.272
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__37_/D CLK(rise) core_clk setup   -1.271
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__21_/D CLK(rise) core_clk setup   -1.270
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__19_/D CLK(rise) core_clk setup   -1.270
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__24_/D CLK(rise) core_clk setup   -1.267
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__34_/D CLK(rise) core_clk setup   -1.266
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__20_/D CLK(rise) core_clk setup   -1.266
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__16_/D CLK(rise) core_clk setup   -1.266
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__14_/D CLK(rise) core_clk setup   -1.265
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__15_/D CLK(rise) core_clk setup   -1.265
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__27_/D CLK(rise) core_clk setup   -1.264
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__9_/D CLK(rise) core_clk setup   -1.263
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__10_/D CLK(rise) core_clk setup   -1.263
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__60_/D CLK(rise) core_clk setup   -1.263
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__11_/D CLK(rise) core_clk setup   -1.262
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__15_/D CLK(rise) core_clk setup   -1.262
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__24_/D CLK(rise) core_clk setup   -1.262
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__26_/D CLK(rise) core_clk setup   -1.262
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__12_/D CLK(rise) core_clk setup   -1.261
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__13_/D CLK(rise) core_clk setup   -1.261
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__12_/D CLK(rise) core_clk setup   -1.261
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__21_/D CLK(rise) core_clk setup   -1.260
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__10_/D CLK(rise) core_clk setup   -1.260
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__11_/D CLK(rise) core_clk setup   -1.260
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__23_/D CLK(rise) core_clk setup   -1.260
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__13_/D CLK(rise) core_clk setup   -1.260
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__5_/D CLK(rise) core_clk setup   -1.260
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__18_/D CLK(rise) core_clk setup   -1.259
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__30_/D CLK(rise) core_clk setup   -1.259
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__38_/D CLK(rise) core_clk setup   -1.259
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__27_/D CLK(rise) core_clk setup   -1.259
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__22_/D CLK(rise) core_clk setup   -1.259
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__28_/D CLK(rise) core_clk setup   -1.258
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__14_/D CLK(rise) core_clk setup   -1.258
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__30_/D CLK(rise) core_clk setup   -1.258
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__32_/D CLK(rise) core_clk setup   -1.258
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__26_/D CLK(rise) core_clk setup   -1.258
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__2_/D CLK(rise) core_clk setup   -1.257
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__5_/D CLK(rise) core_clk setup   -1.256
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__18_/D CLK(rise) core_clk setup   -1.256
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__7_/D CLK(rise) core_clk setup   -1.256
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__77_/D CLK(rise) core_clk setup   -1.256
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__32_/D CLK(rise) core_clk setup   -1.255
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__16_/D CLK(rise) core_clk setup   -1.254
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__10_/D CLK(rise) core_clk setup   -1.243
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__20_/D CLK(rise) core_clk setup   -1.242
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__65_/D CLK(rise) core_clk setup   -1.242
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__76_/D CLK(rise) core_clk setup   -1.233
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__42_/D CLK(rise) core_clk setup   -1.233
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__75_/D CLK(rise) core_clk setup   -1.233
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__32_/D CLK(rise) core_clk setup   -1.229
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__8_/D CLK(rise) core_clk setup   -1.228
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_26_/D CLK(rise) core_clk setup   -1.224
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__43_/D CLK(rise) core_clk setup   -1.222
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__72_/D CLK(rise) core_clk setup   -1.222
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__70_/D CLK(rise) core_clk setup   -1.220
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__58_/D CLK(rise) core_clk setup   -1.219
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__61_/D CLK(rise) core_clk setup   -1.219
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__74_/D CLK(rise) core_clk setup   -1.219
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__22_/D CLK(rise) core_clk setup   -1.218
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__68_/D CLK(rise) core_clk setup   -1.218
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__53_/D CLK(rise) core_clk setup   -1.216
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__40_/D CLK(rise) core_clk setup   -1.216
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__57_/D CLK(rise) core_clk setup   -1.215
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__55_/D CLK(rise) core_clk setup   -1.214
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__25_/D CLK(rise) core_clk setup   -1.207
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__74_/D CLK(rise) core_clk setup   -1.207
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__38_/D CLK(rise) core_clk setup   -1.206
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__26_/D CLK(rise) core_clk setup    -1.205
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__1_/D CLK(rise) core_clk setup   -1.204
core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_0_/D CLK(rise) core_clk setup   -1.197
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__2_/D CLK(rise) core_clk setup   -1.197
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__29_/D CLK(rise) core_clk setup   -1.196
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__44_/D CLK(rise) core_clk setup   -1.195
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__26_/D CLK(rise) core_clk setup    -1.191
core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_1_/D CLK(rise) core_clk setup   -1.188
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__26_/D CLK(rise) core_clk setup    -1.188
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__26_/D CLK(rise) core_clk setup    -1.182
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__26_/D CLK(rise) core_clk setup    -1.181
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__26_/D CLK(rise) core_clk setup    -1.181
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__26_/D CLK(rise) core_clk setup    -1.180
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__26_/D CLK(rise) core_clk setup    -1.176
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__4_/D CLK(rise) core_clk setup   -1.174
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__35_/D CLK(rise) core_clk setup   -1.173
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__33_/D CLK(rise) core_clk setup   -1.171
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__36_/D CLK(rise) core_clk setup   -1.171
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__16_/D CLK(rise) core_clk setup   -1.171
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__9_/D CLK(rise) core_clk setup   -1.168
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__3_/D CLK(rise) core_clk setup   -1.168
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__24_/D CLK(rise) core_clk setup   -1.166
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__18_/D CLK(rise) core_clk setup   -1.165
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__13_/D CLK(rise) core_clk setup   -1.165
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__15_/D CLK(rise) core_clk setup   -1.165
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__27_/D CLK(rise) core_clk setup   -1.165
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__12_/D CLK(rise) core_clk setup   -1.164
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__11_/D CLK(rise) core_clk setup   -1.164
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__5_/D CLK(rise) core_clk setup   -1.162
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__19_/D CLK(rise) core_clk setup   -1.160
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__34_/D CLK(rise) core_clk setup   -1.160
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__28_/D CLK(rise) core_clk setup   -1.159
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__17_/D CLK(rise) core_clk setup   -1.157
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__6_/D CLK(rise) core_clk setup   -1.153
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__14_/D CLK(rise) core_clk setup   -1.152
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__31_/D CLK(rise) core_clk setup   -1.151
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__7_/D CLK(rise) core_clk setup   -1.151
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__30_/D CLK(rise) core_clk setup   -1.151
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__26_/D CLK(rise) core_clk setup   -1.150
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_25_/D CLK(rise) core_clk setup   -1.118
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__25_/D CLK(rise) core_clk setup    -1.098
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_24_/D CLK(rise) core_clk setup   -1.096
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__25_/D CLK(rise) core_clk setup    -1.093
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__24_/D CLK(rise) core_clk setup    -1.092
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__24_/D CLK(rise) core_clk setup    -1.079
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__25_/D CLK(rise) core_clk setup    -1.079
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__24_/D CLK(rise) core_clk setup    -1.077
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__25_/D CLK(rise) core_clk setup    -1.074
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__24_/D CLK(rise) core_clk setup    -1.073
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__24_/D CLK(rise) core_clk setup    -1.073
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__24_/D CLK(rise) core_clk setup    -1.072
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__25_/D CLK(rise) core_clk setup    -1.070
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__25_/D CLK(rise) core_clk setup    -1.069
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__25_/D CLK(rise) core_clk setup    -1.067
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__25_/D CLK(rise) core_clk setup    -1.064
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__24_/D CLK(rise) core_clk setup    -1.055
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__24_/D CLK(rise) core_clk setup    -1.044
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_23_/D CLK(rise) core_clk setup   -1.043
core/be/be_checker/director/attaboy_pending_reg/data_r_reg_0_/D CLK(rise) core_clk setup   -1.032
core/be/be_checker/director/state_r_reg_0_/D CLK(rise) core_clk setup     -1.029
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__23_/D CLK(rise) core_clk setup    -0.995
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__23_/D CLK(rise) core_clk setup    -0.995
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__23_/D CLK(rise) core_clk setup    -0.994
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__23_/D CLK(rise) core_clk setup    -0.994
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__23_/D CLK(rise) core_clk setup    -0.994
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__23_/D CLK(rise) core_clk setup    -0.994
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__23_/D CLK(rise) core_clk setup    -0.992
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__23_/D CLK(rise) core_clk setup    -0.991
core/fe_cmd_fifo/unhardened_fifo/ft/deq_r_reg/D CLK(rise) core_clk setup   -0.974
core/fe_cmd_fifo/unhardened_fifo/ft/enq_r_reg/D CLK(rise) core_clk setup   -0.954
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/D CLK(rise) core_clk setup   -0.953
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_22_/D CLK(rise) core_clk setup   -0.930
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__22_/D CLK(rise) core_clk setup    -0.889
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__22_/D CLK(rise) core_clk setup    -0.883
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__22_/D CLK(rise) core_clk setup    -0.883
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__22_/D CLK(rise) core_clk setup    -0.882
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__22_/D CLK(rise) core_clk setup    -0.881
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__22_/D CLK(rise) core_clk setup    -0.881
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__22_/D CLK(rise) core_clk setup    -0.881
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__22_/D CLK(rise) core_clk setup    -0.880
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/D CLK(rise) core_clk setup   -0.844
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/D CLK(rise) core_clk setup   -0.822
core/be/be_checker/scheduler/issue_status_reg/data_r_reg_0_/D CLK(rise) core_clk setup   -0.790
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_21_/D CLK(rise) core_clk setup   -0.760
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/D CLK(rise) core_clk setup   -0.714
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__21_/D CLK(rise) core_clk setup    -0.702
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__21_/D CLK(rise) core_clk setup    -0.697
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__21_/D CLK(rise) core_clk setup    -0.697
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__21_/D CLK(rise) core_clk setup    -0.696
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__21_/D CLK(rise) core_clk setup    -0.696
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__21_/D CLK(rise) core_clk setup    -0.695
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__21_/D CLK(rise) core_clk setup    -0.694
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__21_/D CLK(rise) core_clk setup    -0.694
core/be/be_calculator/exc_stage_reg/data_r_reg_1_/D CLK(rise) core_clk setup   -0.688
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_20_/D CLK(rise) core_clk setup   -0.654
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/D CLK(rise) core_clk setup   -0.600
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__20_/D CLK(rise) core_clk setup    -0.598
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__20_/D CLK(rise) core_clk setup    -0.598
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__20_/D CLK(rise) core_clk setup    -0.595
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__20_/D CLK(rise) core_clk setup    -0.595
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__20_/D CLK(rise) core_clk setup    -0.594
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__20_/D CLK(rise) core_clk setup    -0.594
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__20_/D CLK(rise) core_clk setup    -0.594
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__20_/D CLK(rise) core_clk setup    -0.592
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_19_/D CLK(rise) core_clk setup   -0.568
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_18_/D CLK(rise) core_clk setup   -0.536
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__19_/D CLK(rise) core_clk setup    -0.535
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__19_/D CLK(rise) core_clk setup    -0.532
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__19_/D CLK(rise) core_clk setup    -0.532
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__19_/D CLK(rise) core_clk setup    -0.531
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__19_/D CLK(rise) core_clk setup    -0.530
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__19_/D CLK(rise) core_clk setup    -0.530
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__19_/D CLK(rise) core_clk setup    -0.530
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__19_/D CLK(rise) core_clk setup    -0.528
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__18_/D CLK(rise) core_clk setup    -0.503
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__18_/D CLK(rise) core_clk setup    -0.497
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__18_/D CLK(rise) core_clk setup    -0.490
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__18_/D CLK(rise) core_clk setup    -0.487
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__18_/D CLK(rise) core_clk setup    -0.486
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__18_/D CLK(rise) core_clk setup    -0.479
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__18_/D CLK(rise) core_clk setup    -0.472
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__18_/D CLK(rise) core_clk setup    -0.468
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/D CLK(rise) core_clk setup   -0.452
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_17_/D CLK(rise) core_clk setup   -0.358
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__17_/D CLK(rise) core_clk setup    -0.338
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/D CLK(rise) core_clk setup   -0.336
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__17_/D CLK(rise) core_clk setup    -0.312
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__17_/D CLK(rise) core_clk setup    -0.311
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__17_/D CLK(rise) core_clk setup    -0.310
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__17_/D CLK(rise) core_clk setup    -0.309
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__17_/D CLK(rise) core_clk setup    -0.308
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__17_/D CLK(rise) core_clk setup    -0.304
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__17_/D CLK(rise) core_clk setup    -0.297
core/be/be_mem/dcache/data_mem_4__data_mem/macro_mem/CSB1 CE1(rise) core_clk setup   -0.284
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_16_/D CLK(rise) core_clk setup   -0.257
core/be/be_mem/dcache/data_mem_0__data_mem/macro_mem/CSB1 CE1(rise) core_clk setup   -0.251
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/D CLK(rise) core_clk setup   -0.228
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__16_/D CLK(rise) core_clk setup    -0.218
core/be/be_mem/dcache/data_mem_pkt_way_r_reg_1_/D CLK(rise) core_clk setup   -0.217
core/be/be_mem/dcache/data_mem_pkt_way_r_reg_0_/D CLK(rise) core_clk setup   -0.216
core/be/be_mem/dcache/data_mem_pkt_way_r_reg_2_/D CLK(rise) core_clk setup   -0.214
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_312__0_/D CLK(rise) core_clk hold   -0.208
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_313__0_/D CLK(rise) core_clk hold   -0.206
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__16_/D CLK(rise) core_clk setup    -0.203
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__16_/D CLK(rise) core_clk setup    -0.202
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__16_/D CLK(rise) core_clk setup    -0.200
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__16_/D CLK(rise) core_clk setup    -0.199
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__16_/D CLK(rise) core_clk setup    -0.198
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__16_/D CLK(rise) core_clk setup    -0.197
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__16_/D CLK(rise) core_clk setup    -0.197
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/D CLK(rise) core_clk setup   -0.184
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_15_/D CLK(rise) core_clk setup   -0.176
core/be/be_mem/dcache/data_mem_5__data_mem/macro_mem/WEB1 CE1(rise) core_clk setup   -0.164
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_368__0_/D CLK(rise) core_clk hold   -0.163
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_304__0_/D CLK(rise) core_clk hold   -0.163
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_272__0_/D CLK(rise) core_clk hold   -0.162
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_273__0_/D CLK(rise) core_clk hold   -0.162
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_305__0_/D CLK(rise) core_clk hold   -0.162
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_369__0_/D CLK(rise) core_clk hold   -0.159
core/be/be_mem/dcache/data_mem_2__data_mem/macro_mem/CSB1 CE1(rise) core_clk setup   -0.144
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_506__0_/D CLK(rise) core_clk hold   -0.137
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_345__0_/D CLK(rise) core_clk hold   -0.137
core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_171_/D CLK(rise) core_clk setup   -0.136
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_507__0_/D CLK(rise) core_clk hold   -0.136
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_344__0_/D CLK(rise) core_clk hold   -0.134
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_347__0_/D CLK(rise) core_clk hold   -0.134
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_346__0_/D CLK(rise) core_clk hold   -0.134
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_318__0_/D CLK(rise) core_clk hold   -0.133
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_319__0_/D CLK(rise) core_clk hold   -0.133
core/be/be_mem/dcache/data_mem_1__data_mem/macro_mem/CSB1 CE1(rise) core_clk setup   -0.131
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_438__0_/D CLK(rise) core_clk hold   -0.128
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_470__0_/D CLK(rise) core_clk hold   -0.128
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_469__0_/D CLK(rise) core_clk hold   -0.128
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_180__0_/D CLK(rise) core_clk hold   -0.127
core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D CLK(rise) core_clk setup   -0.127
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_437__0_/D CLK(rise) core_clk hold   -0.127
core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D CLK(rise) core_clk setup   -0.126
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_468__0_/D CLK(rise) core_clk hold   -0.126
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_439__0_/D CLK(rise) core_clk hold   -0.126
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_436__0_/D CLK(rise) core_clk hold   -0.126
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_215__0_/D CLK(rise) core_clk hold   -0.126
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_398__0_/D CLK(rise) core_clk hold   -0.126
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_181__0_/D CLK(rise) core_clk hold   -0.125
core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D CLK(rise) core_clk setup   -0.125
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_471__0_/D CLK(rise) core_clk hold   -0.125
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_399__0_/D CLK(rise) core_clk hold   -0.124
core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D CLK(rise) core_clk setup   -0.124
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_110__0_/D CLK(rise) core_clk hold   -0.124
core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D CLK(rise) core_clk setup   -0.123
core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D CLK(rise) core_clk setup   -0.122
core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D CLK(rise) core_clk setup   -0.121
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_111__0_/D CLK(rise) core_clk hold   -0.121
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_394__0_/D CLK(rise) core_clk hold   -0.121
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_300__0_/D CLK(rise) core_clk hold   -0.121
core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D CLK(rise) core_clk setup   -0.119
core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D CLK(rise) core_clk setup   -0.119
core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D CLK(rise) core_clk setup   -0.119
core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D CLK(rise) core_clk setup   -0.118
core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D CLK(rise) core_clk setup   -0.118
core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D CLK(rise) core_clk setup   -0.118
core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D CLK(rise) core_clk setup   -0.118
core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D CLK(rise) core_clk setup   -0.118
core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D CLK(rise) core_clk setup   -0.118
core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D CLK(rise) core_clk setup   -0.118
core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D CLK(rise) core_clk setup   -0.117
core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D CLK(rise) core_clk setup   -0.117
core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D CLK(rise) core_clk setup   -0.117
core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D CLK(rise) core_clk setup   -0.117
core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D CLK(rise) core_clk setup   -0.117
core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D CLK(rise) core_clk setup   -0.117
core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D CLK(rise) core_clk setup   -0.116
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_435__0_/D CLK(rise) core_clk hold   -0.116
core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D CLK(rise) core_clk setup   -0.116
core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D CLK(rise) core_clk setup   -0.116
core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D CLK(rise) core_clk setup   -0.116
core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D CLK(rise) core_clk setup   -0.116
core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D CLK(rise) core_clk setup   -0.115
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_212__0_/D CLK(rise) core_clk hold   -0.115
core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D CLK(rise) core_clk setup   -0.115
core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D CLK(rise) core_clk setup   -0.115
core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D CLK(rise) core_clk setup   -0.115
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_214__0_/D CLK(rise) core_clk hold   -0.115
core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D CLK(rise) core_clk setup   -0.115
core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D CLK(rise) core_clk setup   -0.115
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__15_/D CLK(rise) core_clk setup    -0.115
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_211__0_/D CLK(rise) core_clk hold   -0.115
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__15_/D CLK(rise) core_clk setup    -0.114
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_213__0_/D CLK(rise) core_clk hold   -0.114
core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D CLK(rise) core_clk setup   -0.114
core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D CLK(rise) core_clk setup   -0.114
core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D CLK(rise) core_clk setup   -0.114
core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D CLK(rise) core_clk setup   -0.114
core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D CLK(rise) core_clk setup   -0.114
core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D CLK(rise) core_clk setup   -0.114
core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D CLK(rise) core_clk setup   -0.114
core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D CLK(rise) core_clk setup   -0.114
core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D CLK(rise) core_clk setup   -0.113
core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D CLK(rise) core_clk setup   -0.113
core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D CLK(rise) core_clk setup   -0.113
core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D CLK(rise) core_clk setup   -0.113
core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D CLK(rise) core_clk setup   -0.113
core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D CLK(rise) core_clk setup   -0.113
core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D CLK(rise) core_clk setup   -0.113
core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D CLK(rise) core_clk setup   -0.113
core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D CLK(rise) core_clk setup   -0.113
core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D CLK(rise) core_clk setup   -0.112
core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D CLK(rise) core_clk setup   -0.112
core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D CLK(rise) core_clk setup   -0.112
core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D CLK(rise) core_clk setup   -0.112
core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D CLK(rise) core_clk setup   -0.112
core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D CLK(rise) core_clk setup   -0.112
core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D CLK(rise) core_clk setup   -0.112
core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D CLK(rise) core_clk setup   -0.112
core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D CLK(rise) core_clk setup   -0.112
core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D CLK(rise) core_clk setup   -0.112
core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D CLK(rise) core_clk setup   -0.112
core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D CLK(rise) core_clk setup   -0.112
core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D CLK(rise) core_clk setup   -0.111
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__15_/D CLK(rise) core_clk setup    -0.109
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__15_/D CLK(rise) core_clk setup    -0.108
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__15_/D CLK(rise) core_clk setup    -0.107
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_491__0_/D CLK(rise) core_clk hold   -0.107
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_490__0_/D CLK(rise) core_clk hold   -0.106
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_493__0_/D CLK(rise) core_clk hold   -0.106
core/be/be_mem/dcache/data_mem_7__data_mem/macro_mem/WEB1 CE1(rise) core_clk setup   -0.106
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__15_/D CLK(rise) core_clk setup    -0.106
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__15_/D CLK(rise) core_clk setup    -0.105
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_492__0_/D CLK(rise) core_clk hold   -0.104
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__15_/D CLK(rise) core_clk setup    -0.104
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_207__0_/D CLK(rise) core_clk hold   -0.103
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_283__0_/D CLK(rise) core_clk hold   -0.103
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_174__0_/D CLK(rise) core_clk hold   -0.103
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_284__0_/D CLK(rise) core_clk hold   -0.102
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_190__0_/D CLK(rise) core_clk hold   -0.102
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_206__0_/D CLK(rise) core_clk hold   -0.102
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_170__0_/D CLK(rise) core_clk hold   -0.102
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_362__0_/D CLK(rise) core_clk hold   -0.102
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_183__0_/D CLK(rise) core_clk hold   -0.102
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_182__0_/D CLK(rise) core_clk hold   -0.102
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_277__0_/D CLK(rise) core_clk hold   -0.102
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_463__0_/D CLK(rise) core_clk hold   -0.102
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_151__0_/D CLK(rise) core_clk hold   -0.102
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_172__0_/D CLK(rise) core_clk hold   -0.101
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_494__0_/D CLK(rise) core_clk hold   -0.101
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_495__0_/D CLK(rise) core_clk hold   -0.101
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_282__0_/D CLK(rise) core_clk hold   -0.101
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_189__0_/D CLK(rise) core_clk hold   -0.101
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_171__0_/D CLK(rise) core_clk hold   -0.101
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_218__0_/D CLK(rise) core_clk hold   -0.101
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_247__0_/D CLK(rise) core_clk hold   -0.101
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_252__0_/D CLK(rise) core_clk hold   -0.100
core/be/be_mem/dcache/data_mem_6__data_mem/macro_mem/WEB1 CE1(rise) core_clk setup   -0.100
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_279__0_/D CLK(rise) core_clk hold   -0.100
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_278__0_/D CLK(rise) core_clk hold   -0.100
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_276__0_/D CLK(rise) core_clk hold   -0.100
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_364__0_/D CLK(rise) core_clk hold   -0.100
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_363__0_/D CLK(rise) core_clk hold   -0.100
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_86__0_/D CLK(rise) core_clk hold   -0.100
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_462__0_/D CLK(rise) core_clk hold   -0.100
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_185__0_/D CLK(rise) core_clk hold   -0.100
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_246__0_/D CLK(rise) core_clk hold   -0.099
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_87__0_/D CLK(rise) core_clk hold   -0.099
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_150__0_/D CLK(rise) core_clk hold   -0.099
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_188__0_/D CLK(rise) core_clk hold   -0.099
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_441__0_/D CLK(rise) core_clk hold   -0.098
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_474__0_/D CLK(rise) core_clk hold   -0.098
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_440__0_/D CLK(rise) core_clk hold   -0.098
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_287__0_/D CLK(rise) core_clk hold   -0.098
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_184__0_/D CLK(rise) core_clk hold   -0.097
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_286__0_/D CLK(rise) core_clk hold   -0.097
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_173__0_/D CLK(rise) core_clk hold   -0.097
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_366__0_/D CLK(rise) core_clk hold   -0.096
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_365__0_/D CLK(rise) core_clk hold   -0.096
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_367__0_/D CLK(rise) core_clk hold   -0.096
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_303__0_/D CLK(rise) core_clk hold   -0.095
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_280__0_/D CLK(rise) core_clk hold   -0.095
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_302__0_/D CLK(rise) core_clk hold   -0.095
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_244__0_/D CLK(rise) core_clk hold   -0.094
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_281__0_/D CLK(rise) core_clk hold   -0.094
core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_170_/D CLK(rise) core_clk setup   -0.094
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_285__0_/D CLK(rise) core_clk hold   -0.094
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_414__0_/D CLK(rise) core_clk hold   -0.094
core/be/be_mem/dcache/data_mem_3__data_mem/macro_mem/CSB1 CE1(rise) core_clk setup   -0.093
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_166__0_/D CLK(rise) core_clk hold   -0.092
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_421__0_/D CLK(rise) core_clk hold   -0.092
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_175__0_/D CLK(rise) core_clk hold   -0.091
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_449__0_/D CLK(rise) core_clk hold   -0.091
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_448__0_/D CLK(rise) core_clk hold   -0.091
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_415__0_/D CLK(rise) core_clk hold   -0.090
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_447__0_/D CLK(rise) core_clk hold   -0.090
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_443__0_/D CLK(rise) core_clk hold   -0.090
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_446__0_/D CLK(rise) core_clk hold   -0.089
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_8__0_/D CLK(rise) core_clk hold   -0.089
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_40__0_/D CLK(rise) core_clk hold   -0.088
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_9__0_/D CLK(rise) core_clk hold   -0.088
core/be/be_mem/dcache/data_mem_3__data_mem/macro_mem/WEB1 CE1(rise) core_clk setup   -0.088
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_424__0_/D CLK(rise) core_clk hold   -0.087
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_201__0_/D CLK(rise) core_clk hold   -0.087
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_425__0_/D CLK(rise) core_clk hold   -0.087
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_200__0_/D CLK(rise) core_clk hold   -0.087
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_395__0_/D CLK(rise) core_clk hold   -0.086
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_301__0_/D CLK(rise) core_clk hold   -0.085
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_397__0_/D CLK(rise) core_clk hold   -0.083
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_299__0_/D CLK(rise) core_clk hold   -0.083
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_108__0_/D CLK(rise) core_clk hold   -0.083
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_396__0_/D CLK(rise) core_clk hold   -0.081
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_416__0_/D CLK(rise) core_clk hold   -0.081
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_193__0_/D CLK(rise) core_clk hold   -0.081
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_420__0_/D CLK(rise) core_clk hold   -0.081
mem_resp_yumi_o                             core_clk     out_setup        -0.081
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_192__0_/D CLK(rise) core_clk hold   -0.081
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_417__0_/D CLK(rise) core_clk hold   -0.081
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_196__0_/D CLK(rise) core_clk hold   -0.080
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_197__0_/D CLK(rise) core_clk hold   -0.080
io_resp_yumi_o                              core_clk     out_setup        -0.080
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_29__0_/D CLK(rise) core_clk hold   -0.079
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_442__0_/D CLK(rise) core_clk hold   -0.079
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_79__0_/D CLK(rise) core_clk hold   -0.079
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_243__0_/D CLK(rise) core_clk hold   -0.078
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_178__0_/D CLK(rise) core_clk hold   -0.078
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_380__0_/D CLK(rise) core_clk hold   -0.078
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_143__0_/D CLK(rise) core_clk hold   -0.078
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_109__0_/D CLK(rise) core_clk hold   -0.078
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_235__0_/D CLK(rise) core_clk hold   -0.078
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_267__0_/D CLK(rise) core_clk hold   -0.078
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_107__0_/D CLK(rise) core_clk hold   -0.077
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_234__0_/D CLK(rise) core_clk hold   -0.077
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_467__0_/D CLK(rise) core_clk hold   -0.077
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_60__0_/D CLK(rise) core_clk hold   -0.077
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_59__0_/D CLK(rise) core_clk hold   -0.077
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_210__0_/D CLK(rise) core_clk hold   -0.077
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_378__0_/D CLK(rise) core_clk hold   -0.077
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_30__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_433__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_24__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_383__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_315__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_466__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_142__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_377__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_316__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_78__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_74__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_451__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_465__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_382__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_314__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_245__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_27__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_72__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_26__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_47__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_73__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_379__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_31__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_21__0_/D CLK(rise) core_clk hold   -0.076
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_149__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_266__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_265__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_106__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_75__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_454__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_339__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_455__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_209__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_372__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_208__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_61__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_376__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_432__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_20__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_25__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_58__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_22__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_117__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_450__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_23__0_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_28__0_/D CLK(rise) core_clk hold   -0.074
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_434__0_/D CLK(rise) core_clk hold   -0.074
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_242__0_/D CLK(rise) core_clk hold   -0.074
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_83__0_/D CLK(rise) core_clk hold   -0.074
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_99__0_/D CLK(rise) core_clk hold   -0.074
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_404__0_/D CLK(rise) core_clk hold   -0.074
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_116__0_/D CLK(rise) core_clk hold   -0.074
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_452__0_/D CLK(rise) core_clk hold   -0.074
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_85__0_/D CLK(rise) core_clk hold   -0.074
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_163__0_/D CLK(rise) core_clk hold   -0.074
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_167__0_/D CLK(rise) core_clk hold   -0.074
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_358__0_/D CLK(rise) core_clk hold   -0.074
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_55__0_/D CLK(rise) core_clk hold   -0.074
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_179__0_/D CLK(rise) core_clk hold   -0.073
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_405__0_/D CLK(rise) core_clk hold   -0.073
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_54__0_/D CLK(rise) core_clk hold   -0.073
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_62__0_/D CLK(rise) core_clk hold   -0.073
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_77__0_/D CLK(rise) core_clk hold   -0.073
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_407__0_/D CLK(rise) core_clk hold   -0.073
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_309__0_/D CLK(rise) core_clk hold   -0.073
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_330__0_/D CLK(rise) core_clk hold   -0.073
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_310__0_/D CLK(rise) core_clk hold   -0.073
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_453__0_/D CLK(rise) core_clk hold   -0.073
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_500__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_119__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_52__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_341__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_295__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_338__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_403__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_311__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_359__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_118__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_76__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_375__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_146__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_354__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_357__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_406__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_141__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_148__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_39__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_342__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_374__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_239__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_82__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_53__0_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_238__0_/D CLK(rise) core_clk hold   -0.071
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_464__0_/D CLK(rise) core_clk hold   -0.071
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_343__0_/D CLK(rise) core_clk hold   -0.071
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_503__0_/D CLK(rise) core_clk hold   -0.071
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_270__0_/D CLK(rise) core_clk hold   -0.071
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_291__0_/D CLK(rise) core_clk hold   -0.071
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_271__0_/D CLK(rise) core_clk hold   -0.071
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_114__0_/D CLK(rise) core_clk hold   -0.071
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_140__0_/D CLK(rise) core_clk hold   -0.071
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_290__0_/D CLK(rise) core_clk hold   -0.071
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_308__0_/D CLK(rise) core_clk hold   -0.071
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_501__0_/D CLK(rise) core_clk hold   -0.071
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_334__0_/D CLK(rise) core_clk hold   -0.071
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_35__0_/D CLK(rise) core_clk hold   -0.071
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_177__0_/D CLK(rise) core_clk hold   -0.071
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_335__0_/D CLK(rise) core_clk hold   -0.070
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_294__0_/D CLK(rise) core_clk hold   -0.070
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_37__0_/D CLK(rise) core_clk hold   -0.070
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_38__0_/D CLK(rise) core_clk hold   -0.070
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_331__0_/D CLK(rise) core_clk hold   -0.070
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_34__0_/D CLK(rise) core_clk hold   -0.070
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_340__0_/D CLK(rise) core_clk hold   -0.070
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_355__0_/D CLK(rise) core_clk hold   -0.070
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_293__0_/D CLK(rise) core_clk hold   -0.070
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_288__0_/D CLK(rise) core_clk hold   -0.070
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_333__0_/D CLK(rise) core_clk hold   -0.070
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_269__0_/D CLK(rise) core_clk hold   -0.070
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_502__0_/D CLK(rise) core_clk hold   -0.069
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_352__0_/D CLK(rise) core_clk hold   -0.069
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_176__0_/D CLK(rise) core_clk hold   -0.069
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_292__0_/D CLK(rise) core_clk hold   -0.069
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_36__0_/D CLK(rise) core_clk hold   -0.069
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_332__0_/D CLK(rise) core_clk hold   -0.069
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_236__0_/D CLK(rise) core_clk hold   -0.069
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_356__0_/D CLK(rise) core_clk hold   -0.069
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_289__0_/D CLK(rise) core_clk hold   -0.068
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_268__0_/D CLK(rise) core_clk hold   -0.068
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_33__0_/D CLK(rise) core_clk hold   -0.068
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_353__0_/D CLK(rise) core_clk hold   -0.068
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_32__0_/D CLK(rise) core_clk hold   -0.068
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_373__0_/D CLK(rise) core_clk hold   -0.067
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_169__0_/D CLK(rise) core_clk hold   -0.065
core/be/be_calculator/calc_stage_reg/data_r_reg_82_/D CLK(rise) core_clk setup   -0.065
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_457__0_/D CLK(rise) core_clk hold   -0.065
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_15__0_/D CLK(rise) core_clk hold   -0.064
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_168__0_/D CLK(rise) core_clk hold   -0.064
core/be/be_calculator/reservation_reg/data_r_reg_292_/D CLK(rise) core_clk setup   -0.063
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_45__0_/D CLK(rise) core_clk hold   -0.063
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_456__0_/D CLK(rise) core_clk hold   -0.063
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_298__0_/D CLK(rise) core_clk hold   -0.063
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_361__0_/D CLK(rise) core_clk hold   -0.063
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_84__0_/D CLK(rise) core_clk hold   -0.063
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_489__0_/D CLK(rise) core_clk hold   -0.062
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_445__0_/D CLK(rise) core_clk hold   -0.062
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_104__0_/D CLK(rise) core_clk hold   -0.062
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_444__0_/D CLK(rise) core_clk hold   -0.062
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_43__0_/D CLK(rise) core_clk hold   -0.062
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_10__0_/D CLK(rise) core_clk hold   -0.062
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_94__0_/D CLK(rise) core_clk hold   -0.062
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_297__0_/D CLK(rise) core_clk hold   -0.062
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_488__0_/D CLK(rise) core_clk hold   -0.062
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_137__0_/D CLK(rise) core_clk hold   -0.062
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_139__0_/D CLK(rise) core_clk hold   -0.062
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_44__0_/D CLK(rise) core_clk hold   -0.061
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_152__0_/D CLK(rise) core_clk hold   -0.061
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_138__0_/D CLK(rise) core_clk hold   -0.061
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_13__0_/D CLK(rise) core_clk hold   -0.061
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_296__0_/D CLK(rise) core_clk hold   -0.061
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_157__0_/D CLK(rise) core_clk hold   -0.061
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_12__0_/D CLK(rise) core_clk hold   -0.061
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_46__0_/D CLK(rise) core_clk hold   -0.061
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_159__0_/D CLK(rise) core_clk hold   -0.061
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_156__0_/D CLK(rise) core_clk hold   -0.061
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_42__0_/D CLK(rise) core_clk hold   -0.060
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_11__0_/D CLK(rise) core_clk hold   -0.060
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_105__0_/D CLK(rise) core_clk hold   -0.060
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_41__0_/D CLK(rise) core_clk hold   -0.060
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_153__0_/D CLK(rise) core_clk hold   -0.060
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_360__0_/D CLK(rise) core_clk hold   -0.060
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_221__0_/D CLK(rise) core_clk hold   -0.060
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_14_/D CLK(rise) core_clk setup   -0.059
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_393__0_/D CLK(rise) core_clk hold   -0.059
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_217__0_/D CLK(rise) core_clk hold   -0.059
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_222__0_/D CLK(rise) core_clk hold   -0.059
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_220__0_/D CLK(rise) core_clk hold   -0.059
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_191__0_/D CLK(rise) core_clk hold   -0.059
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_95__0_/D CLK(rise) core_clk hold   -0.059
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_409__0_/D CLK(rise) core_clk hold   -0.059
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_478__0_/D CLK(rise) core_clk hold   -0.059
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_14__0_/D CLK(rise) core_clk hold   -0.059
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_88__0_/D CLK(rise) core_clk hold   -0.059
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_97__0_/D CLK(rise) core_clk hold   -0.058
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_249__0_/D CLK(rise) core_clk hold   -0.058
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_504__0_/D CLK(rise) core_clk hold   -0.058
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_98__0_/D CLK(rise) core_clk hold   -0.058
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_408__0_/D CLK(rise) core_clk hold   -0.058
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_477__0_/D CLK(rise) core_clk hold   -0.058
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_473__0_/D CLK(rise) core_clk hold   -0.058
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_413__0_/D CLK(rise) core_clk hold   -0.058
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_93__0_/D CLK(rise) core_clk hold   -0.058
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_186__0_/D CLK(rise) core_clk hold   -0.058
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_350__0_/D CLK(rise) core_clk hold   -0.058
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_102__0_/D CLK(rise) core_clk hold   -0.058
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_89__0_/D CLK(rise) core_clk hold   -0.058
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_412__0_/D CLK(rise) core_clk hold   -0.058
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_101__0_/D CLK(rise) core_clk hold   -0.057
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_96__0_/D CLK(rise) core_clk hold   -0.057
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_349__0_/D CLK(rise) core_clk hold   -0.057
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_475__0_/D CLK(rise) core_clk hold   -0.057
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_100__0_/D CLK(rise) core_clk hold   -0.057
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_351__0_/D CLK(rise) core_clk hold   -0.057
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_508__0_/D CLK(rise) core_clk hold   -0.057
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_479__0_/D CLK(rise) core_clk hold   -0.057
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_505__0_/D CLK(rise) core_clk hold   -0.057
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_317__0_/D CLK(rise) core_clk hold   -0.057
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_237__0_/D CLK(rise) core_clk hold   -0.057
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_348__0_/D CLK(rise) core_clk hold   -0.056
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_509__0_/D CLK(rise) core_clk hold   -0.056
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_158__0_/D CLK(rise) core_clk hold   -0.056
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_430__0_/D CLK(rise) core_clk hold   -0.056
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_510__0_/D CLK(rise) core_clk hold   -0.056
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_411__0_/D CLK(rise) core_clk hold   -0.056
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_127__0_/D CLK(rise) core_clk hold   -0.056
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_223__0_/D CLK(rise) core_clk hold   -0.055
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_123__0_/D CLK(rise) core_clk hold   -0.055
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_204__0_/D CLK(rise) core_clk hold   -0.055
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_511__0_/D CLK(rise) core_clk hold   -0.055
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_90__0_/D CLK(rise) core_clk hold   -0.055
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_125__0_/D CLK(rise) core_clk hold   -0.055
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_472__0_/D CLK(rise) core_clk hold   -0.054
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_124__0_/D CLK(rise) core_clk hold   -0.054
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_428__0_/D CLK(rise) core_clk hold   -0.054
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_91__0_/D CLK(rise) core_clk hold   -0.054
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_120__0_/D CLK(rise) core_clk hold   -0.054
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_57__0_/D CLK(rise) core_clk hold   -0.054
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_426__0_/D CLK(rise) core_clk hold   -0.054
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_459__0_/D CLK(rise) core_clk hold   -0.054
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_121__0_/D CLK(rise) core_clk hold   -0.054
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_203__0_/D CLK(rise) core_clk hold   -0.054
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_92__0_/D CLK(rise) core_clk hold   -0.054
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_431__0_/D CLK(rise) core_clk hold   -0.053
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_458__0_/D CLK(rise) core_clk hold   -0.053
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_429__0_/D CLK(rise) core_clk hold   -0.053
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_56__0_/D CLK(rise) core_clk hold   -0.053
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_460__0_/D CLK(rise) core_clk hold   -0.053
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_461__0_/D CLK(rise) core_clk hold   -0.053
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_187__0_/D CLK(rise) core_clk hold   -0.053
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_122__0_/D CLK(rise) core_clk hold   -0.053
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_205__0_/D CLK(rise) core_clk hold   -0.053
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_202__0_/D CLK(rise) core_clk hold   -0.053
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_427__0_/D CLK(rise) core_clk hold   -0.053
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_410__0_/D CLK(rise) core_clk hold   -0.053
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_126__0_/D CLK(rise) core_clk hold   -0.052
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_134__0_/D CLK(rise) core_clk hold   -0.051
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/gh_reg_0_/D CLK(rise) core_clk hold   -0.051
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_325__0_/D CLK(rise) core_clk hold   -0.051
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_225__0_/D CLK(rise) core_clk hold   -0.050
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_326__0_/D CLK(rise) core_clk hold   -0.050
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_133__0_/D CLK(rise) core_clk hold   -0.050
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_255__0_/D CLK(rise) core_clk hold   -0.050
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_264__0_/D CLK(rise) core_clk hold   -0.050
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_392__0_/D CLK(rise) core_clk hold   -0.050
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_320__0_/D CLK(rise) core_clk hold   -0.050
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_327__0_/D CLK(rise) core_clk hold   -0.050
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_18__0_/D CLK(rise) core_clk hold   -0.049
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_227__0_/D CLK(rise) core_clk hold   -0.049
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_322__0_/D CLK(rise) core_clk hold   -0.049
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_321__0_/D CLK(rise) core_clk hold   -0.049
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_232__0_/D CLK(rise) core_clk hold   -0.049
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_130__0_/D CLK(rise) core_clk hold   -0.049
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_324__0_/D CLK(rise) core_clk hold   -0.049
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_476__0_/D CLK(rise) core_clk hold   -0.049
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_135__0_/D CLK(rise) core_clk hold   -0.049
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_131__0_/D CLK(rise) core_clk hold   -0.049
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_328__0_/D CLK(rise) core_clk hold   -0.048
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_251__0_/D CLK(rise) core_clk hold   -0.048
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_16__0_/D CLK(rise) core_clk hold   -0.048
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_132__0_/D CLK(rise) core_clk hold   -0.048
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_136__0_/D CLK(rise) core_clk hold   -0.048
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_128__0_/D CLK(rise) core_clk hold   -0.048
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_253__0_/D CLK(rise) core_clk hold   -0.048
clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/D CLK(rise) core_clk hold   -0.048
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_129__0_/D CLK(rise) core_clk hold   -0.048
core/be/be_mem/dcache/data_mem_4__data_mem/macro_mem/WEB1 CE1(rise) core_clk setup   -0.048
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_103__0_/D CLK(rise) core_clk hold   -0.048
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_336__0_/D CLK(rise) core_clk hold   -0.048
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_219__0_/D CLK(rise) core_clk hold   -0.048
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_329__0_/D CLK(rise) core_clk hold   -0.048
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_80__0_/D CLK(rise) core_clk hold   -0.047
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_250__0_/D CLK(rise) core_clk hold   -0.047
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_274__0_/D CLK(rise) core_clk hold   -0.047
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_155__0_/D CLK(rise) core_clk hold   -0.047
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_51__0_/D CLK(rise) core_clk hold   -0.047
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_254__0_/D CLK(rise) core_clk hold   -0.047
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_388__0_/D CLK(rise) core_clk hold   -0.047
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_17__0_/D CLK(rise) core_clk hold   -0.047
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_401__0_/D CLK(rise) core_clk hold   -0.047
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_306__0_/D CLK(rise) core_clk hold   -0.047
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_81__0_/D CLK(rise) core_clk hold   -0.047
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_275__0_/D CLK(rise) core_clk hold   -0.047
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_497__0_/D CLK(rise) core_clk hold   -0.047
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_499__0_/D CLK(rise) core_clk hold   -0.047
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_233__0_/D CLK(rise) core_clk hold   -0.046
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_154__0_/D CLK(rise) core_clk hold   -0.046
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_400__0_/D CLK(rise) core_clk hold   -0.046
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_112__0_/D CLK(rise) core_clk hold   -0.046
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_161__0_/D CLK(rise) core_clk hold   -0.046
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_144__0_/D CLK(rise) core_clk hold   -0.046
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_49__0_/D CLK(rise) core_clk hold   -0.046
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_496__0_/D CLK(rise) core_clk hold   -0.046
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_337__0_/D CLK(rise) core_clk hold   -0.045
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_216__0_/D CLK(rise) core_clk hold   -0.045
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_240__0_/D CLK(rise) core_clk hold   -0.045
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_145__0_/D CLK(rise) core_clk hold   -0.045
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_307__0_/D CLK(rise) core_clk hold   -0.045
clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/D CLK(rise) core_clk hold   -0.045
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_248__0_/D CLK(rise) core_clk hold   -0.045
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_385__0_/D CLK(rise) core_clk hold   -0.045
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_162__0_/D CLK(rise) core_clk hold   -0.045
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_160__0_/D CLK(rise) core_clk hold   -0.045
clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/D CLK(rise) core_clk hold   -0.044
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_384__0_/D CLK(rise) core_clk hold   -0.044
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_48__0_/D CLK(rise) core_clk hold   -0.044
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_419__0_/D CLK(rise) core_clk hold   -0.044
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_389__0_/D CLK(rise) core_clk hold   -0.044
clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/D CLK(rise) core_clk hold   -0.044
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_165__0_/D CLK(rise) core_clk hold   -0.044
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_498__0_/D CLK(rise) core_clk hold   -0.043
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_113__0_/D CLK(rise) core_clk hold   -0.043
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_418__0_/D CLK(rise) core_clk hold   -0.042
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_323__0_/D CLK(rise) core_clk hold   -0.042
core/be/be_mem/dcache/data_mem_0__data_mem/macro_mem/WEB1 CE1(rise) core_clk setup   -0.042
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_422__0_/D CLK(rise) core_clk hold   -0.042
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_423__0_/D CLK(rise) core_clk hold   -0.041
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_164__0_/D CLK(rise) core_clk hold   -0.041
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_381__0_/D CLK(rise) core_clk hold   -0.040
core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D CLK(rise) core_clk hold   -0.039
core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D CLK(rise) core_clk hold   -0.038
core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D CLK(rise) core_clk hold   -0.036
core/be/be_mem/dcache/data_mem_1__data_mem/macro_mem/WEB1 CE1(rise) core_clk setup   -0.036
core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D CLK(rise) core_clk hold   -0.036
core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D CLK(rise) core_clk hold   -0.036
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_66__0_/D CLK(rise) core_clk hold   -0.035
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_241__0_/D CLK(rise) core_clk hold   -0.035
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_65__0_/D CLK(rise) core_clk hold   -0.035
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_402__0_/D CLK(rise) core_clk hold   -0.034
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_19__0_/D CLK(rise) core_clk hold   -0.034
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_147__0_/D CLK(rise) core_clk hold   -0.034
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_64__0_/D CLK(rise) core_clk hold   -0.033
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_371__0_/D CLK(rise) core_clk hold   -0.033
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_370__0_/D CLK(rise) core_clk hold   -0.033
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_63__0_/D CLK(rise) core_clk hold   -0.033
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_261__0_/D CLK(rise) core_clk hold   -0.032
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_2__0_/D CLK(rise) core_clk hold   -0.032
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_387__0_/D CLK(rise) core_clk hold   -0.032
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_50__0_/D CLK(rise) core_clk hold   -0.032
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_115__0_/D CLK(rise) core_clk hold   -0.032
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_0__0_/D CLK(rise) core_clk hold   -0.032
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_3__0_/D CLK(rise) core_clk hold   -0.032
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_257__0_/D CLK(rise) core_clk hold   -0.032
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_391__0_/D CLK(rise) core_clk hold   -0.032
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_1__0_/D CLK(rise) core_clk hold   -0.032
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_199__0_/D CLK(rise) core_clk hold   -0.032
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_198__0_/D CLK(rise) core_clk hold   -0.031
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_194__0_/D CLK(rise) core_clk hold   -0.031
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_260__0_/D CLK(rise) core_clk hold   -0.031
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_256__0_/D CLK(rise) core_clk hold   -0.031
core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D CLK(rise) core_clk hold   -0.030
core/be/be_mem/dcache/uncached_load_data_v_r_reg/D CLK(rise) core_clk setup   -0.030
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_195__0_/D CLK(rise) core_clk hold   -0.030
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_226__0_/D CLK(rise) core_clk hold   -0.030
core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D CLK(rise) core_clk hold   -0.030
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_390__0_/D CLK(rise) core_clk hold   -0.029
core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D CLK(rise) core_clk hold   -0.028
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_386__0_/D CLK(rise) core_clk hold   -0.028
core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D CLK(rise) core_clk hold   -0.028
core/be/be_mem/dcache/data_mem_5__data_mem/macro_mem/CSB1 CE1(rise) core_clk setup   -0.024
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_485__0_/D CLK(rise) core_clk hold   -0.024
core/be/be_mem/dcache/data_mem_6__data_mem/macro_mem/CSB1 CE1(rise) core_clk setup   -0.024
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_224__0_/D CLK(rise) core_clk hold   -0.023
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_229__0_/D CLK(rise) core_clk hold   -0.023
core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D CLK(rise) core_clk hold   -0.023
core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D CLK(rise) core_clk hold   -0.023
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_228__0_/D CLK(rise) core_clk hold   -0.022
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_482__0_/D CLK(rise) core_clk hold   -0.022
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_230__0_/D CLK(rise) core_clk hold   -0.022
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_7__0_/D CLK(rise) core_clk hold   -0.022
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_231__0_/D CLK(rise) core_clk hold   -0.022
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_483__0_/D CLK(rise) core_clk hold   -0.022
core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D CLK(rise) core_clk hold   -0.022
core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D CLK(rise) core_clk hold   -0.021
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_487__0_/D CLK(rise) core_clk hold   -0.021
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_69__0_/D CLK(rise) core_clk hold   -0.021
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_484__0_/D CLK(rise) core_clk hold   -0.021
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_6__0_/D CLK(rise) core_clk hold   -0.021
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_480__0_/D CLK(rise) core_clk hold   -0.021
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_68__0_/D CLK(rise) core_clk hold   -0.021
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_486__0_/D CLK(rise) core_clk hold   -0.020
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__14_/D CLK(rise) core_clk setup    -0.020
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__14_/D CLK(rise) core_clk setup    -0.020
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_71__0_/D CLK(rise) core_clk hold   -0.020
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_481__0_/D CLK(rise) core_clk hold   -0.020
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_5__0_/D CLK(rise) core_clk hold   -0.020
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_67__0_/D CLK(rise) core_clk hold   -0.020
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_70__0_/D CLK(rise) core_clk hold   -0.020
core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D CLK(rise) core_clk hold   -0.020
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_4__0_/D CLK(rise) core_clk hold   -0.019
core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D CLK(rise) core_clk hold   -0.019
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__14_/D CLK(rise) core_clk setup    -0.018
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__14_/D CLK(rise) core_clk setup    -0.017
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_263__0_/D CLK(rise) core_clk hold   -0.017
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_259__0_/D CLK(rise) core_clk hold   -0.017
core/be/be_calculator/calc_stage_reg/data_r_reg_81_/D CLK(rise) core_clk setup   -0.017
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_258__0_/D CLK(rise) core_clk hold   -0.016
core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D CLK(rise) core_clk hold   -0.016
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_262__0_/D CLK(rise) core_clk hold   -0.016
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__14_/D CLK(rise) core_clk setup    -0.015
core/be/be_mem/dcache/data_mem_7__data_mem/macro_mem/CSB1 CE1(rise) core_clk setup   -0.015
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__14_/D CLK(rise) core_clk setup    -0.015
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__14_/D CLK(rise) core_clk setup    -0.015
core/be/be_calculator/reservation_reg/data_r_reg_291_/D CLK(rise) core_clk setup   -0.014
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__14_/D CLK(rise) core_clk setup    -0.014
core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D CLK(rise) core_clk hold   -0.013
core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D CLK(rise) core_clk hold   -0.009
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/D CLK(rise) core_clk setup   -0.009
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_90__1_/D CLK(rise) core_clk hold   -0.007
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_472__1_/D CLK(rise) core_clk hold   -0.004
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_479__1_/D CLK(rise) core_clk hold   -0.004
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_283__1_/D CLK(rise) core_clk hold   -0.003
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_444__1_/D CLK(rise) core_clk hold   -0.003
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_414__1_/D CLK(rise) core_clk hold   -0.003
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_410__1_/D CLK(rise) core_clk hold   -0.002
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_473__1_/D CLK(rise) core_clk hold   -0.002
core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D CLK(rise) core_clk hold   -0.001
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_94__1_/D CLK(rise) core_clk hold   -0.001
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_508__1_/D CLK(rise) core_clk hold   -0.001
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_159__1_/D CLK(rise) core_clk hold   -0.001
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_155__1_/D CLK(rise) core_clk hold   -0.000
core/fe/pc_gen/bp_fe_bp/branch_predictor_dynamic_gshare_bp/bht_reg_415__1_/D CLK(rise) core_clk hold   -0.000
1
