
---------- Begin Simulation Statistics ----------
final_tick                                19069739500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 328633                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696396                       # Number of bytes of host memory used
host_op_rate                                   371398                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   238.69                       # Real time elapsed on the host
host_tick_rate                               79892092                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78442557                       # Number of instructions simulated
sim_ops                                      88650354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019070                       # Number of seconds simulated
sim_ticks                                 19069739500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33722738                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 69332939                       # number of cc regfile writes
system.cpu.committedInsts                    78442557                       # Number of Instructions Simulated
system.cpu.committedOps                      88650354                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.486209                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.486209                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     37543                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    21537                       # number of floating regfile writes
system.cpu.idleCycles                          167977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                11078                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   108154                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.335696                       # Inst execution rate
system.cpu.iew.exec_refs                     27973812                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   12437168                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  308161                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              15583585                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                345                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             12540241                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            89858388                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              15536644                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             42058                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              89082234                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1239                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5158                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  32432                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  8467                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          23893                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         9070                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2008                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 160634889                       # num instructions consuming a value
system.cpu.iew.wb_count                      89037952                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.471864                       # average fanout of values written-back
system.cpu.iew.wb_producers                  75797753                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.334535                       # insts written-back per cycle
system.cpu.iew.wb_sent                       89049132                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                190297389                       # number of integer regfile reads
system.cpu.int_regfile_writes                76477730                       # number of integer regfile writes
system.cpu.ipc                               2.056729                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.056729                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             13023      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              61090019     68.54%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   68      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3028      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2372      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 599      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1471      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4798      0.01%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4212      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2562      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                753      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              21      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             12      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             15553485     17.45%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12433702     13.95%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            8992      0.01%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5169      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               89124292                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   41295                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               74414                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        28627                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              76048                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2916084                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.032719                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1502035     51.51%     51.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     17      0.00%     51.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     820      0.03%     51.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2029      0.07%     51.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     51.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   554      0.02%     51.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     51.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     51.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     51.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     51.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     51.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     12      0.00%     51.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     51.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1005      0.03%     51.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     51.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    312      0.01%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    65      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   19      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 4      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                7      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     51.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 596877     20.47%     72.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                807145     27.68%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2100      0.07%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3083      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               91986058                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          219095522                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     89009325                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          91014254                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   89857971                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  89124292                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 417                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1208027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             33765                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             42                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2516749                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      37971503                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.347136                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.172882                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              877032      2.31%      2.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9196995     24.22%     26.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11708765     30.84%     57.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10046579     26.46%     83.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4582251     12.07%     95.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1318399      3.47%     99.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              241355      0.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 115      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  12      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        37971503                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.336799                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           4829934                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1423689                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             15583585                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            12540241                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               145254278                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    288                       # number of misc regfile writes
system.cpu.numCycles                         38139480                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1848                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    91                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5697                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12928                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  186685                       # Number of BP lookups
system.cpu.branchPred.condPredicted            134713                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10302                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                69306                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   65919                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.112977                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   14950                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            4645                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                640                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4005                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          777                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1111137                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             375                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              9463                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     37804069                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.344995                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.385220                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8460130     22.38%     22.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12227096     32.34%     54.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         3458258      9.15%     63.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3192146      8.44%     72.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3079099      8.14%     80.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2575417      6.81%     87.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1468584      3.88%     91.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          821393      2.17%     93.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2521946      6.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     37804069                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             78442557                       # Number of instructions committed
system.cpu.commit.opsCommitted               88650354                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    27808815                       # Number of memory references committed
system.cpu.commit.loads                      15381127                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.branches                      90194                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      19890                       # Number of committed floating point instructions.
system.cpu.commit.integer                    88636274                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 12023                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         5305      0.01%      0.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     60822657     68.61%     68.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           30      0.00%     68.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2830      0.00%     68.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          908      0.00%     68.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          512      0.00%     68.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     68.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     68.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     68.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     68.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1258      0.00%     68.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2369      0.00%     68.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     68.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2764      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2256      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          644      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15376938     17.35%     85.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12423268     14.01%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4189      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         4420      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     88650354                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2521946                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     23154166                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         23154166                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     23154166                       # number of overall hits
system.cpu.dcache.overall_hits::total        23154166                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16312                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16312                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16312                       # number of overall misses
system.cpu.dcache.overall_misses::total         16312                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    989512954                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    989512954                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    989512954                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    989512954                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     23170478                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23170478                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     23170478                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23170478                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000704                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000704                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000704                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000704                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60661.657308                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60661.657308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60661.657308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60661.657308                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       105269                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1131                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    93.076039                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3424                       # number of writebacks
system.cpu.dcache.writebacks::total              3424                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11862                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11862                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11862                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11862                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4450                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4450                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    297289454                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    297289454                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    297289454                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    297289454                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000192                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000192                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66806.618876                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66806.618876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66806.618876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66806.618876                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3424                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10727443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10727443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15342                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15342                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    928934500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    928934500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10742785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10742785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60548.461739                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60548.461739                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11856                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11856                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    237933500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    237933500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68254.016064                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68254.016064                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12426723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12426723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          970                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          970                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     60578454                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     60578454                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12427693                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12427693                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62452.014433                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62452.014433                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          964                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          964                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     59355954                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     59355954                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61572.566390                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61572.566390                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  19069739500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.582665                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23158616                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4448                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           5206.523381                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.582665                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          922                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          46345404                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         46345404                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19069739500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  5497826                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              14324290                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  10121307                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7995648                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  32432                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                59036                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1440                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               90159318                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                207618                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    15523857                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    12437174                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1258                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           167                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19069739500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19069739500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19069739500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             124029                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       80340940                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      186685                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              81509                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      37807097                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   67638                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  629                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5871                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           17                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  19009483                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1815                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           37971503                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.399802                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.388453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 16387830     43.16%     43.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1407759      3.71%     46.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1546917      4.07%     50.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2872813      7.57%     58.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  6409040     16.88%     75.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  5233754     13.78%     89.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2909960      7.66%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   888081      2.34%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   315349      0.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             37971503                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.004895                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.106503                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     19005905                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19005905                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     19005905                       # number of overall hits
system.cpu.icache.overall_hits::total        19005905                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3577                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3577                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3577                       # number of overall misses
system.cpu.icache.overall_misses::total          3577                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    210954499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    210954499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    210954499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    210954499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19009482                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19009482                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19009482                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19009482                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000188                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000188                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000188                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000188                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58975.258317                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58975.258317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58975.258317                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58975.258317                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          204                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           34                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2271                       # number of writebacks
system.cpu.icache.writebacks::total              2271                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          794                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          794                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          794                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          794                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2783                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2783                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2783                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2783                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    175047499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    175047499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    175047499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    175047499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000146                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000146                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000146                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000146                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62898.849802                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62898.849802                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62898.849802                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62898.849802                       # average overall mshr miss latency
system.cpu.icache.replacements                   2271                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     19005905                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19005905                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3577                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3577                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    210954499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    210954499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19009482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19009482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000188                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000188                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58975.258317                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58975.258317                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          794                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          794                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2783                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2783                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    175047499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    175047499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000146                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000146                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62898.849802                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62898.849802                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  19069739500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.024244                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19008688                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2783                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6830.286741                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.024244                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38021747                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38021747                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19069739500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    19010207                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1053                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19069739500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19069739500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19069739500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4779812                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  202458                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  578                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               23893                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 112553                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1093                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  19069739500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  32432                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 10082886                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  594801                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6547                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  13517650                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              13737187                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               89952491                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 89737                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4515                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11227361                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                 121185                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             775                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           147373625                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   254909494                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                192153565                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     75004                       # Number of floating rename lookups
system.cpu.rename.committedMaps             145406550                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1967066                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     348                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 311                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  29030836                       # count of insts added to the skid buffer
system.cpu.rob.reads                        125040351                       # The number of ROB reads
system.cpu.rob.writes                       179691867                       # The number of ROB writes
system.cpu.thread_0.numInsts                 78442557                       # Number of Instructions committed
system.cpu.thread_0.numOps                   88650354                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.037253366500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          344                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          344                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               23712                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5303                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7228                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5690                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7228                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5690                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    166                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.97                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7228                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5690                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.517442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.017016                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.206090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            326     94.77%     94.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            14      4.07%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.29%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           344                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.401163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.371084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.050669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              292     84.88%     84.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.16%     86.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               25      7.27%     93.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      4.07%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      1.74%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           344                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   10624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  462592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               364160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     24.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   19069734000                       # Total gap between requests
system.mem_ctrls.avgGap                    1476214.12                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       169856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       282112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       361088                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 8907095.977897338569                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 14793699.725158805028                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 18935130.183608435094                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2780                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4448                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5690                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     88925250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    154111500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 494877876500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31987.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34647.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  86973264.76                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       177920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       284672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        462592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       177920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       177920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        61120                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        61120                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2780                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4448                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7228                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          955                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           955                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      9329965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     14927944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         24257909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      9329965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      9329965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3205078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3205078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3205078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      9329965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     14927944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        27462987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7062                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5642                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          555                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          543                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          271                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               110624250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35310000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          243036750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15664.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34414.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5335                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4106                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.55                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3259                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   249.264191                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   160.763296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   266.969170                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1183     36.30%     36.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1012     31.05%     67.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          375     11.51%     78.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          217      6.66%     85.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          123      3.77%     89.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           64      1.96%     91.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           46      1.41%     92.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           32      0.98%     93.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          207      6.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3259                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                451968                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             361088                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               23.700796                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               18.935130                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  19069739500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        12387900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6569145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       26824980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14850900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1505253360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    469372770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   6927518880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8962777935                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   470.000019                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  18005797750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    636740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    427201750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        10909920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         5798760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       23597700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      14600340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1505253360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    467954610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   6928713120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8956827810                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   469.688000                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  18008960250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    636740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    424039250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  19069739500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6268                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          955                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4740                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               963                       # Transaction distribution
system.membus.trans_dist::ReadExResp              963                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2783                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3485                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7834                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7834                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12322                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        12322                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20156                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       323264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       323264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       503808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       503808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  827072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7233                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001383                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037160                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7223     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7233                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  19069739500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            38236500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14784750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23639750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
