//-----------------------------------------------------------------------------
//
// (c) Copyright 2012-2012 Xilinx, Inc. All rights reserved.
//
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
//
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
//
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
//
//-----------------------------------------------------------------------------
//
// Project    : Virtex-7 FPGA Gen3 Integrated Block for PCI Express
// File       : pcie_app_7vx.v
// Version    : 2.1
//
// Description: PCI Express Endpoint example application design
//
//--------------------------------------------------------------------------------

`timescale 1ps / 1ps

`define PCI_EXP_EP_OUI                           24'h000A35
`define PCI_EXP_EP_DSN_1                         {{8'h1},`PCI_EXP_EP_OUI}
`define PCI_EXP_EP_DSN_2                         32'h00000001

module  pcie_app_7vx#(
  parameter C_DATA_WIDTH = 64,            // RX/TX interface data width

  // Do not override parameters below this line
  parameter KEEP_WIDTH                                 = C_DATA_WIDTH / 32,
  parameter TCQ                                        = 1,
  parameter [1:0]  AXISTEN_IF_WIDTH               = (C_DATA_WIDTH == 256) ? 2'b10 : (C_DATA_WIDTH == 128) ? 2'b01 : 2'b00,
  parameter        AXISTEN_IF_RQ_ALIGNMENT_MODE   = "FALSE",
  parameter        AXISTEN_IF_CC_ALIGNMENT_MODE   = "FALSE",
  parameter        AXISTEN_IF_CQ_ALIGNMENT_MODE   = "FALSE",
  parameter        AXISTEN_IF_RC_ALIGNMENT_MODE   = "FALSE",
  parameter        AXISTEN_IF_ENABLE_CLIENT_TAG   = 0,
  parameter        AXISTEN_IF_RQ_PARITY_CHECK     = 0,
  parameter        AXISTEN_IF_CC_PARITY_CHECK     = 0,
  parameter        AXISTEN_IF_MC_RX_STRADDLE      = 0,
  parameter        AXISTEN_IF_ENABLE_RX_MSG_INTFC = 0,
  parameter [17:0] AXISTEN_IF_ENABLE_MSG_ROUTE    = 18'h2FFFF
)(

  input                                      user_clk,
  input                                      user_reset,
  input                                      user_lnk_up,

  //----------------------------------------------------------------------------------------------------------------//
  //  AXI Interface                                                                                                 //
  //----------------------------------------------------------------------------------------------------------------//

  output                                     s_axis_rq_tlast,
  output              [C_DATA_WIDTH-1:0]     s_axis_rq_tdata,
  output                          [59:0]     s_axis_rq_tuser,
  output                [KEEP_WIDTH-1:0]     s_axis_rq_tkeep,
  input                            [3:0]     s_axis_rq_tready,
  output                                     s_axis_rq_tvalid,

  input               [C_DATA_WIDTH-1:0]     m_axis_rc_tdata,
  input                           [74:0]     m_axis_rc_tuser,
  input                                      m_axis_rc_tlast,
  input                 [KEEP_WIDTH-1:0]     m_axis_rc_tkeep,
  input                                      m_axis_rc_tvalid,
  output                          [21:0]     m_axis_rc_tready,

  input               [C_DATA_WIDTH-1:0]     m_axis_cq_tdata,
  input                           [84:0]     m_axis_cq_tuser,
  input                                      m_axis_cq_tlast,
  input                 [KEEP_WIDTH-1:0]     m_axis_cq_tkeep,
  input                                      m_axis_cq_tvalid,
  output                          [21:0]     m_axis_cq_tready,

  output              [C_DATA_WIDTH-1:0]     s_axis_cc_tdata,
  output                          [32:0]     s_axis_cc_tuser,
  output                                     s_axis_cc_tlast,
  output                [KEEP_WIDTH-1:0]     s_axis_cc_tkeep,
  output                                     s_axis_cc_tvalid,
  input                            [3:0]     s_axis_cc_tready,

  input                            [3:0]     pcie_rq_seq_num,
  input                                      pcie_rq_seq_num_vld,
  input                            [5:0]     pcie_rq_tag,
  input                                      pcie_rq_tag_vld,

  input                            [1:0]     pcie_tfc_nph_av,
  input                            [1:0]     pcie_tfc_npd_av,
  output                                     pcie_cq_np_req,
  input                            [5:0]     pcie_cq_np_req_count,

  //----------------------------------------------------------------------------------------------------------------//
  //  Configuration (CFG) Interface                                                                                 //
  //----------------------------------------------------------------------------------------------------------------//

  //----------------------------------------------------------------------------------------------------------------//
  // EP and RP                                                                                                      //
  //----------------------------------------------------------------------------------------------------------------//

  input                                      cfg_phy_link_down,
  input                            [3:0]     cfg_negotiated_width,
  input                            [2:0]     cfg_current_speed,
  input                            [2:0]     cfg_max_payload,
  input                            [2:0]     cfg_max_read_req,
  input                            [7:0]     cfg_function_status,
  input                            [5:0]     cfg_function_power_state,
  input                           [11:0]     cfg_vf_status,
  input                           [17:0]     cfg_vf_power_state,
  input                            [1:0]     cfg_link_power_state,

  // Management Interface
  output reg                      [18:0]     cfg_mgmt_addr,
  output reg                                 cfg_mgmt_write,
  output reg                      [31:0]     cfg_mgmt_write_data,
  output reg                       [3:0]     cfg_mgmt_byte_enable,
  output reg                                 cfg_mgmt_read,
  input                           [31:0]     cfg_mgmt_read_data,
  input                                      cfg_mgmt_read_write_done,
  output wire                                cfg_mgmt_type1_cfg_reg_access,

  // Error Reporting Interface
  input                                      cfg_err_cor_out,
  input                                      cfg_err_nonfatal_out,
  input                                      cfg_err_fatal_out,
  //input                                      cfg_local_error,

  input                                      cfg_ltr_enable,
  input                            [5:0]     cfg_ltssm_state,
  input                            [1:0]     cfg_rcb_status,
  input                            [1:0]     cfg_dpa_substate_change,
  input                            [1:0]     cfg_obff_enable,
  input                                      cfg_pl_status_change,

  input                            [1:0]     cfg_tph_requester_enable,
  input                            [5:0]     cfg_tph_st_mode,
  input                            [5:0]     cfg_vf_tph_requester_enable,
  input                           [17:0]     cfg_vf_tph_st_mode,

  input                                      cfg_msg_received,
  input                            [7:0]     cfg_msg_received_data,
  input                            [4:0]     cfg_msg_received_type,

  output                                     cfg_msg_transmit,
  output                           [2:0]     cfg_msg_transmit_type,
  output                          [31:0]     cfg_msg_transmit_data,
  input                                      cfg_msg_transmit_done,

  input                            [7:0]     cfg_fc_ph,
  input                           [11:0]     cfg_fc_pd,
  input                            [7:0]     cfg_fc_nph,
  input                           [11:0]     cfg_fc_npd,
  input                            [7:0]     cfg_fc_cplh,
  input                           [11:0]     cfg_fc_cpld,
  output                           [2:0]     cfg_fc_sel,

  output  wire                     [2:0]     cfg_per_func_status_control,
  input                           [15:0]     cfg_per_func_status_data,
  output  wire                     [2:0]     cfg_per_function_number,
  output  wire                               cfg_per_function_output_request,
  input                                      cfg_per_function_update_done,

  output wire                     [63:0]     cfg_dsn,
  output                                     cfg_power_state_change_ack,
  input                                      cfg_power_state_change_interrupt,
  output wire                                cfg_err_cor_in,
  output wire                                cfg_err_uncor_in,

  input                            [1:0]     cfg_flr_in_process,
  output wire                      [1:0]     cfg_flr_done,
  input                            [5:0]     cfg_vf_flr_in_process,
  output wire                      [5:0]     cfg_vf_flr_done,

  output wire                                cfg_link_training_enable,

  input                                      cfg_ext_read_received,
  input                                      cfg_ext_write_received,
  input                            [9:0]     cfg_ext_register_number,
  input                            [7:0]     cfg_ext_function_number,
  input                           [31:0]     cfg_ext_write_data,
  input                            [3:0]     cfg_ext_write_byte_enable,
  output wire                     [31:0]     cfg_ext_read_data,
  output wire                                cfg_ext_read_data_valid,

  output wire                      [7:0]     cfg_ds_port_number,
  output wire                      [7:0]     cfg_ds_bus_number,
  output wire                      [4:0]     cfg_ds_device_number,
  output wire                      [2:0]     cfg_ds_function_number,
  //----------------------------------------------------------------------------------------------------------------//
  // EP Only                                                                                                        //
  //----------------------------------------------------------------------------------------------------------------//

  // Interrupt Interface Signals
  output                           [3:0]     cfg_interrupt_int,
  output wire                      [1:0]     cfg_interrupt_pending,
  input                                      cfg_interrupt_sent,

  input                            [1:0]     cfg_interrupt_msi_enable,
  input                            [5:0]     cfg_interrupt_msi_vf_enable,
  input                            [5:0]     cfg_interrupt_msi_mmenable,
  input                                      cfg_interrupt_msi_mask_update,
  input                           [31:0]     cfg_interrupt_msi_data,
  output wire                      [3:0]     cfg_interrupt_msi_select,
  output                          [31:0]     cfg_interrupt_msi_int,
  output wire                     [63:0]     cfg_interrupt_msi_pending_status,
  input                                      cfg_interrupt_msi_sent,
  input                                      cfg_interrupt_msi_fail,

  input                            [1:0]     cfg_interrupt_msix_enable,
  input                            [1:0]     cfg_interrupt_msix_mask,
  input                            [5:0]     cfg_interrupt_msix_vf_enable,
  input                            [5:0]     cfg_interrupt_msix_vf_mask,
  output                          [31:0]     cfg_interrupt_msix_data,
  output                          [63:0]     cfg_interrupt_msix_address,
  output                                     cfg_interrupt_msix_int,
  input                                      cfg_interrupt_msix_sent,
  input                                      cfg_interrupt_msix_fail,

  output wire                      [2:0]     cfg_interrupt_msi_attr,
  output wire                                cfg_interrupt_msi_tph_present,
  output wire                      [1:0]     cfg_interrupt_msi_tph_type,
  output wire                      [8:0]     cfg_interrupt_msi_tph_st_tag,
  output wire                      [2:0]     cfg_interrupt_msi_function_number,

// EP only
  input                                      cfg_hot_reset_in,
  output wire                                cfg_config_space_enable,
  output wire                                cfg_req_pm_transition_l23_ready,

// RP only
  output wire                                cfg_hot_reset_out,

  // TPH Table User Access (Read Only)
  output wire                      [4:0]     user_tph_stt_address,
  output wire                      [2:0]     user_tph_function_num,
  input                           [31:0]     user_tph_stt_read_data,
  input                                      user_tph_stt_read_data_valid,
  output wire                                user_tph_stt_read_enable

  // Dynamic Reconfiguration Port Interface
  //input                                      drp_rdy,
  //input                           [15:0]     drp_do,
  //output wire                                drp_clk,
  //output wire                                drp_en,
  //output wire                                drp_we,
  //output wire                     [10:0]     drp_addr,
  //output wire                     [15:0]     drp_di

);


  wire     m_axis_cq_tready_bit;
  wire     m_axis_rc_tready_bit;


  //----------------------------------------------------------------------------------------------------------------//
  // PCIe Block EP Tieoffs - Example PIO doesn't support the following outputs                                      //
  //----------------------------------------------------------------------------------------------------------------//

  assign cfg_dsn                             = {`PCI_EXP_EP_DSN_2, `PCI_EXP_EP_DSN_1};  // Assign the input DSN

//  assign cfg_mgmt_addr                       = 19'h0;                // Zero out CFG MGMT 19-bit address port
//  assign cfg_mgmt_write                      = 1'b0;                 // Do not write CFG space
//  assign cfg_mgmt_write_data                 = 32'h0;                // Zero out CFG MGMT input data bus
//  assign cfg_mgmt_byte_enable                = 4'h0;                 // Zero out CFG MGMT byte enables
//  assign cfg_mgmt_read                       = 1'b0;                 // Do not read CFG space
  assign cfg_mgmt_type1_cfg_reg_access       = 1'b0;

  assign cfg_per_func_status_control         = 3'h0;                 // Do not request per function status
  assign cfg_per_function_number             = 3'h0;                 // Zero out function num for status req
  assign cfg_per_function_output_request     = 1'b0;                 // Do not request configuration status update

  assign cfg_err_cor_in                      = 1'b0;                 // Never report Correctable Error
  assign cfg_err_uncor_in                    = 1'b0;                 // Never report UnCorrectable Error

 //assign cfg_flr_done                        = 1'b0;                 // FIXME : how to drive this?
  //assign cfg_vf_flr_done                     = 1'b0;                 // FIXME : how to drive this?

  assign cfg_link_training_enable            = 1'b1;                 // Always enable LTSSM to bring up the Link

  assign cfg_ext_read_data                   = 32'h0;                // Do not provide cfg data externally
  assign cfg_ext_read_data_valid             = 1'b0;                 // Disable external implemented reg cfg read

  assign cfg_interrupt_pending               = 2'h0;
  assign cfg_interrupt_msi_select            = 4'h0;
  assign cfg_interrupt_msi_pending_status    = 64'h0;

  assign cfg_interrupt_msi_attr              = 3'h0;
  assign cfg_interrupt_msi_tph_present       = 1'b0;
  assign cfg_interrupt_msi_tph_type          = 2'h0;
  assign cfg_interrupt_msi_tph_st_tag        = 9'h0;
  assign cfg_interrupt_msi_function_number   = 3'h0;

  assign cfg_config_space_enable             = 1'b1;
  assign cfg_req_pm_transition_l23_ready     = 1'b0;

  assign cfg_hot_reset_out                   = 1'b0;

  assign cfg_ds_port_number                  = 8'h0;
  assign cfg_ds_bus_number                   = 8'h0;
  assign cfg_ds_device_number                = 5'h0;
  assign cfg_ds_function_number              = 3'h0;

  assign user_tph_stt_address                = 5'b0;
  assign user_tph_function_num               = 5'b0;
  assign user_tph_stt_read_enable            = 1'b0;

  //assign drp_clk                             = user_clk;
  //assign drp_en                              = 1'b0;
  //assign drp_we                              = 1'b0;
  //assign drp_addr                            = 11'h0;
  //assign drp_di                              = 16'h0;


  assign m_axis_cq_tready                    = {22{m_axis_cq_tready_bit}};
  assign m_axis_rc_tready                    = {22{m_axis_rc_tready_bit}};


reg                       [1:0]     cfg_flr_done_reg0;
reg                       [5:0]     cfg_vf_flr_done_reg0;
reg                       [1:0]     cfg_flr_done_reg1;
reg                       [5:0]     cfg_vf_flr_done_reg1;


always @(posedge user_clk)
  begin
   if (user_reset) begin
      cfg_flr_done_reg0       <= 2'b0;
      cfg_vf_flr_done_reg0    <= 6'b0;
      cfg_flr_done_reg1       <= 2'b0;
      cfg_vf_flr_done_reg1    <= 6'b0;
    end
   else begin
      cfg_flr_done_reg0       <= cfg_flr_in_process;
      cfg_vf_flr_done_reg0    <= cfg_vf_flr_in_process;
      cfg_flr_done_reg1       <= cfg_flr_done_reg0;
      cfg_vf_flr_done_reg1    <= cfg_vf_flr_done_reg0;
    end
  end


assign cfg_flr_done[0] = ~cfg_flr_done_reg1[0] && cfg_flr_done_reg0[0]; assign cfg_flr_done[1] = ~cfg_flr_done_reg1[1] && cfg_flr_done_reg0[1];

assign cfg_vf_flr_done[0] = ~cfg_vf_flr_done_reg1[0] && cfg_vf_flr_done_reg0[0]; assign cfg_vf_flr_done[1] = ~cfg_vf_flr_done_reg1[1] && cfg_vf_flr_done_reg0[1]; assign cfg_vf_flr_done[2] = ~cfg_vf_flr_done_reg1[2] && cfg_vf_flr_done_reg0[2]; assign cfg_vf_flr_done[3] = ~cfg_vf_flr_done_reg1[3] && cfg_vf_flr_done_reg0[3]; assign cfg_vf_flr_done[4] = ~cfg_vf_flr_done_reg1[4] && cfg_vf_flr_done_reg0[4]; assign cfg_vf_flr_done[5] = ~cfg_vf_flr_done_reg1[5] && cfg_vf_flr_done_reg0[5];
	



PIO #(
  .TCQ                                    ( TCQ                            ),
  .AXISTEN_IF_WIDTH                       ( AXISTEN_IF_WIDTH               ),
  .AXISTEN_IF_RQ_ALIGNMENT_MODE           ( AXISTEN_IF_RQ_ALIGNMENT_MODE   ),
  .AXISTEN_IF_CC_ALIGNMENT_MODE           ( AXISTEN_IF_CC_ALIGNMENT_MODE   ),
  .AXISTEN_IF_CQ_ALIGNMENT_MODE           ( AXISTEN_IF_CQ_ALIGNMENT_MODE   ),
  .AXISTEN_IF_RC_ALIGNMENT_MODE           ( AXISTEN_IF_RC_ALIGNMENT_MODE   ),
  .AXISTEN_IF_ENABLE_CLIENT_TAG           ( AXISTEN_IF_ENABLE_CLIENT_TAG   ),
  .AXISTEN_IF_RQ_PARITY_CHECK             ( AXISTEN_IF_RQ_PARITY_CHECK     ),
  .AXISTEN_IF_CC_PARITY_CHECK             ( AXISTEN_IF_CC_PARITY_CHECK     ),
  .AXISTEN_IF_MC_RX_STRADDLE              ( AXISTEN_IF_MC_RX_STRADDLE      ),
  .AXISTEN_IF_ENABLE_RX_MSG_INTFC         ( AXISTEN_IF_ENABLE_RX_MSG_INTFC ),
  .AXISTEN_IF_ENABLE_MSG_ROUTE            ( AXISTEN_IF_ENABLE_MSG_ROUTE    )

) PIO_i (
  .user_clk                                       ( user_clk ),
  .reset_n                                        ( ~user_reset ),
  .user_lnk_up                                    ( user_lnk_up ),

  .s_axis_cc_tdata                                ( s_axis_cc_tdata ),
  .s_axis_cc_tkeep                                ( s_axis_cc_tkeep ),
  .s_axis_cc_tlast                                ( s_axis_cc_tlast ),
  .s_axis_cc_tvalid                               ( s_axis_cc_tvalid ),
  .s_axis_cc_tuser                                ( s_axis_cc_tuser ),
  .s_axis_cc_tready                               ( s_axis_cc_tready[0] ),

  .s_axis_rq_tdata                                ( s_axis_rq_tdata ),
  .s_axis_rq_tkeep                                ( s_axis_rq_tkeep ),
  .s_axis_rq_tlast                                ( s_axis_rq_tlast ),
  .s_axis_rq_tvalid                               ( s_axis_rq_tvalid ),
  .s_axis_rq_tuser                                ( s_axis_rq_tuser ),
  .s_axis_rq_tready                               ( s_axis_rq_tready[0] ),

  .cfg_msg_transmit_done                          ( cfg_msg_transmit_done ),
  .cfg_msg_transmit                               ( cfg_msg_transmit ),
  .cfg_msg_transmit_type                          ( cfg_msg_transmit_type ),
  .cfg_msg_transmit_data                          ( cfg_msg_transmit_data ),

  .pcie_rq_tag                                    ( pcie_rq_tag ),
  .pcie_rq_tag_vld                                ( pcie_rq_tag_vld ),
  .pcie_tfc_nph_av                                ( pcie_tfc_nph_av ),
  .pcie_tfc_npd_av                                ( pcie_tfc_npd_av ),
  .pcie_tfc_np_pl_empty                           (  ),
  .pcie_rq_seq_num                                ( pcie_rq_seq_num ),
  .pcie_rq_seq_num_vld                            ( pcie_rq_seq_num_vld ),

  .cfg_fc_ph                                      ( cfg_fc_ph ),
  .cfg_fc_nph                                     ( cfg_fc_nph ),
  .cfg_fc_cplh                                    ( cfg_fc_cplh ),
  .cfg_fc_pd                                      ( cfg_fc_pd ),
  .cfg_fc_npd                                     ( cfg_fc_npd ),
  .cfg_fc_cpld                                    ( cfg_fc_cpld ),
  .cfg_fc_sel                                     ( cfg_fc_sel ),

  .m_axis_cq_tdata                                ( m_axis_cq_tdata ),
  .m_axis_cq_tlast                                ( m_axis_cq_tlast ),
  .m_axis_cq_tvalid                               ( m_axis_cq_tvalid ),
  .m_axis_cq_tuser                                ( m_axis_cq_tuser ),
  .m_axis_cq_tkeep                                ( m_axis_cq_tkeep ),
  .pcie_cq_np_req_count                           ( pcie_cq_np_req_count ),
  .m_axis_cq_tready                               ( m_axis_cq_tready_bit ),
  .pcie_cq_np_req                                 ( pcie_cq_np_req ),

  .m_axis_rc_tdata                                ( m_axis_rc_tdata ),
  .m_axis_rc_tlast                                ( m_axis_rc_tlast ),
  .m_axis_rc_tvalid                               ( m_axis_rc_tvalid ),
  .m_axis_rc_tuser                                ( m_axis_rc_tuser ),
  .m_axis_rc_tkeep                                ( m_axis_rc_tkeep ),
  .m_axis_rc_tready                               ( m_axis_rc_tready_bit ),

  .cfg_msg_received                               ( cfg_msg_received ),
  .cfg_msg_received_type                          ( cfg_msg_received_type ),
  .cfg_msg_data                                   ( cfg_msg_received_data ),

  .interrupt_done                                 ( ),

  .cfg_interrupt_sent                             ( cfg_interrupt_sent ),
  .cfg_interrupt_int                              ( cfg_interrupt_int ),

  .cfg_interrupt_msi_enable                       ( cfg_interrupt_msi_enable[0] ),
  .cfg_interrupt_msi_sent                         ( cfg_interrupt_msi_sent ),
  .cfg_interrupt_msi_fail                         ( cfg_interrupt_msi_fail ),

  .cfg_interrupt_msi_int                          ( cfg_interrupt_msi_int ),

  .cfg_interrupt_msix_enable                      ( cfg_interrupt_msix_enable[0] ),
  .cfg_interrupt_msix_sent                        ( cfg_interrupt_msix_sent ),
  .cfg_interrupt_msix_fail                        ( cfg_interrupt_msix_fail ),

  .cfg_interrupt_msix_int                         ( cfg_interrupt_msix_int ),
  .cfg_interrupt_msix_address                     ( cfg_interrupt_msix_address ),
  .cfg_interrupt_msix_data                        ( cfg_interrupt_msix_data ),

  .cfg_power_state_change_interrupt               ( cfg_power_state_change_interrupt ),
  .cfg_power_state_change_ack                     ( cfg_power_state_change_ack )

 );
  //--------------------------------------------------------------------------------------------------------------------//
  // CFG_WRITE : Description : Write Configuration Space MI decode error, Disabling LFSR update from SKP. CR# 
  //--------------------------------------------------------------------------------------------------------------------//
    reg write_cfg_done_1;
      always @(posedge user_clk) begin : cfg_write_skp_nolfsr 
        if (user_reset) begin
            cfg_mgmt_addr        <= #TCQ 32'b0;
            cfg_mgmt_write_data  <= #TCQ 32'b0;
            cfg_mgmt_byte_enable <= #TCQ 4'b0;
            cfg_mgmt_write       <= #TCQ 1'b0;
            cfg_mgmt_read        <= #TCQ 1'b0;
            write_cfg_done_1     <= #TCQ 1'b0; end
        else begin
          if (cfg_mgmt_read_write_done == 1'b1 && write_cfg_done_1 == 1'b1) begin
              cfg_mgmt_addr        <= #TCQ 0;
              cfg_mgmt_write_data  <= #TCQ 0;
              cfg_mgmt_byte_enable <= #TCQ 0;
              cfg_mgmt_write       <= #TCQ 0;
              cfg_mgmt_read        <= #TCQ 0;  end
          else if (cfg_mgmt_read_write_done == 1'b1 && write_cfg_done_1 == 1'b0) begin
              cfg_mgmt_addr        <= #TCQ 32'h40082;
              cfg_mgmt_write_data[31:28] <= #TCQ cfg_mgmt_read_data[31:28];
              cfg_mgmt_write_data[27]    <= #TCQ 1'b1; 
              cfg_mgmt_write_data[26:0]  <= #TCQ cfg_mgmt_read_data[26:0];
              cfg_mgmt_byte_enable <= #TCQ 4'hF;
              cfg_mgmt_write       <= #TCQ 1'b1;
              cfg_mgmt_read        <= #TCQ 1'b0;  
              write_cfg_done_1     <= #TCQ 1'b1; end
          else if (write_cfg_done_1 == 1'b0) begin
              cfg_mgmt_addr        <= #TCQ 32'h40082;
              cfg_mgmt_write_data  <= #TCQ 32'b0;
              cfg_mgmt_byte_enable <= #TCQ 4'hF;
              cfg_mgmt_write       <= #TCQ 1'b0;
              cfg_mgmt_read        <= #TCQ 1'b1;  end
          end
      end

endmodule
