FILE_TYPE=VERILOG_MAP;
PRIMITIVE '1N914SZ';
    DEFAULT_MODEL=DIODE;
    UPPER_CASE=TRUE;
    MODEL 'DIODE';
        PIN_MAP
            'A'<0>='(A)';
            'B'<0>='(K)';
        END_PIN;
    END_MODEL;
END_PRIMITIVE;
END.
