{"Modified":"2022-07-26T18:11:00","Published":"2022-07-18T23:15:00","access":{},"assigner":"cve@mitre.org","capec":[],"cvss":null,"cwe":"CWE-755","id":"CVE-2022-34643","impact":{},"last-modified":"2022-07-26T18:11:00","references":["https://github.com/riscv-software-src/riscv-isa-sim/issues/971"],"summary":"RISCV ISA Sim commit ac466a21df442c59962589ba296c702631e041b5 implements the incorrect exception priotrity when accessing memory.","vulnerable_configuration":[{"id":"cpe:2.3:a:riscv:spike_risc-v_isa_simulator:-:*:*:*:*:*:*:*","title":"cpe:2.3:a:riscv:spike_risc-v_isa_simulator:-:*:*:*:*:*:*:*"}],"vulnerable_configuration_cpe_2_2":[],"vulnerable_product":["cpe:2.3:a:riscv:spike_risc-v_isa_simulator:-:*:*:*:*:*:*:*"]}