Analysis & Synthesis report for top
Sat Jul 25 12:09:30 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|vcore:I_vcore_0|controller:I_controller_0|state
 12. State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|state
 13. State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|state
 14. State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|state
 15. State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|state
 16. State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|state
 17. State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|state
 18. State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|state
 19. State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|state
 20. State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|state
 21. State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|state
 22. State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|state
 23. State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|state
 24. State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|state
 25. State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|state
 26. State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|state
 27. State Machine - |top|spimicro:I_spimicro_0|micro:I_micro_0|state
 28. Registers Removed During Synthesis
 29. Removed Registers Triggering Further Register Optimizations
 30. General Register Statistics
 31. Inverted Register Statistics
 32. Physical Synthesis Netlist Optimizations
 33. Registers Packed Into Inferred Megafunctions
 34. Multiplexer Restructuring Statistics (No Restructuring Performed)
 35. Source assignments for dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated
 36. Source assignments for dp16384x16:I_output_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated
 37. Source assignments for dp16x16:I_kernel_mem|altsyncram:altsyncram_component|altsyncram_2qr3:auto_generated
 38. Source assignments for vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4
 39. Parameter Settings for User Entity Instance: pll:I_pll|altpll:altpll_component
 40. Parameter Settings for User Entity Instance: dp16384x16:I_input_mem|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: dp16384x16:I_output_mem|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: dp16x16:I_kernel_mem|altsyncram:altsyncram_component
 43. Parameter Settings for Inferred Entity Instance: vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0
 44. Parameter Settings for Inferred Entity Instance: vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|lpm_mult:Mult0
 45. Parameter Settings for Inferred Entity Instance: vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|lpm_mult:Mult0
 47. Parameter Settings for Inferred Entity Instance: vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|lpm_mult:Mult0
 48. Parameter Settings for Inferred Entity Instance: vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|lpm_mult:Mult0
 49. Parameter Settings for Inferred Entity Instance: vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|lpm_mult:Mult0
 50. altpll Parameter Settings by Entity Instance
 51. altsyncram Parameter Settings by Entity Instance
 52. altshift_taps Parameter Settings by Entity Instance
 53. lpm_mult Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "dp16x16:I_kernel_mem"
 55. Port Connectivity Checks: "dp16384x16:I_output_mem"
 56. Port Connectivity Checks: "dp16384x16:I_input_mem"
 57. Port Connectivity Checks: "vcore:I_vcore_0|kernel:I_kernel_2"
 58. Port Connectivity Checks: "vcore:I_vcore_0|kernel:I_kernel_1"
 59. Port Connectivity Checks: "vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3"
 60. Port Connectivity Checks: "vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2"
 61. Port Connectivity Checks: "vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1"
 62. Port Connectivity Checks: "vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2"
 63. Port Connectivity Checks: "vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1"
 64. Port Connectivity Checks: "vcore:I_vcore_0|kernel:I_kernel_0"
 65. Post-Synthesis Netlist Statistics for Top Partition
 66. Elapsed Time Per Partition
 67. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 25 12:09:30 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 5,246                                       ;
;     Total combinational functions  ; 4,966                                       ;
;     Dedicated logic registers      ; 1,682                                       ;
; Total registers                    ; 1682                                        ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 524,640                                     ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL025YU256C8G    ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.6%      ;
;     Processor 3            ;   0.6%      ;
;     Processor 4            ;   0.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; ../VHDL/controller.vhd           ; yes             ; User VHDL File               ; /home/user/Documents/vhdl/cnn3x3/VHDL/controller.vhd                                 ;         ;
; ../VHDL/delay3.vhd               ; yes             ; User VHDL File               ; /home/user/Documents/vhdl/cnn3x3/VHDL/delay3.vhd                                     ;         ;
; ../VHDL/fp16adder.vhd            ; yes             ; User VHDL File               ; /home/user/Documents/vhdl/cnn3x3/VHDL/fp16adder.vhd                                  ;         ;
; ../VHDL/fp16mult.vhd             ; yes             ; User VHDL File               ; /home/user/Documents/vhdl/cnn3x3/VHDL/fp16mult.vhd                                   ;         ;
; ../VHDL/kernel.vhd               ; yes             ; User VHDL File               ; /home/user/Documents/vhdl/cnn3x3/VHDL/kernel.vhd                                     ;         ;
; ../VHDL/kernel9.vhd              ; yes             ; User VHDL File               ; /home/user/Documents/vhdl/cnn3x3/VHDL/kernel9.vhd                                    ;         ;
; ../VHDL/micro.vhd                ; yes             ; User VHDL File               ; /home/user/Documents/vhdl/cnn3x3/VHDL/micro.vhd                                      ;         ;
; ../VHDL/output.vhd               ; yes             ; User VHDL File               ; /home/user/Documents/vhdl/cnn3x3/VHDL/output.vhd                                     ;         ;
; ../VHDL/spimicro.vhd             ; yes             ; User VHDL File               ; /home/user/Documents/vhdl/cnn3x3/VHDL/spimicro.vhd                                   ;         ;
; ../VHDL/spislave.vhd             ; yes             ; User VHDL File               ; /home/user/Documents/vhdl/cnn3x3/VHDL/spislave.vhd                                   ;         ;
; ../VHDL/vcore.vhd                ; yes             ; User VHDL File               ; /home/user/Documents/vhdl/cnn3x3/VHDL/vcore.vhd                                      ;         ;
; ../VHDL/top.vhd                  ; yes             ; User VHDL File               ; /home/user/Documents/vhdl/cnn3x3/VHDL/top.vhd                                        ;         ;
; dp16384x16.vhd                   ; yes             ; User Wizard-Generated File   ; /home/user/Documents/vhdl/cnn3x3/quartus/dp16384x16.vhd                              ;         ;
; dp16x16.vhd                      ; yes             ; User Wizard-Generated File   ; /home/user/Documents/vhdl/cnn3x3/quartus/dp16x16.vhd                                 ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File   ; /home/user/Documents/vhdl/cnn3x3/quartus/pll.vhd                                     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; /home/user/Documents/vhdl/cnn3x3/quartus/db/pll_altpll.v                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4pr3.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/user/Documents/vhdl/cnn3x3/quartus/db/altsyncram_4pr3.tdf                      ;         ;
; db/decode_csa.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/user/Documents/vhdl/cnn3x3/quartus/db/decode_csa.tdf                           ;         ;
; db/decode_58a.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/user/Documents/vhdl/cnn3x3/quartus/db/decode_58a.tdf                           ;         ;
; db/mux_bob.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/user/Documents/vhdl/cnn3x3/quartus/db/mux_bob.tdf                              ;         ;
; db/altsyncram_2qr3.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/user/Documents/vhdl/cnn3x3/quartus/db/altsyncram_2qr3.tdf                      ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altshift_taps.tdf     ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc      ;         ;
; db/shift_taps_l5n.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/user/Documents/vhdl/cnn3x3/quartus/db/shift_taps_l5n.tdf                       ;         ;
; db/altsyncram_m861.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/user/Documents/vhdl/cnn3x3/quartus/db/altsyncram_m861.tdf                      ;         ;
; db/add_sub_r3e.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/user/Documents/vhdl/cnn3x3/quartus/db/add_sub_r3e.tdf                          ;         ;
; db/cntr_vof.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/user/Documents/vhdl/cnn3x3/quartus/db/cntr_vof.tdf                             ;         ;
; db/cmpr_hgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/user/Documents/vhdl/cnn3x3/quartus/db/cmpr_hgc.tdf                             ;         ;
; db/cntr_i8h.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/user/Documents/vhdl/cnn3x3/quartus/db/cntr_i8h.tdf                             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_lct.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/user/Documents/vhdl/cnn3x3/quartus/db/mult_lct.tdf                             ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,246                                                                        ;
;                                             ;                                                                              ;
; Total combinational functions               ; 4966                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 2127                                                                         ;
;     -- 3 input functions                    ; 1917                                                                         ;
;     -- <=2 input functions                  ; 922                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 4202                                                                         ;
;     -- arithmetic mode                      ; 764                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 1682                                                                         ;
;     -- Dedicated logic registers            ; 1682                                                                         ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 7                                                                            ;
; Total memory bits                           ; 524640                                                                       ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 12                                                                           ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; pll:I_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1763                                                                         ;
; Total fan-out                               ; 25398                                                                        ;
; Average fan-out                             ; 3.74                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                         ; 4966 (1)            ; 1682 (3)                  ; 524640      ; 12           ; 0       ; 6         ; 7    ; 0            ; |top                                                                                                                      ; top             ; work         ;
;    |dp16384x16:I_input_mem|                  ; 26 (0)              ; 1 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp16384x16:I_input_mem                                                                                               ; dp16384x16      ; work         ;
;       |altsyncram:altsyncram_component|      ; 26 (0)              ; 1 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp16384x16:I_input_mem|altsyncram:altsyncram_component                                                               ; altsyncram      ; work         ;
;          |altsyncram_4pr3:auto_generated|    ; 26 (1)              ; 1 (1)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated                                ; altsyncram_4pr3 ; work         ;
;             |decode_csa:decode2|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|decode_csa:decode2             ; decode_csa      ; work         ;
;             |mux_bob:mux4|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|mux_bob:mux4                   ; mux_bob         ; work         ;
;             |mux_bob:mux5|                   ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|mux_bob:mux5                   ; mux_bob         ; work         ;
;    |dp16384x16:I_output_mem|                 ; 11 (0)              ; 1 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp16384x16:I_output_mem                                                                                              ; dp16384x16      ; work         ;
;       |altsyncram:altsyncram_component|      ; 11 (0)              ; 1 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp16384x16:I_output_mem|altsyncram:altsyncram_component                                                              ; altsyncram      ; work         ;
;          |altsyncram_4pr3:auto_generated|    ; 11 (0)              ; 1 (1)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp16384x16:I_output_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated                               ; altsyncram_4pr3 ; work         ;
;             |decode_csa:decode2|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp16384x16:I_output_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|decode_csa:decode2            ; decode_csa      ; work         ;
;             |decode_csa:decode3|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp16384x16:I_output_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|decode_csa:decode3            ; decode_csa      ; work         ;
;             |mux_bob:mux4|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp16384x16:I_output_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|mux_bob:mux4                  ; mux_bob         ; work         ;
;    |dp16x16:I_kernel_mem|                    ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp16x16:I_kernel_mem                                                                                                 ; dp16x16         ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp16x16:I_kernel_mem|altsyncram:altsyncram_component                                                                 ; altsyncram      ; work         ;
;          |altsyncram_2qr3:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|dp16x16:I_kernel_mem|altsyncram:altsyncram_component|altsyncram_2qr3:auto_generated                                  ; altsyncram_2qr3 ; work         ;
;    |pll:I_pll|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:I_pll                                                                                                            ; pll             ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:I_pll|altpll:altpll_component                                                                                    ; altpll          ; work         ;
;          |pll_altpll:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:I_pll|altpll:altpll_component|pll_altpll:auto_generated                                                          ; pll_altpll      ; work         ;
;    |spimicro:I_spimicro_0|                   ; 288 (0)             ; 124 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spimicro:I_spimicro_0                                                                                                ; spimicro        ; work         ;
;       |micro:I_micro_0|                      ; 272 (272)           ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spimicro:I_spimicro_0|micro:I_micro_0                                                                                ; micro           ; work         ;
;       |spislave:I_spislave_0|                ; 16 (16)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|spimicro:I_spimicro_0|spislave:I_spislave_0                                                                          ; spislave        ; work         ;
;    |vcore:I_vcore_0|                         ; 4640 (1)            ; 1553 (0)                  ; 96          ; 12           ; 0       ; 6         ; 0    ; 0            ; |top|vcore:I_vcore_0                                                                                                      ; vcore           ; work         ;
;       |controller:I_controller_0|            ; 204 (204)           ; 103 (103)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|controller:I_controller_0                                                                            ; controller      ; work         ;
;       |delay3:I_delay3_1|                    ; 10 (0)              ; 6 (0)                     ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|delay3:I_delay3_1                                                                                    ; delay3          ; work         ;
;          |altshift_taps:reg0_rtl_0|          ; 10 (0)              ; 6 (0)                     ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0                                                           ; altshift_taps   ; work         ;
;             |shift_taps_l5n:auto_generated|  ; 10 (2)              ; 6 (3)                     ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated                             ; shift_taps_l5n  ; work         ;
;                |altsyncram_m861:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4 ; altsyncram_m861 ; work         ;
;                |cntr_i8h:cntr5|              ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_i8h:cntr5              ; cntr_i8h        ; work         ;
;                |cntr_vof:cntr1|              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1              ; cntr_vof        ; work         ;
;       |kernel:I_kernel_0|                    ; 1464 (0)            ; 471 (0)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_0                                                                                    ; kernel          ; work         ;
;          |fp16adder:I_fp16adder_1|           ; 321 (321)           ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1                                                            ; fp16adder       ; work         ;
;          |fp16adder:I_fp16adder_2|           ; 331 (331)           ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2                                                            ; fp16adder       ; work         ;
;          |fp16adder:I_fp16adder_3|           ; 343 (343)           ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3                                                            ; fp16adder       ; work         ;
;          |fp16mult:I_fp16mult_1|             ; 164 (164)           ; 81 (81)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1                                                              ; fp16mult        ; work         ;
;             |lpm_mult:Mult0|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_lct:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|lpm_mult:Mult0|mult_lct:auto_generated                       ; mult_lct        ; work         ;
;          |fp16mult:I_fp16mult_2|             ; 166 (166)           ; 81 (81)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2                                                              ; fp16mult        ; work         ;
;             |lpm_mult:Mult0|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_lct:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|lpm_mult:Mult0|mult_lct:auto_generated                       ; mult_lct        ; work         ;
;          |kernel9:I_kernel9_0|               ; 139 (139)           ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0                                                                ; kernel9         ; work         ;
;       |kernel:I_kernel_1|                    ; 1466 (0)            ; 471 (0)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_1                                                                                    ; kernel          ; work         ;
;          |fp16adder:I_fp16adder_1|           ; 321 (321)           ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1                                                            ; fp16adder       ; work         ;
;          |fp16adder:I_fp16adder_2|           ; 331 (331)           ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2                                                            ; fp16adder       ; work         ;
;          |fp16adder:I_fp16adder_3|           ; 344 (344)           ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3                                                            ; fp16adder       ; work         ;
;          |fp16mult:I_fp16mult_1|             ; 164 (164)           ; 81 (81)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1                                                              ; fp16mult        ; work         ;
;             |lpm_mult:Mult0|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_lct:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|lpm_mult:Mult0|mult_lct:auto_generated                       ; mult_lct        ; work         ;
;          |fp16mult:I_fp16mult_2|             ; 167 (167)           ; 81 (81)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2                                                              ; fp16mult        ; work         ;
;             |lpm_mult:Mult0|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_lct:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|lpm_mult:Mult0|mult_lct:auto_generated                       ; mult_lct        ; work         ;
;          |kernel9:I_kernel9_0|               ; 139 (139)           ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0                                                                ; kernel9         ; work         ;
;       |kernel:I_kernel_2|                    ; 1463 (0)            ; 471 (0)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_2                                                                                    ; kernel          ; work         ;
;          |fp16adder:I_fp16adder_1|           ; 321 (321)           ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1                                                            ; fp16adder       ; work         ;
;          |fp16adder:I_fp16adder_2|           ; 332 (332)           ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2                                                            ; fp16adder       ; work         ;
;          |fp16adder:I_fp16adder_3|           ; 342 (342)           ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3                                                            ; fp16adder       ; work         ;
;          |fp16mult:I_fp16mult_1|             ; 165 (165)           ; 81 (81)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1                                                              ; fp16mult        ; work         ;
;             |lpm_mult:Mult0|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_lct:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|lpm_mult:Mult0|mult_lct:auto_generated                       ; mult_lct        ; work         ;
;          |fp16mult:I_fp16mult_2|             ; 164 (164)           ; 81 (81)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2                                                              ; fp16mult        ; work         ;
;             |lpm_mult:Mult0|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_lct:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|lpm_mult:Mult0|mult_lct:auto_generated                       ; mult_lct        ; work         ;
;          |kernel9:I_kernel9_0|               ; 139 (139)           ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0                                                                ; kernel9         ; work         ;
;       |output:I_output_0|                    ; 32 (32)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vcore:I_vcore_0|output:I_output_0                                                                                    ; output          ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM                                ; AUTO ; True Dual Port   ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; None ;
; dp16384x16:I_output_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|ALTSYNCRAM                               ; AUTO ; True Dual Port   ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; None ;
; dp16x16:I_kernel_mem|altsyncram:altsyncram_component|altsyncram_2qr3:auto_generated|ALTSYNCRAM                                  ; AUTO ; True Dual Port   ; 16           ; 16           ; 16           ; 16           ; 256    ; None ;
; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 32           ; 3            ; 32           ; 96     ; None ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |top|dp16384x16:I_input_mem  ; dp16384x16.vhd  ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |top|dp16x16:I_kernel_mem    ; dp16x16.vhd     ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |top|dp16384x16:I_output_mem ; dp16384x16.vhd  ;
; Altera ; ALTPLL       ; 19.1    ; N/A          ; N/A          ; |top|pll:I_pll               ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |top|vcore:I_vcore_0|controller:I_controller_0|state                                      ;
+--------------+--------------+--------------+-----------+-----------+-----------+-----------+--------------+
; Name         ; state.S_WAIT ; state.S_LINE ; state.S_3 ; state.S_2 ; state.S_1 ; state.S_0 ; state.S_IDLE ;
+--------------+--------------+--------------+-----------+-----------+-----------+-----------+--------------+
; state.S_IDLE ; 0            ; 0            ; 0         ; 0         ; 0         ; 0         ; 0            ;
; state.S_0    ; 0            ; 0            ; 0         ; 0         ; 0         ; 1         ; 1            ;
; state.S_1    ; 0            ; 0            ; 0         ; 0         ; 1         ; 0         ; 1            ;
; state.S_2    ; 0            ; 0            ; 0         ; 1         ; 0         ; 0         ; 1            ;
; state.S_3    ; 0            ; 0            ; 1         ; 0         ; 0         ; 0         ; 1            ;
; state.S_LINE ; 0            ; 1            ; 0         ; 0         ; 0         ; 0         ; 1            ;
; state.S_WAIT ; 1            ; 0            ; 0         ; 0         ; 0         ; 0         ; 1            ;
+--------------+--------------+--------------+-----------+-----------+-----------+-----------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|state                                            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; Name         ; state.S_32 ; state.S_31 ; state.S_4 ; state.S_3 ; state.S_2 ; state.S_11 ; state.S_10 ; state.S_0 ; state.S_IDLE ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; state.S_IDLE ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 0            ;
; state.S_0    ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 1         ; 1            ;
; state.S_10   ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 1          ; 0         ; 1            ;
; state.S_11   ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ; 0          ; 0         ; 1            ;
; state.S_2    ; 0          ; 0          ; 0         ; 0         ; 1         ; 0          ; 0          ; 0         ; 1            ;
; state.S_3    ; 0          ; 0          ; 0         ; 1         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_4    ; 0          ; 0          ; 1         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_31   ; 0          ; 1          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_32   ; 1          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|state                                            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; Name         ; state.S_32 ; state.S_31 ; state.S_4 ; state.S_3 ; state.S_2 ; state.S_11 ; state.S_10 ; state.S_0 ; state.S_IDLE ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; state.S_IDLE ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 0            ;
; state.S_0    ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 1         ; 1            ;
; state.S_10   ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 1          ; 0         ; 1            ;
; state.S_11   ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ; 0          ; 0         ; 1            ;
; state.S_2    ; 0          ; 0          ; 0         ; 0         ; 1         ; 0          ; 0          ; 0         ; 1            ;
; state.S_3    ; 0          ; 0          ; 0         ; 1         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_4    ; 0          ; 0          ; 1         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_31   ; 0          ; 1          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_32   ; 1          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|state                                            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; Name         ; state.S_32 ; state.S_31 ; state.S_4 ; state.S_3 ; state.S_2 ; state.S_11 ; state.S_10 ; state.S_0 ; state.S_IDLE ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; state.S_IDLE ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 0            ;
; state.S_0    ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 1         ; 1            ;
; state.S_10   ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 1          ; 0         ; 1            ;
; state.S_11   ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ; 0          ; 0         ; 1            ;
; state.S_2    ; 0          ; 0          ; 0         ; 0         ; 1         ; 0          ; 0          ; 0         ; 1            ;
; state.S_3    ; 0          ; 0          ; 0         ; 1         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_4    ; 0          ; 0          ; 1         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_31   ; 0          ; 1          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_32   ; 1          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|state ;
+--------------+-----------+-----------+-----------+---------------------------------+
; Name         ; state.S_2 ; state.S_1 ; state.S_0 ; state.S_IDLE                    ;
+--------------+-----------+-----------+-----------+---------------------------------+
; state.S_IDLE ; 0         ; 0         ; 0         ; 0                               ;
; state.S_0    ; 0         ; 0         ; 1         ; 1                               ;
; state.S_1    ; 0         ; 1         ; 0         ; 1                               ;
; state.S_2    ; 1         ; 0         ; 0         ; 1                               ;
+--------------+-----------+-----------+-----------+---------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|state ;
+--------------+-----------+-----------+-----------+---------------------------------+
; Name         ; state.S_2 ; state.S_1 ; state.S_0 ; state.S_IDLE                    ;
+--------------+-----------+-----------+-----------+---------------------------------+
; state.S_IDLE ; 0         ; 0         ; 0         ; 0                               ;
; state.S_0    ; 0         ; 0         ; 1         ; 1                               ;
; state.S_1    ; 0         ; 1         ; 0         ; 1                               ;
; state.S_2    ; 1         ; 0         ; 0         ; 1                               ;
+--------------+-----------+-----------+-----------+---------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|state                                            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; Name         ; state.S_32 ; state.S_31 ; state.S_4 ; state.S_3 ; state.S_2 ; state.S_11 ; state.S_10 ; state.S_0 ; state.S_IDLE ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; state.S_IDLE ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 0            ;
; state.S_0    ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 1         ; 1            ;
; state.S_10   ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 1          ; 0         ; 1            ;
; state.S_11   ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ; 0          ; 0         ; 1            ;
; state.S_2    ; 0          ; 0          ; 0         ; 0         ; 1         ; 0          ; 0          ; 0         ; 1            ;
; state.S_3    ; 0          ; 0          ; 0         ; 1         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_4    ; 0          ; 0          ; 1         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_31   ; 0          ; 1          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_32   ; 1          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|state                                            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; Name         ; state.S_32 ; state.S_31 ; state.S_4 ; state.S_3 ; state.S_2 ; state.S_11 ; state.S_10 ; state.S_0 ; state.S_IDLE ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; state.S_IDLE ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 0            ;
; state.S_0    ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 1         ; 1            ;
; state.S_10   ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 1          ; 0         ; 1            ;
; state.S_11   ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ; 0          ; 0         ; 1            ;
; state.S_2    ; 0          ; 0          ; 0         ; 0         ; 1         ; 0          ; 0          ; 0         ; 1            ;
; state.S_3    ; 0          ; 0          ; 0         ; 1         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_4    ; 0          ; 0          ; 1         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_31   ; 0          ; 1          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_32   ; 1          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|state                                            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; Name         ; state.S_32 ; state.S_31 ; state.S_4 ; state.S_3 ; state.S_2 ; state.S_11 ; state.S_10 ; state.S_0 ; state.S_IDLE ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; state.S_IDLE ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 0            ;
; state.S_0    ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 1         ; 1            ;
; state.S_10   ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 1          ; 0         ; 1            ;
; state.S_11   ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ; 0          ; 0         ; 1            ;
; state.S_2    ; 0          ; 0          ; 0         ; 0         ; 1         ; 0          ; 0          ; 0         ; 1            ;
; state.S_3    ; 0          ; 0          ; 0         ; 1         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_4    ; 0          ; 0          ; 1         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_31   ; 0          ; 1          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_32   ; 1          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|state ;
+--------------+-----------+-----------+-----------+---------------------------------+
; Name         ; state.S_2 ; state.S_1 ; state.S_0 ; state.S_IDLE                    ;
+--------------+-----------+-----------+-----------+---------------------------------+
; state.S_IDLE ; 0         ; 0         ; 0         ; 0                               ;
; state.S_0    ; 0         ; 0         ; 1         ; 1                               ;
; state.S_1    ; 0         ; 1         ; 0         ; 1                               ;
; state.S_2    ; 1         ; 0         ; 0         ; 1                               ;
+--------------+-----------+-----------+-----------+---------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|state ;
+--------------+-----------+-----------+-----------+---------------------------------+
; Name         ; state.S_2 ; state.S_1 ; state.S_0 ; state.S_IDLE                    ;
+--------------+-----------+-----------+-----------+---------------------------------+
; state.S_IDLE ; 0         ; 0         ; 0         ; 0                               ;
; state.S_0    ; 0         ; 0         ; 1         ; 1                               ;
; state.S_1    ; 0         ; 1         ; 0         ; 1                               ;
; state.S_2    ; 1         ; 0         ; 0         ; 1                               ;
+--------------+-----------+-----------+-----------+---------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|state                                            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; Name         ; state.S_32 ; state.S_31 ; state.S_4 ; state.S_3 ; state.S_2 ; state.S_11 ; state.S_10 ; state.S_0 ; state.S_IDLE ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; state.S_IDLE ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 0            ;
; state.S_0    ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 1         ; 1            ;
; state.S_10   ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 1          ; 0         ; 1            ;
; state.S_11   ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ; 0          ; 0         ; 1            ;
; state.S_2    ; 0          ; 0          ; 0         ; 0         ; 1         ; 0          ; 0          ; 0         ; 1            ;
; state.S_3    ; 0          ; 0          ; 0         ; 1         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_4    ; 0          ; 0          ; 1         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_31   ; 0          ; 1          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_32   ; 1          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|state                                            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; Name         ; state.S_32 ; state.S_31 ; state.S_4 ; state.S_3 ; state.S_2 ; state.S_11 ; state.S_10 ; state.S_0 ; state.S_IDLE ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; state.S_IDLE ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 0            ;
; state.S_0    ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 1         ; 1            ;
; state.S_10   ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 1          ; 0         ; 1            ;
; state.S_11   ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ; 0          ; 0         ; 1            ;
; state.S_2    ; 0          ; 0          ; 0         ; 0         ; 1         ; 0          ; 0          ; 0         ; 1            ;
; state.S_3    ; 0          ; 0          ; 0         ; 1         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_4    ; 0          ; 0          ; 1         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_31   ; 0          ; 1          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_32   ; 1          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|state                                            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; Name         ; state.S_32 ; state.S_31 ; state.S_4 ; state.S_3 ; state.S_2 ; state.S_11 ; state.S_10 ; state.S_0 ; state.S_IDLE ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+
; state.S_IDLE ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 0            ;
; state.S_0    ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 1         ; 1            ;
; state.S_10   ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ; 1          ; 0         ; 1            ;
; state.S_11   ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ; 0          ; 0         ; 1            ;
; state.S_2    ; 0          ; 0          ; 0         ; 0         ; 1         ; 0          ; 0          ; 0         ; 1            ;
; state.S_3    ; 0          ; 0          ; 0         ; 1         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_4    ; 0          ; 0          ; 1         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_31   ; 0          ; 1          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
; state.S_32   ; 1          ; 0          ; 0         ; 0         ; 0         ; 0          ; 0          ; 0         ; 1            ;
+--------------+------------+------------+-----------+-----------+-----------+------------+------------+-----------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|state ;
+--------------+-----------+-----------+-----------+---------------------------------+
; Name         ; state.S_2 ; state.S_1 ; state.S_0 ; state.S_IDLE                    ;
+--------------+-----------+-----------+-----------+---------------------------------+
; state.S_IDLE ; 0         ; 0         ; 0         ; 0                               ;
; state.S_0    ; 0         ; 0         ; 1         ; 1                               ;
; state.S_1    ; 0         ; 1         ; 0         ; 1                               ;
; state.S_2    ; 1         ; 0         ; 0         ; 1                               ;
+--------------+-----------+-----------+-----------+---------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|state ;
+--------------+-----------+-----------+-----------+---------------------------------+
; Name         ; state.S_2 ; state.S_1 ; state.S_0 ; state.S_IDLE                    ;
+--------------+-----------+-----------+-----------+---------------------------------+
; state.S_IDLE ; 0         ; 0         ; 0         ; 0                               ;
; state.S_0    ; 0         ; 0         ; 1         ; 1                               ;
; state.S_1    ; 0         ; 1         ; 0         ; 1                               ;
; state.S_2    ; 1         ; 0         ; 0         ; 1                               ;
+--------------+-----------+-----------+-----------+---------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|spimicro:I_spimicro_0|micro:I_micro_0|state                                                                                                                                                                           ;
+--------------------+------------------+------------------+-------------------+-------------------+--------------+-------------------+-------------------+--------------------+---------------+-------------+----------------+--------------+
; Name               ; state.S_READ_MSB ; state.S_READ_LSB ; state.S_READ_WORD ; state.S_READ_BYTE ; state.S_WAIT ; state.S_WRITE_MSB ; state.S_WRITE_LSB ; state.S_WRITE_NEXT ; state.S_WRITE ; state.S_CMD ; state.S_NIBBLE ; state.S_IDLE ;
+--------------------+------------------+------------------+-------------------+-------------------+--------------+-------------------+-------------------+--------------------+---------------+-------------+----------------+--------------+
; state.S_IDLE       ; 0                ; 0                ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                  ; 0             ; 0           ; 0              ; 0            ;
; state.S_NIBBLE     ; 0                ; 0                ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                  ; 0             ; 0           ; 1              ; 1            ;
; state.S_CMD        ; 0                ; 0                ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                  ; 0             ; 1           ; 0              ; 1            ;
; state.S_WRITE      ; 0                ; 0                ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                  ; 1             ; 0           ; 0              ; 1            ;
; state.S_WRITE_NEXT ; 0                ; 0                ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 1                  ; 0             ; 0           ; 0              ; 1            ;
; state.S_WRITE_LSB  ; 0                ; 0                ; 0                 ; 0                 ; 0            ; 0                 ; 1                 ; 0                  ; 0             ; 0           ; 0              ; 1            ;
; state.S_WRITE_MSB  ; 0                ; 0                ; 0                 ; 0                 ; 0            ; 1                 ; 0                 ; 0                  ; 0             ; 0           ; 0              ; 1            ;
; state.S_WAIT       ; 0                ; 0                ; 0                 ; 0                 ; 1            ; 0                 ; 0                 ; 0                  ; 0             ; 0           ; 0              ; 1            ;
; state.S_READ_BYTE  ; 0                ; 0                ; 0                 ; 1                 ; 0            ; 0                 ; 0                 ; 0                  ; 0             ; 0           ; 0              ; 1            ;
; state.S_READ_WORD  ; 0                ; 0                ; 1                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                  ; 0             ; 0           ; 0              ; 1            ;
; state.S_READ_LSB   ; 0                ; 1                ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                  ; 0             ; 0           ; 0              ; 1            ;
; state.S_READ_MSB   ; 1                ; 0                ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                  ; 0             ; 0           ; 0              ; 1            ;
+--------------------+------------------+------------------+-------------------+-------------------+--------------+-------------------+-------------------+--------------------+---------------+-------------+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                          ; Reason for Removal                                                                                                  ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M1[10]                                         ; Stuck at VCC due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|M2[10]                                         ; Stuck at VCC due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M1[10]                                         ; Stuck at VCC due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|M2[10]                                         ; Stuck at VCC due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M1[10]                                         ; Stuck at VCC due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|M2[10]                                         ; Stuck at VCC due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|M1[10]                                         ; Stuck at VCC due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|M2[10]                                         ; Stuck at VCC due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|M1[10]                                         ; Stuck at VCC due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|M2[10]                                         ; Stuck at VCC due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M1[10]                                         ; Stuck at VCC due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|M2[10]                                         ; Stuck at VCC due to stuck port data_in                                                                              ;
; dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|address_reg_a[0] ; Merged with dp16384x16:I_output_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|address_reg_a[0] ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M1[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M2[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M1[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M2[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M1[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M2[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|M1[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|M2[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|M1[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|M2[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|M1[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|M2[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M1[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M2[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|M1[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|M2[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M1[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M2[11]                                       ; Stuck at GND due to stuck port data_in                                                                              ;
; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[14,15]                                               ; Lost fanout                                                                                                         ;
; Total Number of Removed Registers = 33                                                                 ;                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                        ;
+-------------------------------------------------------+--------------------+-------------------------------------------------------+
; Register name                                         ; Reason for Removal ; Registers Removed due to This Register                ;
+-------------------------------------------------------+--------------------+-------------------------------------------------------+
; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[15] ; Lost Fanouts       ; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[14] ;
+-------------------------------------------------------+--------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1682  ;
; Number of registers using Synchronous Clear  ; 358   ;
; Number of registers using Synchronous Load   ; 389   ;
; Number of registers using Asynchronous Clear ; 877   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1535  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; spimicro:I_spimicro_0|micro:I_micro_0|SO[7]                    ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[0]  ; 16      ;
; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[2]  ; 12      ;
; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[4]  ; 9       ;
; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[1]  ; 15      ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[0]  ; 16      ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[2]  ; 12      ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[4]  ; 9       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[1]  ; 15      ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[0]  ; 16      ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[2]  ; 12      ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[4]  ; 9       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[1]  ; 15      ;
; spimicro:I_spimicro_0|micro:I_micro_0|SO[6]                    ; 2       ;
; spimicro:I_spimicro_0|micro:I_micro_0|SS3                      ; 6       ;
; spimicro:I_spimicro_0|micro:I_micro_0|SS2                      ; 7       ;
; spimicro:I_spimicro_0|micro:I_micro_0|operation[3]             ; 6       ;
; spimicro:I_spimicro_0|micro:I_micro_0|operation[7]             ; 1       ;
; spimicro:I_spimicro_0|micro:I_micro_0|operation[6]             ; 1       ;
; spimicro:I_spimicro_0|micro:I_micro_0|operation[5]             ; 1       ;
; spimicro:I_spimicro_0|micro:I_micro_0|operation[4]             ; 1       ;
; spimicro:I_spimicro_0|micro:I_micro_0|operation[2]             ; 8       ;
; spimicro:I_spimicro_0|micro:I_micro_0|operation[0]             ; 6       ;
; spimicro:I_spimicro_0|micro:I_micro_0|operation[1]             ; 9       ;
; spimicro:I_spimicro_0|micro:I_micro_0|SO[5]                    ; 2       ;
; spimicro:I_spimicro_0|spislave:I_spislave_0|first              ; 2       ;
; vcore:I_vcore_0|controller:I_controller_0|KADDR[0]             ; 1       ;
; vcore:I_vcore_0|controller:I_controller_0|KADDR[1]             ; 1       ;
; vcore:I_vcore_0|controller:I_controller_0|KADDR[2]             ; 1       ;
; vcore:I_vcore_0|controller:I_controller_0|KADDR[3]             ; 1       ;
; vcore:I_vcore_0|controller:I_controller_0|DADDR[13]            ; 33      ;
; vcore:I_vcore_0|controller:I_controller_0|DADDR[0]             ; 1       ;
; vcore:I_vcore_0|controller:I_controller_0|DADDR[1]             ; 1       ;
; vcore:I_vcore_0|controller:I_controller_0|DADDR[2]             ; 1       ;
; vcore:I_vcore_0|controller:I_controller_0|DADDR[3]             ; 1       ;
; vcore:I_vcore_0|controller:I_controller_0|DADDR[4]             ; 1       ;
; vcore:I_vcore_0|controller:I_controller_0|DADDR[5]             ; 1       ;
; vcore:I_vcore_0|controller:I_controller_0|DADDR[6]             ; 1       ;
; vcore:I_vcore_0|controller:I_controller_0|DADDR[7]             ; 1       ;
; vcore:I_vcore_0|controller:I_controller_0|DADDR[8]             ; 1       ;
; vcore:I_vcore_0|controller:I_controller_0|DADDR[9]             ; 1       ;
; vcore:I_vcore_0|controller:I_controller_0|DADDR[10]            ; 1       ;
; vcore:I_vcore_0|controller:I_controller_0|DADDR[11]            ; 1       ;
; vcore:I_vcore_0|controller:I_controller_0|DADDR[12]            ; 1       ;
; spimicro:I_spimicro_0|micro:I_micro_0|SS1                      ; 1       ;
; spimicro:I_spimicro_0|micro:I_micro_0|SO[4]                    ; 2       ;
; spimicro:I_spimicro_0|micro:I_micro_0|SO[3]                    ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|nodone   ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|nodone   ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|nodone   ; 1       ;
; spimicro:I_spimicro_0|micro:I_micro_0|SO[2]                    ; 2       ;
; spimicro:I_spimicro_0|micro:I_micro_0|SO[1]                    ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[15] ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[15] ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[9]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[9]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[8]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[8]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[7]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[7]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[6]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[6]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[5]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[5]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[4]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[4]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[3]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[3]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[2]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[2]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[1]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[1]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[0]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[0]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG2[15] ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG3[15] ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG3[9]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG2[9]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG3[8]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG2[8]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG3[7]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG2[7]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG3[6]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG2[6]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG3[5]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG2[5]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG3[4]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG2[4]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG3[3]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG2[3]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG3[2]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG2[2]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG3[1]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG2[1]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG3[0]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG2[0]  ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|REG2[15] ; 2       ;
; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|REG3[15] ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|REG3[9]  ; 1       ;
; vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|REG2[9]  ; 2       ;
; Total number of inverted registers = 198*                      ;         ;
+----------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------+----------+---------------------+
; Node                                                                                                                             ; Action   ; Reason              ;
+----------------------------------------------------------------------------------------------------------------------------------+----------+---------------------+
; spimicro:I_spimicro_0|micro:I_micro_0|Add0~1                                                                                     ; Modified ; Timing optimization ;
; spimicro:I_spimicro_0|micro:I_micro_0|address_reg[0]~1                                                                           ; Modified ; Timing optimization ;
; spimicro:I_spimicro_0|micro:I_micro_0|state.S_READ_MSB~0                                                                         ; Modified ; Timing optimization ;
; spimicro:I_spimicro_0|micro:I_micro_0|state.S_WAIT~0                                                                             ; Modified ; Timing optimization ;
; spimicro:I_spimicro_0|micro:I_micro_0|state~50                                                                                   ; Deleted  ; Timing optimization ;
; spimicro:I_spimicro_0|micro:I_micro_0|state~61                                                                                   ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|controller:I_controller_0|Add4~1                                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|controller:I_controller_0|Add7~1                                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|controller:I_controller_0|Equal2~0                                                                               ; Modified ; Timing optimization ;
; vcore:I_vcore_0|controller:I_controller_0|Equal7~1                                                                               ; Modified ; Timing optimization ;
; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1|add_sub8_result_int[0]~1 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|cntr_vof:cntr1|trigger_mux_w[0]~0       ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|Add2~67                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|Add2~68                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|Add2~69                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|Add2~70                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|Add2~71                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|Add2~71_RESYN566_BDD567                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|Add2~71_RESYN568_BDD569                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|Add2~71_RESYN570_BDD571                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|Add2~71_RESYN572_BDD573                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|Add2~84                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|Add3~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|Add4~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|Add5~2                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|Add5~17                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|Add2~84                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|Add3~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|Add4~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|Add5~2                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|Add5~17                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|Add2~37                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|Add3~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|Add4~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|Add5~2                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|Add5~26                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|Add0~1                                                                   ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|Add2~14                                                                  ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[14]~33                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[14]~34                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[14]~35                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[14]~36                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[14]~36_RESYN590_BDD591                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[14]~36_RESYN592_BDD593                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[14]~36_RESYN594_BDD595                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[14]~36_RESYN596_BDD597                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[14]~42                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|Add0~1                                                                   ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|Add2~11                                                                  ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[15]~26                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[15]~28                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[15]~29                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[15]~30                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[15]~30_RESYN606_BDD607                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[15]~30_RESYN608_BDD609                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[15]~30_RESYN610_BDD611                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|Add2~66                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|Add2~67                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|Add2~68                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|Add2~69                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|Add2~70                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|Add2~70_RESYN550_BDD551                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|Add2~70_RESYN552_BDD553                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|Add2~70_RESYN554_BDD555                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|Add2~70_RESYN556_BDD557                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|Add2~83                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|Add3~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|Add4~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|Add5~2                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|Add5~17                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|Add2~66                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|Add2~67                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|Add2~68                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|Add2~69                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|Add2~70                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|Add2~70_RESYN558_BDD559                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|Add2~70_RESYN560_BDD561                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|Add2~70_RESYN562_BDD563                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|Add2~70_RESYN564_BDD565                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|Add2~83                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|Add3~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|Add4~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|Add5~2                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|Add5~17                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|Add2~36                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|Add2~73                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|Add2~74                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|Add2~75                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|Add2~76                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|Add2~77                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|Add2~77_RESYN526_BDD527                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|Add2~77_RESYN528_BDD529                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|Add2~77_RESYN530_BDD531                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|Add2~77_RESYN532_BDD533                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|Add3~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|Add4~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|Add5~2                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|Add5~26                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|Add0~1                                                                   ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|Add2~14                                                                  ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[14]~33                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[14]~34                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[14]~35                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[14]~36                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[14]~36_RESYN582_BDD583                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[14]~36_RESYN584_BDD585                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[14]~36_RESYN586_BDD587                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[14]~36_RESYN588_BDD589                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[14]~42                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|Add0~1                                                                   ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|Add2~11                                                                  ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|Add2~67                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|Add2~68                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|Add2~69                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|Add2~70                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|Add2~71                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|Add2~71_RESYN534_BDD535                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|Add2~71_RESYN536_BDD537                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|Add2~71_RESYN538_BDD539                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|Add2~71_RESYN540_BDD541                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|Add2~84                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|Add3~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|Add4~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|Add5~2                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|Add5~17                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|Add2~67                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|Add2~68                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|Add2~69                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|Add2~70                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|Add2~71                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|Add2~71_RESYN542_BDD543                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|Add2~71_RESYN544_BDD545                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|Add2~71_RESYN546_BDD547                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|Add2~71_RESYN548_BDD549                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|Add2~84                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|Add3~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|Add4~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|Add5~2                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|Add5~17                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|Add2~36                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|Add2~71                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|Add2~72                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|Add2~73                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|Add2~74                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|Add2~75                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|Add2~75_RESYN518_BDD519                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|Add2~75_RESYN520_BDD521                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|Add2~75_RESYN522_BDD523                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|Add2~75_RESYN524_BDD525                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|Add3~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|Add4~1                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|Add5~2                                                                 ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|Add5~26                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|Add0~1                                                                   ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|Add2~14                                                                  ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[14]~33                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[14]~34                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[14]~34_RESYN580_BDD581                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[15]~26                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[15]~28                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[15]~29                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[15]~30                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[15]~30_RESYN574_BDD575                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[15]~30_RESYN576_BDD577                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[15]~30_RESYN578_BDD579                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|Add0~1                                                                   ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|Add2~11                                                                  ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14]~33                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14]~34                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14]~35                                                                ; Deleted  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14]~36                                                                ; Modified ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14]~36_RESYN598_BDD599                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14]~36_RESYN600_BDD601                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14]~36_RESYN602_BDD603                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14]~36_RESYN604_BDD605                                                ; Created  ; Timing optimization ;
; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[14]~42                                                                ; Deleted  ; Timing optimization ;
+----------------------------------------------------------------------------------------------------------------------------------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                              ;
+-----------------------------------------------+----------------------------------------------+------------+
; Register Name                                 ; Megafunction                                 ; Type       ;
+-----------------------------------------------+----------------------------------------------+------------+
; vcore:I_vcore_0|delay3:I_delay3_2|reg2[0..15] ; vcore:I_vcore_0|delay3:I_delay3_1|reg0_rtl_0 ; SHIFT_TAPS ;
; vcore:I_vcore_0|delay3:I_delay3_2|reg1[0..15] ; vcore:I_vcore_0|delay3:I_delay3_1|reg0_rtl_0 ; SHIFT_TAPS ;
; vcore:I_vcore_0|delay3:I_delay3_2|reg0[0..15] ; vcore:I_vcore_0|delay3:I_delay3_1|reg0_rtl_0 ; SHIFT_TAPS ;
; vcore:I_vcore_0|delay3:I_delay3_1|reg2[0..15] ; vcore:I_vcore_0|delay3:I_delay3_1|reg0_rtl_0 ; SHIFT_TAPS ;
; vcore:I_vcore_0|delay3:I_delay3_1|reg1[0..15] ; vcore:I_vcore_0|delay3:I_delay3_1|reg0_rtl_0 ; SHIFT_TAPS ;
; vcore:I_vcore_0|delay3:I_delay3_1|reg0[0..15] ; vcore:I_vcore_0|delay3:I_delay3_1|reg0_rtl_0 ; SHIFT_TAPS ;
+-----------------------------------------------+----------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|controller:I_controller_0|yidx[7]                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|controller:I_controller_0|ad2[13]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|controller:I_controller_0|ad2[8]                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|controller:I_controller_0|ad1[8]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|controller:I_controller_0|ad1[6]                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top|vcore:I_vcore_0|controller:I_controller_0|ad0[10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|OUT0[1]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|OUT0[12]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|OUT0[0]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|OUT0[14]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|OUT0[14]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|OUT0[14]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|OUT0[13]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|OUT0[2]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|OUT0[6]      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top|vcore:I_vcore_0|output:I_output_0|address[3]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|ADDER2START      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|MULT1START       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|ADDER2START      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|X2[4]        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|S2           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|X2[3]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|controller:I_controller_0|xidx[2]                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|OUT0[9]        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|OUT0[15]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|OUT0[8]        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|OUT0[15]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|OUT0[8]        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|OUT0[14]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[7]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[11]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|X3[3]          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[0]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[12]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|X3[4]          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[7]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[13]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|X3[4]          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[7]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[10]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|X3[0]          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[7]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[10]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|X3[4]          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[0]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[8]          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|X3[4]          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|output:I_output_0|DOUT[1]                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[17]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[17]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[14]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[14]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[15]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[15]         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|spimicro:I_spimicro_0|micro:I_micro_0|address_reg[12]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|spimicro:I_spimicro_0|micro:I_micro_0|address_reg[7]                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M1[9]        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M1[8]        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M2[9]        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|M1[9]        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|M1[9]        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|M2[8]        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|M1[9]        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M1[9]        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M2[9]        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|MR[19]         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|MR[18]         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|MR[18]         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|MR[19]         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|MR[19]         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|MR[19]         ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |top|spimicro:I_spimicro_0|micro:I_micro_0|mem[1]                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M1[8]        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M2[9]        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M1[5]        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M1[6]        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M2[4]        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|M1[9]        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|M2[8]        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|M1[4]        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|M1[4]        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|M2[6]        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M1[9]        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|M2[9]        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|M1[5]        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M1[6]        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M2[6]        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|controller:I_controller_0|kad[2]                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M2[9]        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M1[6]        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M2[6]        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|M2[9]        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|M1[4]        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|M2[6]        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M2[8]        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M1[4]        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|M2[6]        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[3]        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|X3[4]        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[3]        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|X3[3]        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M3[3]        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|X3[0]        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|M3[1]        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|X3[4]        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|M3[0]        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|X3[0]        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|M3[1]        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|X3[4]        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M3[1]        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|X3[2]        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|M3[3]        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|X3[3]        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M3[1]        ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|X3[0]        ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M2[4]        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M1[1]        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M1[0]        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M2[0]        ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|M2[6]        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|M1[0]        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|M1[0]        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|M2[1]        ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M2[6]        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|M1[1]        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M1[0]        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M2[1]        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[6]        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[4]        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M3[7]        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|M3[7]        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|M3[4]        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|M3[7]        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M3[4]        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|M3[6]        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M3[5]        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M1[0]        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M2[1]        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|M1[0]        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|M2[0]        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M1[1]        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|M2[1]        ;
; 258:1              ; 8 bits    ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |top|spimicro:I_spimicro_0|micro:I_micro_0|data_reg[10]                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M3[9]        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|M3[9]        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|M3[8]        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|M3[9]        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|M3[8]        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|M3[8]        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M3[9]        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|M3[8]        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|M3[9]        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|M2[0]        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|M2[1]        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|M2[0]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|spimicro:I_spimicro_0|micro:I_micro_0|operation[1]                     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top|vcore:I_vcore_0|controller:I_controller_0|DADDR[1]                     ;
; 32:1               ; 16 bits   ; 336 LEs       ; 16 LEs               ; 320 LEs                ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|REG3[9]          ;
; 32:1               ; 16 bits   ; 336 LEs       ; 32 LEs               ; 304 LEs                ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|REG2[12]         ;
; 32:1               ; 16 bits   ; 336 LEs       ; 16 LEs               ; 320 LEs                ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG3[14]         ;
; 32:1               ; 16 bits   ; 336 LEs       ; 32 LEs               ; 304 LEs                ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|REG2[14]         ;
; 32:1               ; 16 bits   ; 336 LEs       ; 16 LEs               ; 320 LEs                ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG3[5]          ;
; 32:1               ; 16 bits   ; 336 LEs       ; 32 LEs               ; 304 LEs                ; Yes        ; |top|vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|REG2[14]         ;
; 34:1               ; 7 bits    ; 154 LEs       ; 77 LEs               ; 77 LEs                 ; Yes        ; |top|spimicro:I_spimicro_0|micro:I_micro_0|SO[2]                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|state.S_0      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|state.S_1      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|state.S_IDLE   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|state.S_0      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|state.S_1      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|state.S_1      ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|state.S_3    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|state.S_11   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_3|state.S_31   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|state.S_0    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|state.S_10   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_2|state.S_31   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|state.S_IDLE ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|state.S_10   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_2|fp16adder:I_fp16adder_1|state.S_31   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|state.S_IDLE ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|state.S_10   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_3|state.S_31   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|state.S_IDLE ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|state.S_10   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_2|state.S_31   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|state.S_0    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|state.S_10   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_1|fp16adder:I_fp16adder_1|state.S_31   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|state.S_0    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|state.S_10   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3|state.S_31   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|state.S_0    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|state.S_10   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2|state.S_31   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|state.S_IDLE ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|state.S_10   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1|state.S_31   ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|controller:I_controller_0|state                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|vcore:I_vcore_0|controller:I_controller_0|state                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |top|spimicro:I_spimicro_0|micro:I_micro_0|state                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for dp16384x16:I_output_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for dp16x16:I_kernel_mem|altsyncram:altsyncram_component|altsyncram_2qr3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0|shift_taps_l5n:auto_generated|altsyncram_m861:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:I_pll|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 83333                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 10                    ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP         ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone 10 LP         ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp16384x16:I_input_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 16                   ; Signed Integer                          ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                          ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                          ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_4pr3      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp16384x16:I_output_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                           ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                           ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                           ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_4pr3      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp16x16:I_kernel_mem|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------+
; Parameter Name                     ; Value                  ; Type                                ;
+------------------------------------+------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                             ;
; WIDTH_A                            ; 16                     ; Signed Integer                      ;
; WIDTHAD_A                          ; 4                      ; Signed Integer                      ;
; NUMWORDS_A                         ; 16                     ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                             ;
; WIDTH_B                            ; 16                     ; Signed Integer                      ;
; WIDTHAD_B                          ; 4                      ; Signed Integer                      ;
; NUMWORDS_B                         ; 16                     ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                             ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED                 ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                      ;
; DEVICE_FAMILY                      ; Cyclone 10 LP          ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_2qr3        ; Untyped                             ;
+------------------------------------+------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                      ;
+----------------+----------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                   ;
; NUMBER_OF_TAPS ; 2              ; Untyped                                                                   ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                   ;
; WIDTH          ; 16             ; Untyped                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                   ;
; CBXI_PARAMETER ; shift_taps_l5n ; Untyped                                                                   ;
+----------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+--------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                   ;
+------------------------------------------------+---------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 11            ; Untyped                                                ;
; LPM_WIDTHB                                     ; 11            ; Untyped                                                ;
; LPM_WIDTHP                                     ; 22            ; Untyped                                                ;
; LPM_WIDTHR                                     ; 22            ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                ;
; LATENCY                                        ; 0             ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                ;
; USE_EAB                                        ; OFF           ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_lct      ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                ;
+------------------------------------------------+---------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+--------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                   ;
+------------------------------------------------+---------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 11            ; Untyped                                                ;
; LPM_WIDTHB                                     ; 11            ; Untyped                                                ;
; LPM_WIDTHP                                     ; 22            ; Untyped                                                ;
; LPM_WIDTHR                                     ; 22            ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                ;
; LATENCY                                        ; 0             ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                ;
; USE_EAB                                        ; OFF           ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_lct      ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                ;
+------------------------------------------------+---------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+--------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                   ;
+------------------------------------------------+---------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 11            ; Untyped                                                ;
; LPM_WIDTHB                                     ; 11            ; Untyped                                                ;
; LPM_WIDTHP                                     ; 22            ; Untyped                                                ;
; LPM_WIDTHR                                     ; 22            ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                ;
; LATENCY                                        ; 0             ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                ;
; USE_EAB                                        ; OFF           ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_lct      ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                ;
+------------------------------------------------+---------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+--------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                   ;
+------------------------------------------------+---------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 11            ; Untyped                                                ;
; LPM_WIDTHB                                     ; 11            ; Untyped                                                ;
; LPM_WIDTHP                                     ; 22            ; Untyped                                                ;
; LPM_WIDTHR                                     ; 22            ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                ;
; LATENCY                                        ; 0             ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                ;
; USE_EAB                                        ; OFF           ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_lct      ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                ;
+------------------------------------------------+---------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+--------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                   ;
+------------------------------------------------+---------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 11            ; Untyped                                                ;
; LPM_WIDTHB                                     ; 11            ; Untyped                                                ;
; LPM_WIDTHP                                     ; 22            ; Untyped                                                ;
; LPM_WIDTHR                                     ; 22            ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                ;
; LATENCY                                        ; 0             ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                ;
; USE_EAB                                        ; OFF           ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_lct      ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                ;
+------------------------------------------------+---------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+--------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                   ;
+------------------------------------------------+---------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 11            ; Untyped                                                ;
; LPM_WIDTHB                                     ; 11            ; Untyped                                                ;
; LPM_WIDTHP                                     ; 22            ; Untyped                                                ;
; LPM_WIDTHR                                     ; 22            ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                ;
; LATENCY                                        ; 0             ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                ;
; USE_EAB                                        ; OFF           ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_lct      ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                ;
+------------------------------------------------+---------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:I_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 3                                                       ;
; Entity Instance                           ; dp16384x16:I_input_mem|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 16                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; dp16384x16:I_output_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 16                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; dp16x16:I_kernel_mem|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 16                                                      ;
;     -- NUMWORDS_A                         ; 16                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 16                                                      ;
;     -- NUMWORDS_B                         ; 16                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                     ;
+----------------------------+------------------------------------------------------------+
; Name                       ; Value                                                      ;
+----------------------------+------------------------------------------------------------+
; Number of entity instances ; 1                                                          ;
; Entity Instance            ; vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 2                                                          ;
;     -- TAP_DISTANCE        ; 3                                                          ;
;     -- WIDTH               ; 16                                                         ;
+----------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                 ;
+---------------------------------------+------------------------------------------------------------------------+
; Name                                  ; Value                                                                  ;
+---------------------------------------+------------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                      ;
; Entity Instance                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                                     ;
;     -- LPM_WIDTHB                     ; 11                                                                     ;
;     -- LPM_WIDTHP                     ; 22                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                                     ;
;     -- LPM_WIDTHB                     ; 11                                                                     ;
;     -- LPM_WIDTHP                     ; 22                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                                     ;
;     -- LPM_WIDTHB                     ; 11                                                                     ;
;     -- LPM_WIDTHP                     ; 22                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                                     ;
;     -- LPM_WIDTHB                     ; 11                                                                     ;
;     -- LPM_WIDTHP                     ; 22                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                                     ;
;     -- LPM_WIDTHB                     ; 11                                                                     ;
;     -- LPM_WIDTHP                     ; 22                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
; Entity Instance                       ; vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                                     ;
;     -- LPM_WIDTHB                     ; 11                                                                     ;
;     -- LPM_WIDTHP                     ; 22                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                     ;
;     -- USE_EAB                        ; OFF                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                     ;
+---------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "dp16x16:I_kernel_mem" ;
+--------+-------+----------+----------------------+
; Port   ; Type  ; Severity ; Details              ;
+--------+-------+----------+----------------------+
; data_b ; Input ; Info     ; Stuck at GND         ;
; wren_b ; Input ; Info     ; Stuck at GND         ;
+--------+-------+----------+----------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dp16384x16:I_output_mem"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "dp16384x16:I_input_mem" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; data_b ; Input ; Info     ; Stuck at GND           ;
; wren_b ; Input ; Info     ; Stuck at GND           ;
+--------+-------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vcore:I_vcore_0|kernel:I_kernel_2"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; syncout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vcore:I_vcore_0|kernel:I_kernel_1"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; syncout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_3"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_2"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vcore:I_vcore_0|kernel:I_kernel_0"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; syncout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 7                           ;
; cycloneiii_ff         ; 1682                        ;
;     CLR               ; 72                          ;
;     CLR SCLR          ; 48                          ;
;     CLR SLD           ; 7                           ;
;     ENA               ; 449                         ;
;     ENA CLR           ; 397                         ;
;     ENA CLR SCLR      ; 298                         ;
;     ENA CLR SCLR SLD  ; 3                           ;
;     ENA CLR SLD       ; 52                          ;
;     ENA SCLR          ; 9                           ;
;     ENA SLD           ; 327                         ;
;     plain             ; 20                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 4966                        ;
;     arith             ; 764                         ;
;         2 data inputs ; 121                         ;
;         3 data inputs ; 643                         ;
;     normal            ; 4202                        ;
;         0 data inputs ; 30                          ;
;         1 data inputs ; 204                         ;
;         2 data inputs ; 567                         ;
;         3 data inputs ; 1274                        ;
;         4 data inputs ; 2127                        ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 112                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:24     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sat Jul 25 12:08:52 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off convolution -c top
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Documents/vhdl/cnn3x3/VHDL/controller.vhd
    Info (12022): Found design unit 1: controller-rtl File: /home/user/Documents/vhdl/cnn3x3/VHDL/controller.vhd Line: 34
    Info (12023): Found entity 1: controller File: /home/user/Documents/vhdl/cnn3x3/VHDL/controller.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Documents/vhdl/cnn3x3/VHDL/delay3.vhd
    Info (12022): Found design unit 1: delay3-rtl File: /home/user/Documents/vhdl/cnn3x3/VHDL/delay3.vhd Line: 24
    Info (12023): Found entity 1: delay3 File: /home/user/Documents/vhdl/cnn3x3/VHDL/delay3.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Documents/vhdl/cnn3x3/VHDL/fp16adder.vhd
    Info (12022): Found design unit 1: fp16adder-rtl File: /home/user/Documents/vhdl/cnn3x3/VHDL/fp16adder.vhd Line: 26
    Info (12023): Found entity 1: fp16adder File: /home/user/Documents/vhdl/cnn3x3/VHDL/fp16adder.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Documents/vhdl/cnn3x3/VHDL/fp16mult.vhd
    Info (12022): Found design unit 1: fp16mult-rtl File: /home/user/Documents/vhdl/cnn3x3/VHDL/fp16mult.vhd Line: 26
    Info (12023): Found entity 1: fp16mult File: /home/user/Documents/vhdl/cnn3x3/VHDL/fp16mult.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Documents/vhdl/cnn3x3/VHDL/kernel.vhd
    Info (12022): Found design unit 1: kernel-rtl File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel.vhd Line: 29
    Info (12023): Found entity 1: kernel File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Documents/vhdl/cnn3x3/VHDL/kernel9.vhd
    Info (12022): Found design unit 1: kernel9-rtl File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel9.vhd Line: 49
    Info (12023): Found entity 1: kernel9 File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel9.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Documents/vhdl/cnn3x3/VHDL/micro.vhd
    Info (12022): Found design unit 1: micro-rtl File: /home/user/Documents/vhdl/cnn3x3/VHDL/micro.vhd Line: 39
    Info (12023): Found entity 1: micro File: /home/user/Documents/vhdl/cnn3x3/VHDL/micro.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Documents/vhdl/cnn3x3/VHDL/output.vhd
    Info (12022): Found design unit 1: output-rtl File: /home/user/Documents/vhdl/cnn3x3/VHDL/output.vhd Line: 31
    Info (12023): Found entity 1: output File: /home/user/Documents/vhdl/cnn3x3/VHDL/output.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Documents/vhdl/cnn3x3/VHDL/spimicro.vhd
    Info (12022): Found design unit 1: spimicro-struct File: /home/user/Documents/vhdl/cnn3x3/VHDL/spimicro.vhd Line: 36
    Info (12023): Found entity 1: spimicro File: /home/user/Documents/vhdl/cnn3x3/VHDL/spimicro.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Documents/vhdl/cnn3x3/VHDL/spislave.vhd
    Info (12022): Found design unit 1: spislave-rtl File: /home/user/Documents/vhdl/cnn3x3/VHDL/spislave.vhd Line: 29
    Info (12023): Found entity 1: spislave File: /home/user/Documents/vhdl/cnn3x3/VHDL/spislave.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Documents/vhdl/cnn3x3/VHDL/vcore.vhd
    Info (12022): Found design unit 1: vcore-struct File: /home/user/Documents/vhdl/cnn3x3/VHDL/vcore.vhd Line: 32
    Info (12023): Found entity 1: vcore File: /home/user/Documents/vhdl/cnn3x3/VHDL/vcore.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/user/Documents/vhdl/cnn3x3/VHDL/top.vhd
    Info (12022): Found design unit 1: top-mixed File: /home/user/Documents/vhdl/cnn3x3/VHDL/top.vhd Line: 26
    Info (12023): Found entity 1: top File: /home/user/Documents/vhdl/cnn3x3/VHDL/top.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file dp16384x16.vhd
    Info (12022): Found design unit 1: dp16384x16-SYN File: /home/user/Documents/vhdl/cnn3x3/quartus/dp16384x16.vhd Line: 60
    Info (12023): Found entity 1: dp16384x16 File: /home/user/Documents/vhdl/cnn3x3/quartus/dp16384x16.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file dp16x16.vhd
    Info (12022): Found design unit 1: dp16x16-SYN File: /home/user/Documents/vhdl/cnn3x3/quartus/dp16x16.vhd Line: 60
    Info (12023): Found entity 1: dp16x16 File: /home/user/Documents/vhdl/cnn3x3/quartus/dp16x16.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: /home/user/Documents/vhdl/cnn3x3/quartus/pll.vhd Line: 52
    Info (12023): Found entity 1: pll File: /home/user/Documents/vhdl/cnn3x3/quartus/pll.vhd Line: 43
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:I_pll" File: /home/user/Documents/vhdl/cnn3x3/VHDL/top.vhd Line: 131
Info (12128): Elaborating entity "altpll" for hierarchy "pll:I_pll|altpll:altpll_component" File: /home/user/Documents/vhdl/cnn3x3/quartus/pll.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "pll:I_pll|altpll:altpll_component" File: /home/user/Documents/vhdl/cnn3x3/quartus/pll.vhd Line: 134
Info (12133): Instantiated megafunction "pll:I_pll|altpll:altpll_component" with the following parameter: File: /home/user/Documents/vhdl/cnn3x3/quartus/pll.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "10"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/user/Documents/vhdl/cnn3x3/quartus/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:I_pll|altpll:altpll_component|pll_altpll:auto_generated" File: /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "spimicro" for hierarchy "spimicro:I_spimicro_0" File: /home/user/Documents/vhdl/cnn3x3/VHDL/top.vhd Line: 141
Info (12128): Elaborating entity "micro" for hierarchy "spimicro:I_spimicro_0|micro:I_micro_0" File: /home/user/Documents/vhdl/cnn3x3/VHDL/spimicro.vhd Line: 83
Info (12128): Elaborating entity "spislave" for hierarchy "spimicro:I_spimicro_0|spislave:I_spislave_0" File: /home/user/Documents/vhdl/cnn3x3/VHDL/spimicro.vhd Line: 106
Info (12128): Elaborating entity "vcore" for hierarchy "vcore:I_vcore_0" File: /home/user/Documents/vhdl/cnn3x3/VHDL/top.vhd Line: 166
Info (12128): Elaborating entity "kernel" for hierarchy "vcore:I_vcore_0|kernel:I_kernel_0" File: /home/user/Documents/vhdl/cnn3x3/VHDL/vcore.vhd Line: 112
Info (12128): Elaborating entity "fp16mult" for hierarchy "vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1" File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel.vhd Line: 114
Info (12128): Elaborating entity "fp16adder" for hierarchy "vcore:I_vcore_0|kernel:I_kernel_0|fp16adder:I_fp16adder_1" File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel.vhd Line: 136
Info (12128): Elaborating entity "kernel9" for hierarchy "vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0" File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel.vhd Line: 170
Info (12128): Elaborating entity "delay3" for hierarchy "vcore:I_vcore_0|delay3:I_delay3_1" File: /home/user/Documents/vhdl/cnn3x3/VHDL/vcore.vhd Line: 154
Info (12128): Elaborating entity "controller" for hierarchy "vcore:I_vcore_0|controller:I_controller_0" File: /home/user/Documents/vhdl/cnn3x3/VHDL/vcore.vhd Line: 172
Info (12128): Elaborating entity "output" for hierarchy "vcore:I_vcore_0|output:I_output_0" File: /home/user/Documents/vhdl/cnn3x3/VHDL/vcore.vhd Line: 190
Info (12128): Elaborating entity "dp16384x16" for hierarchy "dp16384x16:I_input_mem" File: /home/user/Documents/vhdl/cnn3x3/VHDL/top.vhd Line: 183
Info (12128): Elaborating entity "altsyncram" for hierarchy "dp16384x16:I_input_mem|altsyncram:altsyncram_component" File: /home/user/Documents/vhdl/cnn3x3/quartus/dp16384x16.vhd Line: 69
Info (12130): Elaborated megafunction instantiation "dp16384x16:I_input_mem|altsyncram:altsyncram_component" File: /home/user/Documents/vhdl/cnn3x3/quartus/dp16384x16.vhd Line: 69
Info (12133): Instantiated megafunction "dp16384x16:I_input_mem|altsyncram:altsyncram_component" with the following parameter: File: /home/user/Documents/vhdl/cnn3x3/quartus/dp16384x16.vhd Line: 69
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4pr3.tdf
    Info (12023): Found entity 1: altsyncram_4pr3 File: /home/user/Documents/vhdl/cnn3x3/quartus/db/altsyncram_4pr3.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_4pr3" for hierarchy "dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated" File: /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_csa.tdf
    Info (12023): Found entity 1: decode_csa File: /home/user/Documents/vhdl/cnn3x3/quartus/db/decode_csa.tdf Line: 23
Info (12128): Elaborating entity "decode_csa" for hierarchy "dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|decode_csa:decode2" File: /home/user/Documents/vhdl/cnn3x3/quartus/db/altsyncram_4pr3.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_58a.tdf
    Info (12023): Found entity 1: decode_58a File: /home/user/Documents/vhdl/cnn3x3/quartus/db/decode_58a.tdf Line: 23
Info (12128): Elaborating entity "decode_58a" for hierarchy "dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|decode_58a:rden_decode_a" File: /home/user/Documents/vhdl/cnn3x3/quartus/db/altsyncram_4pr3.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bob.tdf
    Info (12023): Found entity 1: mux_bob File: /home/user/Documents/vhdl/cnn3x3/quartus/db/mux_bob.tdf Line: 23
Info (12128): Elaborating entity "mux_bob" for hierarchy "dp16384x16:I_input_mem|altsyncram:altsyncram_component|altsyncram_4pr3:auto_generated|mux_bob:mux4" File: /home/user/Documents/vhdl/cnn3x3/quartus/db/altsyncram_4pr3.tdf Line: 54
Info (12128): Elaborating entity "dp16x16" for hierarchy "dp16x16:I_kernel_mem" File: /home/user/Documents/vhdl/cnn3x3/VHDL/top.vhd Line: 213
Info (12128): Elaborating entity "altsyncram" for hierarchy "dp16x16:I_kernel_mem|altsyncram:altsyncram_component" File: /home/user/Documents/vhdl/cnn3x3/quartus/dp16x16.vhd Line: 69
Info (12130): Elaborated megafunction instantiation "dp16x16:I_kernel_mem|altsyncram:altsyncram_component" File: /home/user/Documents/vhdl/cnn3x3/quartus/dp16x16.vhd Line: 69
Info (12133): Instantiated megafunction "dp16x16:I_kernel_mem|altsyncram:altsyncram_component" with the following parameter: File: /home/user/Documents/vhdl/cnn3x3/quartus/dp16x16.vhd Line: 69
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2qr3.tdf
    Info (12023): Found entity 1: altsyncram_2qr3 File: /home/user/Documents/vhdl/cnn3x3/quartus/db/altsyncram_2qr3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2qr3" for hierarchy "dp16x16:I_kernel_mem|altsyncram:altsyncram_component|altsyncram_2qr3:auto_generated" File: /home/user/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "vcore:I_vcore_0|delay3:I_delay3_1|reg0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 2
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 16
Info (278001): Inferred 6 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|Mult0" File: /home/user/Documents/vhdl/cnn3x3/VHDL/fp16mult.vhd Line: 94
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_1|Mult0" File: /home/user/Documents/vhdl/cnn3x3/VHDL/fp16mult.vhd Line: 94
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_1|Mult0" File: /home/user/Documents/vhdl/cnn3x3/VHDL/fp16mult.vhd Line: 94
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_2|Mult0" File: /home/user/Documents/vhdl/cnn3x3/VHDL/fp16mult.vhd Line: 94
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vcore:I_vcore_0|kernel:I_kernel_1|fp16mult:I_fp16mult_2|Mult0" File: /home/user/Documents/vhdl/cnn3x3/VHDL/fp16mult.vhd Line: 94
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vcore:I_vcore_0|kernel:I_kernel_0|fp16mult:I_fp16mult_2|Mult0" File: /home/user/Documents/vhdl/cnn3x3/VHDL/fp16mult.vhd Line: 94
Info (12130): Elaborated megafunction instantiation "vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0"
Info (12133): Instantiated megafunction "vcore:I_vcore_0|delay3:I_delay3_1|altshift_taps:reg0_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "2"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_l5n.tdf
    Info (12023): Found entity 1: shift_taps_l5n File: /home/user/Documents/vhdl/cnn3x3/quartus/db/shift_taps_l5n.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m861.tdf
    Info (12023): Found entity 1: altsyncram_m861 File: /home/user/Documents/vhdl/cnn3x3/quartus/db/altsyncram_m861.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_r3e.tdf
    Info (12023): Found entity 1: add_sub_r3e File: /home/user/Documents/vhdl/cnn3x3/quartus/db/add_sub_r3e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vof.tdf
    Info (12023): Found entity 1: cntr_vof File: /home/user/Documents/vhdl/cnn3x3/quartus/db/cntr_vof.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hgc.tdf
    Info (12023): Found entity 1: cmpr_hgc File: /home/user/Documents/vhdl/cnn3x3/quartus/db/cmpr_hgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i8h.tdf
    Info (12023): Found entity 1: cntr_i8h File: /home/user/Documents/vhdl/cnn3x3/quartus/db/cntr_i8h.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|lpm_mult:Mult0" File: /home/user/Documents/vhdl/cnn3x3/VHDL/fp16mult.vhd Line: 94
Info (12133): Instantiated megafunction "vcore:I_vcore_0|kernel:I_kernel_2|fp16mult:I_fp16mult_1|lpm_mult:Mult0" with the following parameter: File: /home/user/Documents/vhdl/cnn3x3/VHDL/fp16mult.vhd Line: 94
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_lct.tdf
    Info (12023): Found entity 1: mult_lct File: /home/user/Documents/vhdl/cnn3x3/quartus/db/mult_lct.tdf Line: 29
Info (13000): Registers with preset signals will power-up high File: /home/user/Documents/vhdl/cnn3x3/VHDL/micro.vhd Line: 99
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[4] will power up to High File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel9.vhd Line: 81
    Critical Warning (18010): Register vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[2] will power up to High File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel9.vhd Line: 81
    Critical Warning (18010): Register vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[1] will power up to High File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel9.vhd Line: 81
    Critical Warning (18010): Register vcore:I_vcore_0|kernel:I_kernel_0|kernel9:I_kernel9_0|icnt[0] will power up to High File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel9.vhd Line: 81
    Critical Warning (18010): Register vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[4] will power up to High File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel9.vhd Line: 81
    Critical Warning (18010): Register vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[2] will power up to High File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel9.vhd Line: 81
    Critical Warning (18010): Register vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[1] will power up to High File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel9.vhd Line: 81
    Critical Warning (18010): Register vcore:I_vcore_0|kernel:I_kernel_1|kernel9:I_kernel9_0|icnt[0] will power up to High File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel9.vhd Line: 81
    Critical Warning (18010): Register vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[4] will power up to High File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel9.vhd Line: 81
    Critical Warning (18010): Register vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[2] will power up to High File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel9.vhd Line: 81
    Critical Warning (18010): Register vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[1] will power up to High File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel9.vhd Line: 81
    Critical Warning (18010): Register vcore:I_vcore_0|kernel:I_kernel_2|kernel9:I_kernel9_0|icnt[0] will power up to High File: /home/user/Documents/vhdl/cnn3x3/VHDL/kernel9.vhd Line: 81
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {I_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 10 -duty_cycle 50.00 -name {I_pll|altpll_component|auto_generated|pll1|clk[0]} {I_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    8.333 I_pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   83.333         MCLK
    Info (332111):   20.000          SCK
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:07
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5407 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 5275 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 1130 megabytes
    Info: Processing ended: Sat Jul 25 12:09:30 2020
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:45


