0.6
2018.3
Dec  7 2018
00:33:28
D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sim_1/new/ALU_test.v,1621764694,verilog,,,,ALU_test,,,,,,,,
D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sim_1/new/testbench_processor.v,1621941343,verilog,,,,testbench_processor,,,,,,,,
D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/ALU.v,1621942345,verilog,,D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/decoder.v,,ALU;AND;equal_0;sum,,,,,,,,
D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/decoder.v,1621685752,verilog,,D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/multiplexer.v,,decoder,,,,,,,,
D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/multiplexer.v,1621685396,verilog,,D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/processor.v,,multiplexer,,,,,,,,
D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/processor.v,1621942798,verilog,,D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/register.v,,processor,,,,,,,,
D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/register.v,1621689397,verilog,,D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sim_1/new/testbench_processor.v,,register,,,,,,,,
