{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 20:40:44 2018 " "Info: Processing started: Thu Dec 13 20:40:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_108 -c top_108 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_108 -c top_108" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../decode_108/decode_108.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../decode_108/decode_108.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_108-behave " "Info: Found design unit 1: decode_108-behave" {  } { { "../decode_108/decode_108.vhd" "" { Text "E:/KS108/decode_108/decode_108.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 decode_108 " "Info: Found entity 1: decode_108" {  } { { "../decode_108/decode_108.vhd" "" { Text "E:/KS108/decode_108/decode_108.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../count_108/count_108.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../count_108/count_108.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_108-behave " "Info: Found design unit 1: count_108-behave" {  } { { "../count_108/count_108.vhd" "" { Text "E:/KS108/count_108/count_108.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 count_108 " "Info: Found entity 1: count_108" {  } { { "../count_108/count_108.vhd" "" { Text "E:/KS108/count_108/count_108.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../div_108/div_108.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../div_108/div_108.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_108-behave " "Info: Found design unit 1: div_108-behave" {  } { { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 div_108 " "Info: Found entity 1: div_108" {  } { { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_108.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_108.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_108 " "Info: Found entity 1: top_108" {  } { { "top_108.bdf" "" { Schematic "E:/KS108/top_108/top_108.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_108 " "Info: Elaborating entity \"top_108\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_108 count_108:inst1 " "Info: Elaborating entity \"count_108\" for hierarchy \"count_108:inst1\"" {  } { { "top_108.bdf" "inst1" { Schematic "E:/KS108/top_108/top_108.bdf" { { 448 848 1008 544 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_108 div_108:inst " "Info: Elaborating entity \"div_108\" for hierarchy \"div_108:inst\"" {  } { { "top_108.bdf" "inst" { Schematic "E:/KS108/top_108/top_108.bdf" { { 448 680 776 544 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_108 decode_108:inst2 " "Info: Elaborating entity \"decode_108\" for hierarchy \"decode_108:inst2\"" {  } { { "top_108.bdf" "inst2" { Schematic "E:/KS108/top_108/top_108.bdf" { { 296 912 1008 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Info: Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Info: Implemented 57 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 20:40:48 2018 " "Info: Processing ended: Thu Dec 13 20:40:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 20:40:49 2018 " "Info: Processing started: Thu Dec 13 20:40:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_108 -c top_108 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top_108 -c top_108" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_108 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"top_108\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_108:inst\|Q " "Info: Destination node div_108:inst\|Q" {  } { { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_108:inst|Q } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CLK } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "top_108.bdf" "" { Schematic "E:/KS108/top_108/top_108.bdf" { { 472 480 648 488 "CLK" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_108:inst\|Q  " "Info: Automatically promoted node div_108:inst\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_108:inst\|Q~5 " "Info: Destination node div_108:inst\|Q~5" {  } { { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_108:inst|Q~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_108:inst|Q } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.580 ns register register " "Info: Estimated most critical path is register to register delay of 3.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div_108:inst\|DATA\[0\] 1 REG LAB_X2_Y14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y14; Fanout = 3; REG Node = 'div_108:inst\|DATA\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_108:inst|DATA[0] } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns div_108:inst\|Add0~289 2 COMB LAB_X2_Y14 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LAB_X2_Y14; Fanout = 2; COMB Node = 'div_108:inst\|Add0~289'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { div_108:inst|DATA[0] div_108:inst|Add0~289 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns div_108:inst\|Add0~291 3 COMB LAB_X2_Y14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LAB_X2_Y14; Fanout = 2; COMB Node = 'div_108:inst\|Add0~291'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~289 div_108:inst|Add0~291 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns div_108:inst\|Add0~293 4 COMB LAB_X2_Y14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LAB_X2_Y14; Fanout = 2; COMB Node = 'div_108:inst\|Add0~293'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~291 div_108:inst|Add0~293 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.082 ns div_108:inst\|Add0~295 5 COMB LAB_X2_Y14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.082 ns; Loc. = LAB_X2_Y14; Fanout = 2; COMB Node = 'div_108:inst\|Add0~295'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~293 div_108:inst|Add0~295 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.153 ns div_108:inst\|Add0~297 6 COMB LAB_X2_Y14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.153 ns; Loc. = LAB_X2_Y14; Fanout = 2; COMB Node = 'div_108:inst\|Add0~297'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~295 div_108:inst|Add0~297 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.224 ns div_108:inst\|Add0~299 7 COMB LAB_X2_Y14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.224 ns; Loc. = LAB_X2_Y14; Fanout = 2; COMB Node = 'div_108:inst\|Add0~299'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~297 div_108:inst|Add0~299 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.295 ns div_108:inst\|Add0~301 8 COMB LAB_X2_Y14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.295 ns; Loc. = LAB_X2_Y14; Fanout = 2; COMB Node = 'div_108:inst\|Add0~301'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~299 div_108:inst|Add0~301 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.366 ns div_108:inst\|Add0~303 9 COMB LAB_X2_Y14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.366 ns; Loc. = LAB_X2_Y14; Fanout = 2; COMB Node = 'div_108:inst\|Add0~303'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~301 div_108:inst|Add0~303 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.437 ns div_108:inst\|Add0~305 10 COMB LAB_X2_Y14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.437 ns; Loc. = LAB_X2_Y14; Fanout = 2; COMB Node = 'div_108:inst\|Add0~305'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~303 div_108:inst|Add0~305 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.508 ns div_108:inst\|Add0~307 11 COMB LAB_X2_Y14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.508 ns; Loc. = LAB_X2_Y14; Fanout = 2; COMB Node = 'div_108:inst\|Add0~307'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~305 div_108:inst|Add0~307 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.579 ns div_108:inst\|Add0~309 12 COMB LAB_X2_Y14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.579 ns; Loc. = LAB_X2_Y14; Fanout = 2; COMB Node = 'div_108:inst\|Add0~309'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~307 div_108:inst|Add0~309 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.650 ns div_108:inst\|Add0~311 13 COMB LAB_X2_Y14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.650 ns; Loc. = LAB_X2_Y14; Fanout = 2; COMB Node = 'div_108:inst\|Add0~311'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~309 div_108:inst|Add0~311 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 1.811 ns div_108:inst\|Add0~313 14 COMB LAB_X2_Y13 2 " "Info: 14: + IC(0.090 ns) + CELL(0.071 ns) = 1.811 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'div_108:inst\|Add0~313'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { div_108:inst|Add0~311 div_108:inst|Add0~313 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.882 ns div_108:inst\|Add0~315 15 COMB LAB_X2_Y13 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.882 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'div_108:inst\|Add0~315'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~313 div_108:inst|Add0~315 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.953 ns div_108:inst\|Add0~317 16 COMB LAB_X2_Y13 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.953 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'div_108:inst\|Add0~317'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~315 div_108:inst|Add0~317 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.024 ns div_108:inst\|Add0~319 17 COMB LAB_X2_Y13 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.024 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'div_108:inst\|Add0~319'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~317 div_108:inst|Add0~319 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.095 ns div_108:inst\|Add0~321 18 COMB LAB_X2_Y13 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.095 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'div_108:inst\|Add0~321'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~319 div_108:inst|Add0~321 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.166 ns div_108:inst\|Add0~323 19 COMB LAB_X2_Y13 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.166 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'div_108:inst\|Add0~323'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~321 div_108:inst|Add0~323 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.237 ns div_108:inst\|Add0~325 20 COMB LAB_X2_Y13 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.237 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'div_108:inst\|Add0~325'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~323 div_108:inst|Add0~325 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.308 ns div_108:inst\|Add0~327 21 COMB LAB_X2_Y13 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.308 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'div_108:inst\|Add0~327'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~325 div_108:inst|Add0~327 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.379 ns div_108:inst\|Add0~329 22 COMB LAB_X2_Y13 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.379 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'div_108:inst\|Add0~329'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~327 div_108:inst|Add0~329 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.450 ns div_108:inst\|Add0~331 23 COMB LAB_X2_Y13 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.450 ns; Loc. = LAB_X2_Y13; Fanout = 2; COMB Node = 'div_108:inst\|Add0~331'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~329 div_108:inst|Add0~331 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.521 ns div_108:inst\|Add0~333 24 COMB LAB_X2_Y13 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.521 ns; Loc. = LAB_X2_Y13; Fanout = 1; COMB Node = 'div_108:inst\|Add0~333'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~331 div_108:inst|Add0~333 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.931 ns div_108:inst\|Add0~334 25 COMB LAB_X2_Y13 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 2.931 ns; Loc. = LAB_X2_Y13; Fanout = 1; COMB Node = 'div_108:inst\|Add0~334'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { div_108:inst|Add0~333 div_108:inst|Add0~334 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 3.496 ns div_108:inst\|DATA~202 26 COMB LAB_X2_Y13 1 " "Info: 26: + IC(0.127 ns) + CELL(0.438 ns) = 3.496 ns; Loc. = LAB_X2_Y13; Fanout = 1; COMB Node = 'div_108:inst\|DATA~202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { div_108:inst|Add0~334 div_108:inst|DATA~202 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.580 ns div_108:inst\|DATA\[23\] 27 REG LAB_X2_Y13 2 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 3.580 ns; Loc. = LAB_X2_Y13; Fanout = 2; REG Node = 'div_108:inst\|DATA\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { div_108:inst|DATA~202 div_108:inst|DATA[23] } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.908 ns ( 81.23 % ) " "Info: Total cell delay = 2.908 ns ( 81.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.672 ns ( 18.77 % ) " "Info: Total interconnect delay = 0.672 ns ( 18.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.580 ns" { div_108:inst|DATA[0] div_108:inst|Add0~289 div_108:inst|Add0~291 div_108:inst|Add0~293 div_108:inst|Add0~295 div_108:inst|Add0~297 div_108:inst|Add0~299 div_108:inst|Add0~301 div_108:inst|Add0~303 div_108:inst|Add0~305 div_108:inst|Add0~307 div_108:inst|Add0~309 div_108:inst|Add0~311 div_108:inst|Add0~313 div_108:inst|Add0~315 div_108:inst|Add0~317 div_108:inst|Add0~319 div_108:inst|Add0~321 div_108:inst|Add0~323 div_108:inst|Add0~325 div_108:inst|Add0~327 div_108:inst|Add0~329 div_108:inst|Add0~331 div_108:inst|Add0~333 div_108:inst|Add0~334 div_108:inst|DATA~202 div_108:inst|DATA[23] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y23 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CO 0 " "Info: Pin \"CO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Info: Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Info: Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Info: Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Info: Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[4\] 0 " "Info: Pin \"LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[5\] 0 " "Info: Pin \"LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[6\] 0 " "Info: Pin \"LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/KS108/top_108/top_108.fit.smsg " "Info: Generated suppressed messages file E:/KS108/top_108/top_108.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 20:40:56 2018 " "Info: Processing ended: Thu Dec 13 20:40:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 20:40:56 2018 " "Info: Processing started: Thu Dec 13 20:40:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_108 -c top_108 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top_108 -c top_108" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 20:41:00 2018 " "Info: Processing ended: Thu Dec 13 20:41:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 20:41:01 2018 " "Info: Processing started: Thu Dec 13 20:41:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_108 -c top_108 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_108 -c top_108 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "top_108.bdf" "" { Schematic "E:/KS108/top_108/top_108.bdf" { { 472 480 648 488 "CLK" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div_108:inst\|Q " "Info: Detected ripple clock \"div_108:inst\|Q\" as buffer" {  } { { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_108:inst\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register div_108:inst\|DATA\[0\] register div_108:inst\|DATA\[23\] 275.71 MHz 3.627 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 275.71 MHz between source register \"div_108:inst\|DATA\[0\]\" and destination register \"div_108:inst\|DATA\[23\]\" (period= 3.627 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.408 ns + Longest register register " "Info: + Longest register to register delay is 3.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div_108:inst\|DATA\[0\] 1 REG LCFF_X2_Y14_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 3; REG Node = 'div_108:inst\|DATA\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_108:inst|DATA[0] } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.393 ns) 0.703 ns div_108:inst\|Add0~289 2 COMB LCCOMB_X2_Y14_N8 2 " "Info: 2: + IC(0.310 ns) + CELL(0.393 ns) = 0.703 ns; Loc. = LCCOMB_X2_Y14_N8; Fanout = 2; COMB Node = 'div_108:inst\|Add0~289'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { div_108:inst|DATA[0] div_108:inst|Add0~289 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.774 ns div_108:inst\|Add0~291 3 COMB LCCOMB_X2_Y14_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.774 ns; Loc. = LCCOMB_X2_Y14_N10; Fanout = 2; COMB Node = 'div_108:inst\|Add0~291'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~289 div_108:inst|Add0~291 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.845 ns div_108:inst\|Add0~293 4 COMB LCCOMB_X2_Y14_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.845 ns; Loc. = LCCOMB_X2_Y14_N12; Fanout = 2; COMB Node = 'div_108:inst\|Add0~293'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~291 div_108:inst|Add0~293 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.004 ns div_108:inst\|Add0~295 5 COMB LCCOMB_X2_Y14_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.004 ns; Loc. = LCCOMB_X2_Y14_N14; Fanout = 2; COMB Node = 'div_108:inst\|Add0~295'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { div_108:inst|Add0~293 div_108:inst|Add0~295 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.075 ns div_108:inst\|Add0~297 6 COMB LCCOMB_X2_Y14_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.075 ns; Loc. = LCCOMB_X2_Y14_N16; Fanout = 2; COMB Node = 'div_108:inst\|Add0~297'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~295 div_108:inst|Add0~297 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.146 ns div_108:inst\|Add0~299 7 COMB LCCOMB_X2_Y14_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.146 ns; Loc. = LCCOMB_X2_Y14_N18; Fanout = 2; COMB Node = 'div_108:inst\|Add0~299'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~297 div_108:inst|Add0~299 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.217 ns div_108:inst\|Add0~301 8 COMB LCCOMB_X2_Y14_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.217 ns; Loc. = LCCOMB_X2_Y14_N20; Fanout = 2; COMB Node = 'div_108:inst\|Add0~301'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~299 div_108:inst|Add0~301 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.288 ns div_108:inst\|Add0~303 9 COMB LCCOMB_X2_Y14_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.288 ns; Loc. = LCCOMB_X2_Y14_N22; Fanout = 2; COMB Node = 'div_108:inst\|Add0~303'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~301 div_108:inst|Add0~303 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.359 ns div_108:inst\|Add0~305 10 COMB LCCOMB_X2_Y14_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.359 ns; Loc. = LCCOMB_X2_Y14_N24; Fanout = 2; COMB Node = 'div_108:inst\|Add0~305'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~303 div_108:inst|Add0~305 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.430 ns div_108:inst\|Add0~307 11 COMB LCCOMB_X2_Y14_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.430 ns; Loc. = LCCOMB_X2_Y14_N26; Fanout = 2; COMB Node = 'div_108:inst\|Add0~307'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~305 div_108:inst|Add0~307 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.501 ns div_108:inst\|Add0~309 12 COMB LCCOMB_X2_Y14_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.501 ns; Loc. = LCCOMB_X2_Y14_N28; Fanout = 2; COMB Node = 'div_108:inst\|Add0~309'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~307 div_108:inst|Add0~309 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.647 ns div_108:inst\|Add0~311 13 COMB LCCOMB_X2_Y14_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.647 ns; Loc. = LCCOMB_X2_Y14_N30; Fanout = 2; COMB Node = 'div_108:inst\|Add0~311'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { div_108:inst|Add0~309 div_108:inst|Add0~311 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns div_108:inst\|Add0~313 14 COMB LCCOMB_X2_Y13_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X2_Y13_N0; Fanout = 2; COMB Node = 'div_108:inst\|Add0~313'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~311 div_108:inst|Add0~313 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns div_108:inst\|Add0~315 15 COMB LCCOMB_X2_Y13_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X2_Y13_N2; Fanout = 2; COMB Node = 'div_108:inst\|Add0~315'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~313 div_108:inst|Add0~315 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns div_108:inst\|Add0~317 16 COMB LCCOMB_X2_Y13_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X2_Y13_N4; Fanout = 2; COMB Node = 'div_108:inst\|Add0~317'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~315 div_108:inst|Add0~317 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns div_108:inst\|Add0~319 17 COMB LCCOMB_X2_Y13_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X2_Y13_N6; Fanout = 2; COMB Node = 'div_108:inst\|Add0~319'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~317 div_108:inst|Add0~319 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.002 ns div_108:inst\|Add0~321 18 COMB LCCOMB_X2_Y13_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.002 ns; Loc. = LCCOMB_X2_Y13_N8; Fanout = 2; COMB Node = 'div_108:inst\|Add0~321'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~319 div_108:inst|Add0~321 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.073 ns div_108:inst\|Add0~323 19 COMB LCCOMB_X2_Y13_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.073 ns; Loc. = LCCOMB_X2_Y13_N10; Fanout = 2; COMB Node = 'div_108:inst\|Add0~323'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~321 div_108:inst|Add0~323 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.144 ns div_108:inst\|Add0~325 20 COMB LCCOMB_X2_Y13_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.144 ns; Loc. = LCCOMB_X2_Y13_N12; Fanout = 2; COMB Node = 'div_108:inst\|Add0~325'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~323 div_108:inst|Add0~325 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.303 ns div_108:inst\|Add0~327 21 COMB LCCOMB_X2_Y13_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.303 ns; Loc. = LCCOMB_X2_Y13_N14; Fanout = 2; COMB Node = 'div_108:inst\|Add0~327'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { div_108:inst|Add0~325 div_108:inst|Add0~327 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.374 ns div_108:inst\|Add0~329 22 COMB LCCOMB_X2_Y13_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.374 ns; Loc. = LCCOMB_X2_Y13_N16; Fanout = 2; COMB Node = 'div_108:inst\|Add0~329'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~327 div_108:inst|Add0~329 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.445 ns div_108:inst\|Add0~331 23 COMB LCCOMB_X2_Y13_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.445 ns; Loc. = LCCOMB_X2_Y13_N18; Fanout = 2; COMB Node = 'div_108:inst\|Add0~331'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~329 div_108:inst|Add0~331 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.516 ns div_108:inst\|Add0~333 24 COMB LCCOMB_X2_Y13_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.516 ns; Loc. = LCCOMB_X2_Y13_N20; Fanout = 1; COMB Node = 'div_108:inst\|Add0~333'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_108:inst|Add0~331 div_108:inst|Add0~333 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.926 ns div_108:inst\|Add0~334 25 COMB LCCOMB_X2_Y13_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 2.926 ns; Loc. = LCCOMB_X2_Y13_N22; Fanout = 1; COMB Node = 'div_108:inst\|Add0~334'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { div_108:inst|Add0~333 div_108:inst|Add0~334 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 3.324 ns div_108:inst\|DATA~202 26 COMB LCCOMB_X2_Y13_N30 1 " "Info: 26: + IC(0.248 ns) + CELL(0.150 ns) = 3.324 ns; Loc. = LCCOMB_X2_Y13_N30; Fanout = 1; COMB Node = 'div_108:inst\|DATA~202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { div_108:inst|Add0~334 div_108:inst|DATA~202 } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.408 ns div_108:inst\|DATA\[23\] 27 REG LCFF_X2_Y13_N31 2 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 3.408 ns; Loc. = LCFF_X2_Y13_N31; Fanout = 2; REG Node = 'div_108:inst\|DATA\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { div_108:inst|DATA~202 div_108:inst|DATA[23] } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 83.63 % ) " "Info: Total cell delay = 2.850 ns ( 83.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.558 ns ( 16.37 % ) " "Info: Total interconnect delay = 0.558 ns ( 16.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.408 ns" { div_108:inst|DATA[0] div_108:inst|Add0~289 div_108:inst|Add0~291 div_108:inst|Add0~293 div_108:inst|Add0~295 div_108:inst|Add0~297 div_108:inst|Add0~299 div_108:inst|Add0~301 div_108:inst|Add0~303 div_108:inst|Add0~305 div_108:inst|Add0~307 div_108:inst|Add0~309 div_108:inst|Add0~311 div_108:inst|Add0~313 div_108:inst|Add0~315 div_108:inst|Add0~317 div_108:inst|Add0~319 div_108:inst|Add0~321 div_108:inst|Add0~323 div_108:inst|Add0~325 div_108:inst|Add0~327 div_108:inst|Add0~329 div_108:inst|Add0~331 div_108:inst|Add0~333 div_108:inst|Add0~334 div_108:inst|DATA~202 div_108:inst|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.408 ns" { div_108:inst|DATA[0] {} div_108:inst|Add0~289 {} div_108:inst|Add0~291 {} div_108:inst|Add0~293 {} div_108:inst|Add0~295 {} div_108:inst|Add0~297 {} div_108:inst|Add0~299 {} div_108:inst|Add0~301 {} div_108:inst|Add0~303 {} div_108:inst|Add0~305 {} div_108:inst|Add0~307 {} div_108:inst|Add0~309 {} div_108:inst|Add0~311 {} div_108:inst|Add0~313 {} div_108:inst|Add0~315 {} div_108:inst|Add0~317 {} div_108:inst|Add0~319 {} div_108:inst|Add0~321 {} div_108:inst|Add0~323 {} div_108:inst|Add0~325 {} div_108:inst|Add0~327 {} div_108:inst|Add0~329 {} div_108:inst|Add0~331 {} div_108:inst|Add0~333 {} div_108:inst|Add0~334 {} div_108:inst|DATA~202 {} div_108:inst|DATA[23] {} } { 0.000ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.248ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.665 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "top_108.bdf" "" { Schematic "E:/KS108/top_108/top_108.bdf" { { 472 480 648 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "top_108.bdf" "" { Schematic "E:/KS108/top_108/top_108.bdf" { { 472 480 648 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns div_108:inst\|DATA\[23\] 3 REG LCFF_X2_Y13_N31 2 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X2_Y13_N31; Fanout = 2; REG Node = 'div_108:inst\|DATA\[23\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CLK~clkctrl div_108:inst|DATA[23] } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLK CLK~clkctrl div_108:inst|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLK {} CLK~combout {} CLK~clkctrl {} div_108:inst|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.670 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "top_108.bdf" "" { Schematic "E:/KS108/top_108/top_108.bdf" { { 472 480 648 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "top_108.bdf" "" { Schematic "E:/KS108/top_108/top_108.bdf" { { 472 480 648 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns div_108:inst\|DATA\[0\] 3 REG LCFF_X2_Y14_N1 3 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 3; REG Node = 'div_108:inst\|DATA\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { CLK~clkctrl div_108:inst|DATA[0] } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK CLK~clkctrl div_108:inst|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLK {} CLK~combout {} CLK~clkctrl {} div_108:inst|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLK CLK~clkctrl div_108:inst|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLK {} CLK~combout {} CLK~clkctrl {} div_108:inst|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK CLK~clkctrl div_108:inst|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLK {} CLK~combout {} CLK~clkctrl {} div_108:inst|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.408 ns" { div_108:inst|DATA[0] div_108:inst|Add0~289 div_108:inst|Add0~291 div_108:inst|Add0~293 div_108:inst|Add0~295 div_108:inst|Add0~297 div_108:inst|Add0~299 div_108:inst|Add0~301 div_108:inst|Add0~303 div_108:inst|Add0~305 div_108:inst|Add0~307 div_108:inst|Add0~309 div_108:inst|Add0~311 div_108:inst|Add0~313 div_108:inst|Add0~315 div_108:inst|Add0~317 div_108:inst|Add0~319 div_108:inst|Add0~321 div_108:inst|Add0~323 div_108:inst|Add0~325 div_108:inst|Add0~327 div_108:inst|Add0~329 div_108:inst|Add0~331 div_108:inst|Add0~333 div_108:inst|Add0~334 div_108:inst|DATA~202 div_108:inst|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.408 ns" { div_108:inst|DATA[0] {} div_108:inst|Add0~289 {} div_108:inst|Add0~291 {} div_108:inst|Add0~293 {} div_108:inst|Add0~295 {} div_108:inst|Add0~297 {} div_108:inst|Add0~299 {} div_108:inst|Add0~301 {} div_108:inst|Add0~303 {} div_108:inst|Add0~305 {} div_108:inst|Add0~307 {} div_108:inst|Add0~309 {} div_108:inst|Add0~311 {} div_108:inst|Add0~313 {} div_108:inst|Add0~315 {} div_108:inst|Add0~317 {} div_108:inst|Add0~319 {} div_108:inst|Add0~321 {} div_108:inst|Add0~323 {} div_108:inst|Add0~325 {} div_108:inst|Add0~327 {} div_108:inst|Add0~329 {} div_108:inst|Add0~331 {} div_108:inst|Add0~333 {} div_108:inst|Add0~334 {} div_108:inst|DATA~202 {} div_108:inst|DATA[23] {} } { 0.000ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.248ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLK CLK~clkctrl div_108:inst|DATA[23] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLK {} CLK~combout {} CLK~clkctrl {} div_108:inst|DATA[23] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK CLK~clkctrl div_108:inst|DATA[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLK {} CLK~combout {} CLK~clkctrl {} div_108:inst|DATA[0] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "count_108:inst1\|COUNTER\[0\] RES CLK -0.239 ns register " "Info: tsu for register \"count_108:inst1\|COUNTER\[0\]\" (data pin = \"RES\", clock pin = \"CLK\") is -0.239 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.724 ns + Longest pin register " "Info: + Longest pin to register delay is 4.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RES 1 PIN PIN_N26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 3; PIN Node = 'RES'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES } "NODE_NAME" } } { "top_108.bdf" "" { Schematic "E:/KS108/top_108/top_108.bdf" { { 544 480 648 560 "RES" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.412 ns) + CELL(0.420 ns) 3.831 ns count_108:inst1\|COUNTER\[0\]~210 2 COMB LCCOMB_X2_Y16_N10 4 " "Info: 2: + IC(2.412 ns) + CELL(0.420 ns) = 3.831 ns; Loc. = LCCOMB_X2_Y16_N10; Fanout = 4; COMB Node = 'count_108:inst1\|COUNTER\[0\]~210'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { RES count_108:inst1|COUNTER[0]~210 } "NODE_NAME" } } { "../count_108/count_108.vhd" "" { Text "E:/KS108/count_108/count_108.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.660 ns) 4.724 ns count_108:inst1\|COUNTER\[0\] 3 REG LCFF_X2_Y16_N25 13 " "Info: 3: + IC(0.233 ns) + CELL(0.660 ns) = 4.724 ns; Loc. = LCFF_X2_Y16_N25; Fanout = 13; REG Node = 'count_108:inst1\|COUNTER\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { count_108:inst1|COUNTER[0]~210 count_108:inst1|COUNTER[0] } "NODE_NAME" } } { "../count_108/count_108.vhd" "" { Text "E:/KS108/count_108/count_108.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.079 ns ( 44.01 % ) " "Info: Total cell delay = 2.079 ns ( 44.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.645 ns ( 55.99 % ) " "Info: Total interconnect delay = 2.645 ns ( 55.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.724 ns" { RES count_108:inst1|COUNTER[0]~210 count_108:inst1|COUNTER[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.724 ns" { RES {} RES~combout {} count_108:inst1|COUNTER[0]~210 {} count_108:inst1|COUNTER[0] {} } { 0.000ns 0.000ns 2.412ns 0.233ns } { 0.000ns 0.999ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../count_108/count_108.vhd" "" { Text "E:/KS108/count_108/count_108.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.927 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 4.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "top_108.bdf" "" { Schematic "E:/KS108/top_108/top_108.bdf" { { 472 480 648 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.787 ns) 2.430 ns div_108:inst\|Q 2 REG LCFF_X1_Y14_N9 2 " "Info: 2: + IC(0.644 ns) + CELL(0.787 ns) = 2.430 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 2; REG Node = 'div_108:inst\|Q'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { CLK div_108:inst|Q } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.000 ns) 3.365 ns div_108:inst\|Q~clkctrl 3 COMB CLKCTRL_G1 4 " "Info: 3: + IC(0.935 ns) + CELL(0.000 ns) = 3.365 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'div_108:inst\|Q~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { div_108:inst|Q div_108:inst|Q~clkctrl } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 4.927 ns count_108:inst1\|COUNTER\[0\] 4 REG LCFF_X2_Y16_N25 13 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 4.927 ns; Loc. = LCFF_X2_Y16_N25; Fanout = 13; REG Node = 'count_108:inst1\|COUNTER\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { div_108:inst|Q~clkctrl count_108:inst1|COUNTER[0] } "NODE_NAME" } } { "../count_108/count_108.vhd" "" { Text "E:/KS108/count_108/count_108.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 47.15 % ) " "Info: Total cell delay = 2.323 ns ( 47.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.604 ns ( 52.85 % ) " "Info: Total interconnect delay = 2.604 ns ( 52.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.927 ns" { CLK div_108:inst|Q div_108:inst|Q~clkctrl count_108:inst1|COUNTER[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.927 ns" { CLK {} CLK~combout {} div_108:inst|Q {} div_108:inst|Q~clkctrl {} count_108:inst1|COUNTER[0] {} } { 0.000ns 0.000ns 0.644ns 0.935ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.724 ns" { RES count_108:inst1|COUNTER[0]~210 count_108:inst1|COUNTER[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.724 ns" { RES {} RES~combout {} count_108:inst1|COUNTER[0]~210 {} count_108:inst1|COUNTER[0] {} } { 0.000ns 0.000ns 2.412ns 0.233ns } { 0.000ns 0.999ns 0.420ns 0.660ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.927 ns" { CLK div_108:inst|Q div_108:inst|Q~clkctrl count_108:inst1|COUNTER[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.927 ns" { CLK {} CLK~combout {} div_108:inst|Q {} div_108:inst|Q~clkctrl {} count_108:inst1|COUNTER[0] {} } { 0.000ns 0.000ns 0.644ns 0.935ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK CO count_108:inst1\|COUNTER\[2\] 11.887 ns register " "Info: tco from clock \"CLK\" to destination pin \"CO\" through register \"count_108:inst1\|COUNTER\[2\]\" is 11.887 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.927 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 4.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "top_108.bdf" "" { Schematic "E:/KS108/top_108/top_108.bdf" { { 472 480 648 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.787 ns) 2.430 ns div_108:inst\|Q 2 REG LCFF_X1_Y14_N9 2 " "Info: 2: + IC(0.644 ns) + CELL(0.787 ns) = 2.430 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 2; REG Node = 'div_108:inst\|Q'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { CLK div_108:inst|Q } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.000 ns) 3.365 ns div_108:inst\|Q~clkctrl 3 COMB CLKCTRL_G1 4 " "Info: 3: + IC(0.935 ns) + CELL(0.000 ns) = 3.365 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'div_108:inst\|Q~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { div_108:inst|Q div_108:inst|Q~clkctrl } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 4.927 ns count_108:inst1\|COUNTER\[2\] 4 REG LCFF_X2_Y16_N15 11 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 4.927 ns; Loc. = LCFF_X2_Y16_N15; Fanout = 11; REG Node = 'count_108:inst1\|COUNTER\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { div_108:inst|Q~clkctrl count_108:inst1|COUNTER[2] } "NODE_NAME" } } { "../count_108/count_108.vhd" "" { Text "E:/KS108/count_108/count_108.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 47.15 % ) " "Info: Total cell delay = 2.323 ns ( 47.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.604 ns ( 52.85 % ) " "Info: Total interconnect delay = 2.604 ns ( 52.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.927 ns" { CLK div_108:inst|Q div_108:inst|Q~clkctrl count_108:inst1|COUNTER[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.927 ns" { CLK {} CLK~combout {} div_108:inst|Q {} div_108:inst|Q~clkctrl {} count_108:inst1|COUNTER[2] {} } { 0.000ns 0.000ns 0.644ns 0.935ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../count_108/count_108.vhd" "" { Text "E:/KS108/count_108/count_108.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.710 ns + Longest register pin " "Info: + Longest register to pin delay is 6.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_108:inst1\|COUNTER\[2\] 1 REG LCFF_X2_Y16_N15 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y16_N15; Fanout = 11; REG Node = 'count_108:inst1\|COUNTER\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_108:inst1|COUNTER[2] } "NODE_NAME" } } { "../count_108/count_108.vhd" "" { Text "E:/KS108/count_108/count_108.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.398 ns) 0.961 ns count_108:inst1\|Equal0~29 2 COMB LCCOMB_X2_Y16_N16 1 " "Info: 2: + IC(0.563 ns) + CELL(0.398 ns) = 0.961 ns; Loc. = LCCOMB_X2_Y16_N16; Fanout = 1; COMB Node = 'count_108:inst1\|Equal0~29'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { count_108:inst1|COUNTER[2] count_108:inst1|Equal0~29 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.991 ns) + CELL(2.758 ns) 6.710 ns CO 3 PIN PIN_Y12 0 " "Info: 3: + IC(2.991 ns) + CELL(2.758 ns) = 6.710 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'CO'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { count_108:inst1|Equal0~29 CO } "NODE_NAME" } } { "top_108.bdf" "" { Schematic "E:/KS108/top_108/top_108.bdf" { { 488 1056 1232 504 "CO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 47.03 % ) " "Info: Total cell delay = 3.156 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.554 ns ( 52.97 % ) " "Info: Total interconnect delay = 3.554 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { count_108:inst1|COUNTER[2] count_108:inst1|Equal0~29 CO } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { count_108:inst1|COUNTER[2] {} count_108:inst1|Equal0~29 {} CO {} } { 0.000ns 0.563ns 2.991ns } { 0.000ns 0.398ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.927 ns" { CLK div_108:inst|Q div_108:inst|Q~clkctrl count_108:inst1|COUNTER[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.927 ns" { CLK {} CLK~combout {} div_108:inst|Q {} div_108:inst|Q~clkctrl {} count_108:inst1|COUNTER[2] {} } { 0.000ns 0.000ns 0.644ns 0.935ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { count_108:inst1|COUNTER[2] count_108:inst1|Equal0~29 CO } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { count_108:inst1|COUNTER[2] {} count_108:inst1|Equal0~29 {} CO {} } { 0.000ns 0.563ns 2.991ns } { 0.000ns 0.398ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "count_108:inst1\|COUNTER\[0\] RES CLK 1.319 ns register " "Info: th for register \"count_108:inst1\|COUNTER\[0\]\" (data pin = \"RES\", clock pin = \"CLK\") is 1.319 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.927 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 4.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "top_108.bdf" "" { Schematic "E:/KS108/top_108/top_108.bdf" { { 472 480 648 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.787 ns) 2.430 ns div_108:inst\|Q 2 REG LCFF_X1_Y14_N9 2 " "Info: 2: + IC(0.644 ns) + CELL(0.787 ns) = 2.430 ns; Loc. = LCFF_X1_Y14_N9; Fanout = 2; REG Node = 'div_108:inst\|Q'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { CLK div_108:inst|Q } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.000 ns) 3.365 ns div_108:inst\|Q~clkctrl 3 COMB CLKCTRL_G1 4 " "Info: 3: + IC(0.935 ns) + CELL(0.000 ns) = 3.365 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'div_108:inst\|Q~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { div_108:inst|Q div_108:inst|Q~clkctrl } "NODE_NAME" } } { "../div_108/div_108.vhd" "" { Text "E:/KS108/div_108/div_108.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 4.927 ns count_108:inst1\|COUNTER\[0\] 4 REG LCFF_X2_Y16_N25 13 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 4.927 ns; Loc. = LCFF_X2_Y16_N25; Fanout = 13; REG Node = 'count_108:inst1\|COUNTER\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { div_108:inst|Q~clkctrl count_108:inst1|COUNTER[0] } "NODE_NAME" } } { "../count_108/count_108.vhd" "" { Text "E:/KS108/count_108/count_108.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 47.15 % ) " "Info: Total cell delay = 2.323 ns ( 47.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.604 ns ( 52.85 % ) " "Info: Total interconnect delay = 2.604 ns ( 52.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.927 ns" { CLK div_108:inst|Q div_108:inst|Q~clkctrl count_108:inst1|COUNTER[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.927 ns" { CLK {} CLK~combout {} div_108:inst|Q {} div_108:inst|Q~clkctrl {} count_108:inst1|COUNTER[0] {} } { 0.000ns 0.000ns 0.644ns 0.935ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../count_108/count_108.vhd" "" { Text "E:/KS108/count_108/count_108.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.874 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RES 1 PIN PIN_N26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 3; PIN Node = 'RES'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES } "NODE_NAME" } } { "top_108.bdf" "" { Schematic "E:/KS108/top_108/top_108.bdf" { { 544 480 648 560 "RES" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.415 ns) + CELL(0.376 ns) 3.790 ns count_108:inst1\|COUNTER~209 2 COMB LCCOMB_X2_Y16_N24 1 " "Info: 2: + IC(2.415 ns) + CELL(0.376 ns) = 3.790 ns; Loc. = LCCOMB_X2_Y16_N24; Fanout = 1; COMB Node = 'count_108:inst1\|COUNTER~209'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { RES count_108:inst1|COUNTER~209 } "NODE_NAME" } } { "../count_108/count_108.vhd" "" { Text "E:/KS108/count_108/count_108.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.874 ns count_108:inst1\|COUNTER\[0\] 3 REG LCFF_X2_Y16_N25 13 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.874 ns; Loc. = LCFF_X2_Y16_N25; Fanout = 13; REG Node = 'count_108:inst1\|COUNTER\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count_108:inst1|COUNTER~209 count_108:inst1|COUNTER[0] } "NODE_NAME" } } { "../count_108/count_108.vhd" "" { Text "E:/KS108/count_108/count_108.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.459 ns ( 37.66 % ) " "Info: Total cell delay = 1.459 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.415 ns ( 62.34 % ) " "Info: Total interconnect delay = 2.415 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.874 ns" { RES count_108:inst1|COUNTER~209 count_108:inst1|COUNTER[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.874 ns" { RES {} RES~combout {} count_108:inst1|COUNTER~209 {} count_108:inst1|COUNTER[0] {} } { 0.000ns 0.000ns 2.415ns 0.000ns } { 0.000ns 0.999ns 0.376ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.927 ns" { CLK div_108:inst|Q div_108:inst|Q~clkctrl count_108:inst1|COUNTER[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.927 ns" { CLK {} CLK~combout {} div_108:inst|Q {} div_108:inst|Q~clkctrl {} count_108:inst1|COUNTER[0] {} } { 0.000ns 0.000ns 0.644ns 0.935ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.874 ns" { RES count_108:inst1|COUNTER~209 count_108:inst1|COUNTER[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.874 ns" { RES {} RES~combout {} count_108:inst1|COUNTER~209 {} count_108:inst1|COUNTER[0] {} } { 0.000ns 0.000ns 2.415ns 0.000ns } { 0.000ns 0.999ns 0.376ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Peak virtual memory: 155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 20:41:04 2018 " "Info: Processing ended: Thu Dec 13 20:41:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 4 s " "Info: Quartus II Full Compilation was successful. 0 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
