
---------- Begin Simulation Statistics ----------
final_tick                                84406474500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 248998                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691644                       # Number of bytes of host memory used
host_op_rate                                   249487                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   401.61                       # Real time elapsed on the host
host_tick_rate                              210170363                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084406                       # Number of seconds simulated
sim_ticks                                 84406474500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694597                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095393                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101812                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727666                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477740                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65338                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.688129                       # CPI: cycles per instruction
system.cpu.discardedOps                        190647                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610066                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402284                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001396                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36098008                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.592372                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168812949                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132714941                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       175419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        383936                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710874                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4061                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423214                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4061                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84406474500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              70356                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       114701                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60709                       # Transaction distribution
system.membus.trans_dist::ReadExReq            138170                       # Transaction distribution
system.membus.trans_dist::ReadExResp           138169                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70356                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       592461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 592461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20686464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20686464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            208526                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  208526    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              208526                       # Request fanout histogram
system.membus.respLayer1.occupancy         1123679500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           885696000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84406474500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            425997                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       749446                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          137241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286344                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425250                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     86165696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               86232832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          176117                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7340864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           888459                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004708                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.068454                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 884276     99.53%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4183      0.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             888459                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1346654000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067392996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84406474500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               503734                       # number of demand (read+write) hits
system.l2.demand_hits::total                   503812                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  78                       # number of overall hits
system.l2.overall_hits::.cpu.data              503734                       # number of overall hits
system.l2.overall_hits::total                  503812                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             207861                       # number of demand (read+write) misses
system.l2.demand_misses::total                 208530                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            207861                       # number of overall misses
system.l2.overall_misses::total                208530                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52945500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17616834500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17669780000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52945500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17616834500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17669780000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711595                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712342                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711595                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712342                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.895582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.292106                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.292739                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.895582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.292106                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.292739                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79141.255605                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84752.957505                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84734.954203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79141.255605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84752.957505                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84734.954203                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              114701                       # number of writebacks
system.l2.writebacks::total                    114701                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        207857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            208526                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       207857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           208526                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46255500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15538030500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15584286000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46255500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15538030500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15584286000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.292100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.292733                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.292100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.292733                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69141.255605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74753.462717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74735.457449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69141.255605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74753.462717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74735.457449                       # average overall mshr miss latency
system.l2.replacements                         176117                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       634745                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           634745                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       634745                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       634745                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3354                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3354                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            148175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                148175                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          138170                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              138170                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12013529500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12013529500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.482530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.482530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86947.452414                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86947.452414                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       138170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         138170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10631839500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10631839500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.482530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.482530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76947.524788                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76947.524788                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52945500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52945500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.895582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79141.255605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79141.255605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46255500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46255500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.895582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69141.255605                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69141.255605                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        355559                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            355559                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        69691                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69691                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5603305000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5603305000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.163882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.163882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80402.132270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80402.132270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        69687                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69687                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4906191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4906191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.163873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.163873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70403.245943                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70403.245943                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84406474500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31911.874208                       # Cycle average of tags in use
system.l2.tags.total_refs                     1419735                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    208885                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.796730                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      65.161939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        92.549556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31754.162714                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973873                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1661                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16604                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3055073                       # Number of tag accesses
system.l2.tags.data_accesses                  3055073                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84406474500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13302848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13345664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7340864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7340864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          207857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              208526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       114701                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             114701                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            507260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         157604592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             158111852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       507260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           507260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       86970390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86970390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       86970390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           507260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        157604592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            245082242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    207775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013385147750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6846                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6846                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              542282                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             107952                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      208526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     114701                       # Number of write requests accepted
system.mem_ctrls.readBursts                    208526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   114701                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     82                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7046                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3073890250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1042220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6982215250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14746.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33496.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   140223                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   71751                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                208526                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               114701                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  147011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       111129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.076218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.304441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.092910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        75744     68.16%     68.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14058     12.65%     80.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2413      2.17%     82.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1261      1.13%     84.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9974      8.98%     93.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          746      0.67%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          410      0.37%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          366      0.33%     94.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6157      5.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       111129                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.444639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.068714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.266890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6714     98.07%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          123      1.80%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6846                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.750219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.720230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.016365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4366     63.77%     63.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      0.60%     64.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2239     32.71%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              187      2.73%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.13%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6846                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13340416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7339008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13345664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7340864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    158.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84406442000                       # Total gap between requests
system.mem_ctrls.avgGap                     261136.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13297600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7339008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 507259.665252337989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 157542416.962338596582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86948401.096885055304                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       207857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       114701                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18840500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6963374750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2001544428500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28162.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33500.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17450104.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            394506420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            209666160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           744430680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          295446780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6662697600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22250591820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13674745920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44232085380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.036641                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  35316070750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2818400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46272003750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            399047460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            212068395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           743859480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          303141060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6662697600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22600987920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13379675520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44301477435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        524.858759                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  34547713750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2818400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  47040360750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84406474500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84406474500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662712                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662712                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662712                       # number of overall hits
system.cpu.icache.overall_hits::total         9662712                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55651000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55651000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55651000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55651000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663459                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663459                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663459                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663459                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74499.330656                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74499.330656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74499.330656                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74499.330656                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54904000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54904000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73499.330656                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73499.330656                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73499.330656                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73499.330656                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662712                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662712                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55651000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55651000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74499.330656                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74499.330656                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54904000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54904000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73499.330656                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73499.330656                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84406474500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.148770                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663459                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.357430                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.148770                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.705369                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.705369                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327665                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327665                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84406474500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84406474500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84406474500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51306720                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51306720                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51307225                       # number of overall hits
system.cpu.dcache.overall_hits::total        51307225                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762362                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762362                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770273                       # number of overall misses
system.cpu.dcache.overall_misses::total        770273                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25559353000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25559353000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25559353000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25559353000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52069082                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52069082                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52077498                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52077498                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014641                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014641                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014791                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33526.530703                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33526.530703                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33182.200337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33182.200337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       243007                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3063                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    79.336272                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       634745                       # number of writebacks
system.cpu.dcache.writebacks::total            634745                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58673                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58673                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703689                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703689                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711595                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711595                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23253488000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23253488000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23978259499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23978259499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013664                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013664                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33045.120785                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33045.120785                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33696.498007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33696.498007                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710570                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40701405                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40701405                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417576                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417576                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9682889500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9682889500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41118981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41118981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010155                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010155                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23188.328592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23188.328592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9252851500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9252851500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22170.802743                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22170.802743                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15876463500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15876463500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46047.297454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46047.297454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286345                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286345                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14000636500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14000636500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48894.293597                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48894.293597                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939995                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939995                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    724771499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    724771499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939401                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939401                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 91673.602201                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91673.602201                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84406474500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.341124                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018895                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711594                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.101930                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.341124                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984708                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984708                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104866742                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104866742                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84406474500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84406474500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
