$date
	Thu Feb 29 21:12:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! start_fsm $end
$var wire 1 " rst_n $end
$var wire 2 # cs_fsm [1:0] $end
$var wire 1 $ clk $end
$var reg 1 % bit_sel $end
$var reg 2 & part_sel [1:0] $end
$var reg 4 ' total [3:0] $end
$scope module inst_clkgen $end
$var parameter 32 ( HALF_PERIOD $end
$var reg 1 $ clk $end
$upscope $end
$scope module inst_design_fsm $end
$var wire 1 $ clk $end
$var wire 2 ) cs_fsm [1:0] $end
$var wire 1 ! start_fsm $end
$var wire 1 " rst_n $end
$var parameter 32 * FIRST $end
$var parameter 32 + IDLE $end
$var parameter 32 , LAST $end
$var parameter 32 - SECOND $end
$var reg 2 . cs [1:0] $end
$var reg 2 / ns [1:0] $end
$upscope $end
$scope module inst_test_program $end
$var wire 1 $ clk $end
$var wire 2 0 cs_fsm [1:0] $end
$var reg 1 " rst_n $end
$var reg 1 ! start_fsm $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 -
b11 ,
b0 +
b1 *
b101 (
$end
#0
$dumpvars
bx 0
b0 /
bx .
bx )
b11 '
bx &
1%
0$
bx #
0"
0!
$end
#5
b0 #
b0 )
b0 0
b0 .
1$
#10
0$
#15
1$
#20
0$
#25
1$
#30
0$
#35
1$
#40
0$
#45
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
1"
#105
1$
#110
0$
#115
1$
#120
0$
#125
1$
#130
0$
#135
1$
#140
0$
#145
1$
#150
0$
#155
1$
#160
0$
#165
1$
#170
0$
#175
1$
#180
0$
#185
1$
#190
0$
#195
1$
#200
b1 /
0$
1!
#205
b10 /
b1 #
b1 )
b1 0
b1 .
1$
#210
0$
#215
b11 /
b10 #
b10 )
b10 0
b10 .
1$
#220
0$
#225
b0 /
0!
b11 #
b11 )
b11 0
b11 .
1$
#230
0$
#235
b0 #
b0 )
b0 0
b0 .
1$
#240
0$
#245
1$
#250
0$
#255
1$
#260
0$
#265
1$
#270
0$
#275
1$
#280
0$
#285
1$
#290
0$
#295
1$
#300
0$
#305
1$
#310
0$
#315
1$
#320
0$
#325
1$
