$date
	Fri Dec 20 07:01:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pattern_detect_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # x $end
$var parameter 2 $ S0 $end
$var parameter 2 % S1 $end
$var parameter 2 & S2 $end
$var parameter 2 ' S3 $end
$var reg 2 ( state [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 '
b10 &
b1 %
b0 $
$end
#0
$dumpvars
bx (
0#
0"
x!
$end
#5
0!
b0 (
1"
#10
0"
#15
b1 (
1"
#20
0"
1#
#25
b10 (
1"
#30
0"
#35
b11 (
1"
#40
0"
0#
#45
b1 (
1!
1"
#50
0"
1#
#55
b10 (
0!
1"
#60
0"
0#
#65
b1 (
1"
#70
0"
#75
1"
#80
0"
1#
#85
b10 (
1"
#90
0"
#95
b11 (
1"
#100
0"
0#
#105
b1 (
1!
1"
#110
0"
