vendor_name = ModelSim
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProcessUnit.v
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/InstructionParser.v
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/InstructionMemory.v
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Registers.v
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/DataMemory.v
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Mips32.v
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ALU32.v
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ProgramCounter.v
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/MuxInput.v
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/ControlUnit.v
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/RtAndRdMux.v
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/SignalExtend.v
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Alu32Mux.v
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/PCMux.v
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/DataMemMux.v
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Waveform1.vwf
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Waveform2.vwf
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/Waveform3.vwf
source_file = 1, /home/dev-parisi/Documentos/UNIFESP/LAB AOC/32bit-mips-verilog/PC2/db/ProcessUnit.cbx.xml
design_name = RtAndRdMux
instance = comp, \InstrOut[0]~output , InstrOut[0]~output, RtAndRdMux, 1
instance = comp, \InstrOut[1]~output , InstrOut[1]~output, RtAndRdMux, 1
instance = comp, \InstrOut[2]~output , InstrOut[2]~output, RtAndRdMux, 1
instance = comp, \InstrOut[3]~output , InstrOut[3]~output, RtAndRdMux, 1
instance = comp, \InstrOut[4]~output , InstrOut[4]~output, RtAndRdMux, 1
instance = comp, \Rt[0]~input , Rt[0]~input, RtAndRdMux, 1
instance = comp, \Rd[0]~input , Rd[0]~input, RtAndRdMux, 1
instance = comp, \RegDst~input , RegDst~input, RtAndRdMux, 1
instance = comp, \InstrOut~0 , InstrOut~0, RtAndRdMux, 1
instance = comp, \Rt[1]~input , Rt[1]~input, RtAndRdMux, 1
instance = comp, \Rd[1]~input , Rd[1]~input, RtAndRdMux, 1
instance = comp, \InstrOut~1 , InstrOut~1, RtAndRdMux, 1
instance = comp, \Rt[2]~input , Rt[2]~input, RtAndRdMux, 1
instance = comp, \Rd[2]~input , Rd[2]~input, RtAndRdMux, 1
instance = comp, \InstrOut~2 , InstrOut~2, RtAndRdMux, 1
instance = comp, \Rt[3]~input , Rt[3]~input, RtAndRdMux, 1
instance = comp, \Rd[3]~input , Rd[3]~input, RtAndRdMux, 1
instance = comp, \InstrOut~3 , InstrOut~3, RtAndRdMux, 1
instance = comp, \Rt[4]~input , Rt[4]~input, RtAndRdMux, 1
instance = comp, \Rd[4]~input , Rd[4]~input, RtAndRdMux, 1
instance = comp, \InstrOut~4 , InstrOut~4, RtAndRdMux, 1
