/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_DCOWE0_EDMA0_QM_AWC_AUX_WEGS_H_
#define ASIC_WEG_DCOWE0_EDMA0_QM_AWC_AUX_WEGS_H_

/*
 *****************************************
 *   DCOWE0_EDMA0_QM_AWC_AUX
 *   (Pwototype: QMAN_AWC_AUX)
 *****************************************
 */

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WUN_HAWT_WEQ 0x41C8100

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WUN_HAWT_ACK 0x41C8104

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WST_VEC_ADDW 0x41C8108

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DBG_MODE 0x41C810C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CWUSTEW_NUM 0x41C8110

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_NUM 0x41C8114

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WAKE_UP_EVENT 0x41C8118

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_SYS_ADDW_BASE 0x41C811C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CTI_AP_STS 0x41C8120

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CTI_CFG_MUX_SEW 0x41C8124

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WST 0x41C8128

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WST_WEQ 0x41C812C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SWAM_WSB_ADDW 0x41C8130

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SWAM_MSB_ADDW 0x41C8134

#define mmDCOWE0_EDMA0_QM_AWC_AUX_PCIE_WSB_ADDW 0x41C8138

#define mmDCOWE0_EDMA0_QM_AWC_AUX_PCIE_MSB_ADDW 0x41C813C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CFG_WSB_ADDW 0x41C8140

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CFG_MSB_ADDW 0x41C8144

#define mmDCOWE0_EDMA0_QM_AWC_AUX_HBM0_WSB_ADDW 0x41C8150

#define mmDCOWE0_EDMA0_QM_AWC_AUX_HBM0_MSB_ADDW 0x41C8154

#define mmDCOWE0_EDMA0_QM_AWC_AUX_HBM1_WSB_ADDW 0x41C8158

#define mmDCOWE0_EDMA0_QM_AWC_AUX_HBM1_MSB_ADDW 0x41C815C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_HBM2_WSB_ADDW 0x41C8160

#define mmDCOWE0_EDMA0_QM_AWC_AUX_HBM2_MSB_ADDW 0x41C8164

#define mmDCOWE0_EDMA0_QM_AWC_AUX_HBM3_WSB_ADDW 0x41C8168

#define mmDCOWE0_EDMA0_QM_AWC_AUX_HBM3_MSB_ADDW 0x41C816C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_HBM0_OFFSET 0x41C8170

#define mmDCOWE0_EDMA0_QM_AWC_AUX_HBM1_OFFSET 0x41C8174

#define mmDCOWE0_EDMA0_QM_AWC_AUX_HBM2_OFFSET 0x41C8178

#define mmDCOWE0_EDMA0_QM_AWC_AUX_HBM3_OFFSET 0x41C817C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_GENEWAW_PUWPOSE_WSB_ADDW_0 0x41C8180

#define mmDCOWE0_EDMA0_QM_AWC_AUX_GENEWAW_PUWPOSE_WSB_ADDW_1 0x41C8184

#define mmDCOWE0_EDMA0_QM_AWC_AUX_GENEWAW_PUWPOSE_WSB_ADDW_2 0x41C8188

#define mmDCOWE0_EDMA0_QM_AWC_AUX_GENEWAW_PUWPOSE_WSB_ADDW_3 0x41C818C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_GENEWAW_PUWPOSE_WSB_ADDW_4 0x41C8190

#define mmDCOWE0_EDMA0_QM_AWC_AUX_GENEWAW_PUWPOSE_WSB_ADDW_5 0x41C8194

#define mmDCOWE0_EDMA0_QM_AWC_AUX_GENEWAW_PUWPOSE_WSB_ADDW_6 0x41C8198

#define mmDCOWE0_EDMA0_QM_AWC_AUX_GENEWAW_PUWPOSE_MSB_ADDW_0 0x41C819C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_GENEWAW_PUWPOSE_MSB_ADDW_1 0x41C81A0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_GENEWAW_PUWPOSE_MSB_ADDW_2 0x41C81A4

#define mmDCOWE0_EDMA0_QM_AWC_AUX_GENEWAW_PUWPOSE_MSB_ADDW_3 0x41C81A8

#define mmDCOWE0_EDMA0_QM_AWC_AUX_GENEWAW_PUWPOSE_MSB_ADDW_4 0x41C81AC

#define mmDCOWE0_EDMA0_QM_AWC_AUX_GENEWAW_PUWPOSE_MSB_ADDW_5 0x41C81B0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_GENEWAW_PUWPOSE_MSB_ADDW_6 0x41C81B4

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_CBU_AWCACHE_OVW 0x41C81B8

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WBU_AWCACHE_OVW 0x41C81BC

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CONTEXT_ID_0 0x41C81C0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CONTEXT_ID_1 0x41C81C4

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CONTEXT_ID_2 0x41C81C8

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CONTEXT_ID_3 0x41C81CC

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CONTEXT_ID_4 0x41C81D0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CONTEXT_ID_5 0x41C81D4

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CONTEXT_ID_6 0x41C81D8

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CONTEXT_ID_7 0x41C81DC

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CID_OFFSET_0 0x41C81E0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CID_OFFSET_1 0x41C81E4

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CID_OFFSET_2 0x41C81E8

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CID_OFFSET_3 0x41C81EC

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CID_OFFSET_4 0x41C81F0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CID_OFFSET_5 0x41C81F4

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CID_OFFSET_6 0x41C81F8

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CID_OFFSET_7 0x41C81FC

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SW_INTW_0 0x41C8200

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SW_INTW_1 0x41C8204

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SW_INTW_2 0x41C8208

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SW_INTW_3 0x41C820C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SW_INTW_4 0x41C8210

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SW_INTW_5 0x41C8214

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SW_INTW_6 0x41C8218

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SW_INTW_7 0x41C821C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SW_INTW_8 0x41C8220

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SW_INTW_9 0x41C8224

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SW_INTW_10 0x41C8228

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SW_INTW_11 0x41C822C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SW_INTW_12 0x41C8230

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SW_INTW_13 0x41C8234

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SW_INTW_14 0x41C8238

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SW_INTW_15 0x41C823C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_IWQ_INTW_MASK_0 0x41C8280

#define mmDCOWE0_EDMA0_QM_AWC_AUX_IWQ_INTW_MASK_1 0x41C8284

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_SEI_INTW_STS 0x41C8290

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_SEI_INTW_CWW 0x41C8294

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_SEI_INTW_MASK 0x41C8298

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_EXCPTN_CAUSE 0x41C829C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SEI_INTW_HAWT_EN 0x41C82A0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_SEI_INTW_HAWT_MASK 0x41C82A4

#define mmDCOWE0_EDMA0_QM_AWC_AUX_QMAN_SEI_INTW_HAWT_MASK 0x41C82A8

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEI_INTW_STS 0x41C82B0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEI_INTW_CWW 0x41C82B4

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEI_INTW_MASK 0x41C82B8

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_ECC_EWW_ADDW 0x41C82BC

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_ECC_SYNDWOME 0x41C82C0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_I_CACHE_ECC_EWW_ADDW 0x41C82C4

#define mmDCOWE0_EDMA0_QM_AWC_AUX_I_CACHE_ECC_SYNDWOME 0x41C82C8

#define mmDCOWE0_EDMA0_QM_AWC_AUX_D_CACHE_ECC_EWW_ADDW 0x41C82CC

#define mmDCOWE0_EDMA0_QM_AWC_AUX_D_CACHE_ECC_SYNDWOME 0x41C82D0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBW_TWMINATE_AWADDW_EWW 0x41C82E0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBW_TWMINATE_AWADDW_EWW 0x41C82E4

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CFG_WBW_TEWMINATE_BWESP 0x41C82E8

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CFG_WBW_TEWMINATE_WWESP 0x41C82EC

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CFG_WBW_TEWMINATE_AXWEN 0x41C82F0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CFG_WBW_TEWMINATE_AXSIZE 0x41C82F4

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SCWATCHPAD_0 0x41C8300

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SCWATCHPAD_1 0x41C8304

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SCWATCHPAD_2 0x41C8308

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SCWATCHPAD_3 0x41C830C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SCWATCHPAD_4 0x41C8310

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SCWATCHPAD_5 0x41C8314

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SCWATCHPAD_6 0x41C8318

#define mmDCOWE0_EDMA0_QM_AWC_AUX_SCWATCHPAD_7 0x41C831C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_TOTAW_CBU_WW_CNT 0x41C8320

#define mmDCOWE0_EDMA0_QM_AWC_AUX_INFWIGHT_CBU_WW_CNT 0x41C8324

#define mmDCOWE0_EDMA0_QM_AWC_AUX_TOTAW_CBU_WD_CNT 0x41C8328

#define mmDCOWE0_EDMA0_QM_AWC_AUX_INFWIGHT_CBU_WD_CNT 0x41C832C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_TOTAW_WBU_WW_CNT 0x41C8330

#define mmDCOWE0_EDMA0_QM_AWC_AUX_INFWIGHT_WBU_WW_CNT 0x41C8334

#define mmDCOWE0_EDMA0_QM_AWC_AUX_TOTAW_WBU_WD_CNT 0x41C8338

#define mmDCOWE0_EDMA0_QM_AWC_AUX_INFWIGHT_WBU_WD_CNT 0x41C833C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_AWUSEW_OVW 0x41C8350

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_AWUSEW_OVW_EN 0x41C8354

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_AWUSEW_OVW 0x41C8358

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_AWUSEW_OVW_EN 0x41C835C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_AWUSEW_MSB_OVW 0x41C8360

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_AWUSEW_MSB_OVW_EN 0x41C8364

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_AWUSEW_MSB_OVW 0x41C8368

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_AWUSEW_MSB_OVW_EN 0x41C836C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_AXCACHE_OVW 0x41C8370

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_WOCK_OVW 0x41C8374

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_PWOT_OVW 0x41C8378

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_MAX_OUTSTANDING 0x41C837C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_EAWWY_BWESP_EN 0x41C8380

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWCE_WSP_OK 0x41C8384

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_NO_WW_INFWIGHT 0x41C838C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_SEI_INTW_ID 0x41C8390

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBU_AWUSEW_OVW 0x41C8400

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBU_AWUSEW_OVW_EN 0x41C8404

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBU_AWUSEW_OVW 0x41C8408

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBU_AWUSEW_OVW_EN 0x41C840C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBU_AXCACHE_OVW 0x41C8420

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBU_WOCK_OVW 0x41C8424

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBU_PWOT_OVW 0x41C8428

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBU_MAX_OUTSTANDING 0x41C842C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBU_EAWWY_BWESP_EN 0x41C8430

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBU_FOWCE_WSP_OK 0x41C8434

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBU_NO_WW_INFWIGHT 0x41C843C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBU_SEI_INTW_ID 0x41C8440

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_BASE_ADDW_0 0x41C8500

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_BASE_ADDW_1 0x41C8504

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_BASE_ADDW_2 0x41C8508

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_BASE_ADDW_3 0x41C850C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_BASE_ADDW_4 0x41C8510

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_BASE_ADDW_5 0x41C8514

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_BASE_ADDW_6 0x41C8518

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_BASE_ADDW_7 0x41C851C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_SIZE_0 0x41C8520

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_SIZE_1 0x41C8524

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_SIZE_2 0x41C8528

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_SIZE_3 0x41C852C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_SIZE_4 0x41C8530

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_SIZE_5 0x41C8534

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_SIZE_6 0x41C8538

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_SIZE_7 0x41C853C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_PI_0 0x41C8540

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_PI_1 0x41C8544

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_PI_2 0x41C8548

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_PI_3 0x41C854C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_PI_4 0x41C8550

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_PI_5 0x41C8554

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_PI_6 0x41C8558

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_PI_7 0x41C855C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_CI_0 0x41C8560

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_CI_1 0x41C8564

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_CI_2 0x41C8568

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_CI_3 0x41C856C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_CI_4 0x41C8570

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_CI_5 0x41C8574

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_CI_6 0x41C8578

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_CI_7 0x41C857C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_PUSH_WEG_0 0x41C8580

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_PUSH_WEG_1 0x41C8584

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_PUSH_WEG_2 0x41C8588

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_PUSH_WEG_3 0x41C858C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_PUSH_WEG_4 0x41C8590

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_PUSH_WEG_5 0x41C8594

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_PUSH_WEG_6 0x41C8598

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_PUSH_WEG_7 0x41C859C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_0 0x41C85A0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_1 0x41C85A4

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_2 0x41C85A8

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_3 0x41C85AC

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_4 0x41C85B0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_5 0x41C85B4

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_6 0x41C85B8

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_MAX_OCCUPANCY_7 0x41C85BC

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_VAWID_ENTWIES_0 0x41C85C0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_VAWID_ENTWIES_1 0x41C85C4

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_VAWID_ENTWIES_2 0x41C85C8

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_VAWID_ENTWIES_3 0x41C85CC

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_VAWID_ENTWIES_4 0x41C85D0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_VAWID_ENTWIES_5 0x41C85D4

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_VAWID_ENTWIES_6 0x41C85D8

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_VAWID_ENTWIES_7 0x41C85DC

#define mmDCOWE0_EDMA0_QM_AWC_AUX_GENEWAW_Q_VWD_ENTWY_MASK 0x41C85E0

#define mmDCOWE0_EDMA0_QM_AWC_AUX_NIC_Q_VWD_ENTWY_MASK 0x41C85E4

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_DWOP_EN 0x41C8620

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_WAWN_MSG 0x41C8624

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_QUEUE_AWEWT_MSG 0x41C8628

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_GEN_AXI_AWPWOT 0x41C8630

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_GEN_AXI_AWUSEW 0x41C8634

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_GEN_AXI_AWBUWST 0x41C8638

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_GEN_AXI_AWWOCK 0x41C863C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_GEN_AXI_AWCACHE 0x41C8640

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_WWW_AWB_WEIGHT 0x41C8644

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_Q_PUSH_FIFO_FUWW_CFG 0x41C8648

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_Q_PUSH_FIFO_CNT 0x41C864C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_QMAN_CQ_IFIFO_SHADOW_CI 0x41C8650

#define mmDCOWE0_EDMA0_QM_AWC_AUX_QMAN_AWC_CQ_IFIFO_SHADOW_CI 0x41C8654

#define mmDCOWE0_EDMA0_QM_AWC_AUX_QMAN_CQ_SHADOW_CI 0x41C8658

#define mmDCOWE0_EDMA0_QM_AWC_AUX_QMAN_AWC_CQ_SHADOW_CI 0x41C865C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AUX2APB_PWOT 0x41C8700

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBW_FOWK_WIN_EN 0x41C8704

#define mmDCOWE0_EDMA0_QM_AWC_AUX_QMAN_WBW_FOWK_BASE_ADDW0 0x41C8708

#define mmDCOWE0_EDMA0_QM_AWC_AUX_QMAN_WBW_FOWK_ADDW_MASK0 0x41C870C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_QMAN_WBW_FOWK_BASE_ADDW1 0x41C8710

#define mmDCOWE0_EDMA0_QM_AWC_AUX_QMAN_WBW_FOWK_ADDW_MASK1 0x41C8714

#define mmDCOWE0_EDMA0_QM_AWC_AUX_FAWM_WBW_FOWK_BASE_ADDW0 0x41C8718

#define mmDCOWE0_EDMA0_QM_AWC_AUX_FAWM_WBW_FOWK_ADDW_MASK0 0x41C871C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_FAWM_WBW_FOWK_BASE_ADDW1 0x41C8720

#define mmDCOWE0_EDMA0_QM_AWC_AUX_FAWM_WBW_FOWK_ADDW_MASK1 0x41C8724

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBW_APB_FOWK_MAX_ADDW0 0x41C8728

#define mmDCOWE0_EDMA0_QM_AWC_AUX_WBW_APB_FOWK_MAX_ADDW1 0x41C872C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_ACC_ENGS_WBW_FOWK_MASK 0x41C8730

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_DUP_ENG_WBW_FOWK_ADDW 0x41C8734

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_ACP_ENG_WBW_FOWK_ADDW 0x41C8738

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_ACC_ENGS_VIWTUAW_ADDW 0x41C873C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_WIN_EN 0x41C8740

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_BASE_ADDW0_WSB 0x41C8750

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_BASE_ADDW0_MSB 0x41C8754

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_ADDW_MASK0_WSB 0x41C8758

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_ADDW_MASK0_MSB 0x41C875C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_BASE_ADDW1_WSB 0x41C8760

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_BASE_ADDW1_MSB 0x41C8764

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_ADDW_MASK1_WSB 0x41C8768

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_ADDW_MASK1_MSB 0x41C876C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_BASE_ADDW2_WSB 0x41C8770

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_BASE_ADDW2_MSB 0x41C8774

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_ADDW_MASK2_WSB 0x41C8778

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_ADDW_MASK2_MSB 0x41C877C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_BASE_ADDW3_WSB 0x41C8780

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_BASE_ADDW3_MSB 0x41C8784

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_ADDW_MASK3_WSB 0x41C8788

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_FOWK_ADDW_MASK3_MSB 0x41C878C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_TWMINATE_AWADDW_WSB 0x41C8790

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CBU_TWMINATE_AWADDW_MSB 0x41C8794

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CFG_CBU_TEWMINATE_BWESP 0x41C8798

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CFG_CBU_TEWMINATE_WWESP 0x41C879C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEGION_CFG_0 0x41C8800

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEGION_CFG_1 0x41C8804

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEGION_CFG_2 0x41C8808

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEGION_CFG_3 0x41C880C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEGION_CFG_4 0x41C8810

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEGION_CFG_5 0x41C8814

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEGION_CFG_6 0x41C8818

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEGION_CFG_7 0x41C881C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEGION_CFG_8 0x41C8820

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEGION_CFG_9 0x41C8824

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEGION_CFG_10 0x41C8828

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEGION_CFG_11 0x41C882C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEGION_CFG_12 0x41C8830

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEGION_CFG_13 0x41C8834

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEGION_CFG_14 0x41C8838

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_WEGION_CFG_15 0x41C883C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_TWMINATE_AWADDW_EWW 0x41C8840

#define mmDCOWE0_EDMA0_QM_AWC_AUX_DCCM_TWMINATE_AWADDW_EWW 0x41C8844

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CFG_DCCM_TEWMINATE_BWESP 0x41C8848

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CFG_DCCM_TEWMINATE_WWESP 0x41C884C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CFG_DCCM_TEWMINATE_EN 0x41C8850

#define mmDCOWE0_EDMA0_QM_AWC_AUX_CFG_DCCM_SECUWE_WEGION 0x41C8854

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_AXI_OWDEWING_WW_IF_CNT 0x41C8900

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_AXI_OWDEWING_CTW 0x41C8904

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_AXI_OWDEWING_ADDW_MSK 0x41C8908

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_AXI_OWDEWING_ADDW 0x41C890C

#define mmDCOWE0_EDMA0_QM_AWC_AUX_AWC_ACC_ENGS_BUSEW 0x41C8910

#define mmDCOWE0_EDMA0_QM_AWC_AUX_MME_AWC_UPPEW_DCCM_EN 0x41C8920

#endif /* ASIC_WEG_DCOWE0_EDMA0_QM_AWC_AUX_WEGS_H_ */
