`default_nettype none

`define OP_ALU 5'b0xxxx;
`define OP_ADD 5'b00000;
`define OP_SUB 5'b00001;
`define OP_MUL 5'b00010;
`define OP_DIV 5'b00011;
`define OP_AND 5'b00100;
`define OP_NAND 5'b00101;
`define OP_OR 5'b00110;
`define OP_NOR 5'b00111;
`define OP_XOR 5'b01000;
`define OP_XNOR 5'b01001;
`define OP_SHL 5'b01010;
`define OP_SHR 5'b01011;
`define OP_ROL 5'b01100;
`define OP_ROR 5'b01101;
`define OP_ASR 5'b01110;
`define OP_CMP 5'b01111;

`define REG_R0 5'd0;
`define REG_R1 5'd1;
`define REG_R2 5'd2;
`define REG_R3 5'd3;
`define REG_R4 5'd4;
`define REG_R5 5'd5;
`define REG_R6 5'd6;
`define REG_R7 5'd7;
`define REG_R8 5'd8;
`define REG_R9 5'd9;
`define REG_R10 5'd10;
`define REG_R11 5'd11;
`define REG_R12 5'd12;
`define REG_R13 5'd13;
`define REG_R14 5'd14;
`define REG_R15 5'd15;
`define REG_R16 5'd16;
`define REG_R17 5'd17;
`define REG_R18 5'd18;
`define REG_R19 5'd19;
`define REG_R20 5'd20;
`define REG_R21 5'd21;
`define REG_R22 5'd22;
`define REG_R23 5'd23;
`define REG_R24 5'd24;
`define REG_R25 5'd25;
`define REG_R26 5'd26;
`define REG_R27 5'd27;
`define REG_SP 5'd28;
`define REG_BP 5'd29;
`define REG_PC 5'd30;
`define REG_CPSR 5'd31;
