Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Jun 26 21:01:06 2022
| Host         : LAPTOP-RHBK633D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_timing_summary_routed.rpt -rpx system_timing_summary_routed.rpx
| Design       : system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 246 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpu/uPC/gen[10].D0/Q1_reg/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpu/uPC/gen[11].D0/Q1_reg/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpu/uPC/gen[12].D0/Q1_reg/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpu/uPC/gen[2].D0/Q1_reg/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpu/uPC/gen[3].D0/Q1_reg/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpu/uPC/gen[4].D0/Q1_reg/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpu/uPC/gen[5].D0/Q1_reg/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpu/uPC/gen[6].D0/Q1_reg/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpu/uPC/gen[7].D0/Q1_reg/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpu/uPC/gen[8].D0/Q1_reg/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpu/uPC/gen[9].D0/Q1_reg/C (HIGH)

 There are 9216 register/latch pins with no clock driven by root clock pin: cwd/clk_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg/cnt_reg[14]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19957 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     86.873        0.000                      0                  179        0.261        0.000                      0                  179       49.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            86.873        0.000                      0                  124        0.261        0.000                      0                  124       49.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pin            clk_pin                 95.075        0.000                      0                   55        2.109        0.000                      0                   55  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       86.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.873ns  (required time - arrival time)
  Source:                 seg/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 4.011ns (51.553%)  route 3.770ns (48.447%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.708     5.310    seg/clk_in_IBUF_BUFG
    SLICE_X7Y104         FDPE                                         r  seg/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  seg/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           3.770     9.536    o_seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.092 r  o_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.092    o_seg[1]
    R10                                                               r  o_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -13.092    
  -------------------------------------------------------------------
                         slack                                 86.873    

Slack (MET) :             87.043ns  (required time - arrival time)
  Source:                 seg/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 4.095ns (53.803%)  route 3.516ns (46.197%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.708     5.310    seg/clk_in_IBUF_BUFG
    SLICE_X6Y104         FDPE                                         r  seg/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDPE (Prop_fdpe_C_Q)         0.518     5.828 r  seg/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           3.516     9.344    o_seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.922 r  o_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.922    o_seg[0]
    T10                                                               r  o_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.922    
  -------------------------------------------------------------------
                         slack                                 87.043    

Slack (MET) :             87.350ns  (required time - arrival time)
  Source:                 seg/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 4.017ns (54.991%)  route 3.288ns (45.009%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.708     5.310    seg/clk_in_IBUF_BUFG
    SLICE_X7Y105         FDPE                                         r  seg/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  seg/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           3.288     9.054    o_seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.615 r  o_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.615    o_seg[5]
    T11                                                               r  o_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.615    
  -------------------------------------------------------------------
                         slack                                 87.350    

Slack (MET) :             87.940ns  (required time - arrival time)
  Source:                 seg/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 3.990ns (59.415%)  route 2.725ns (40.585%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.708     5.310    seg/clk_in_IBUF_BUFG
    SLICE_X7Y106         FDPE                                         r  seg/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  seg/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           2.725     8.492    o_seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.025 r  o_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.025    o_seg[4]
    P15                                                               r  o_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                 87.940    

Slack (MET) :             88.536ns  (required time - arrival time)
  Source:                 seg/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 4.068ns (66.493%)  route 2.050ns (33.507%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.708     5.310    seg/clk_in_IBUF_BUFG
    SLICE_X6Y106         FDPE                                         r  seg/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDPE (Prop_fdpe_C_Q)         0.518     5.828 r  seg/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           2.050     7.878    o_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.429 r  o_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.429    o_seg[3]
    K13                                                               r  o_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                 88.536    

Slack (MET) :             88.549ns  (required time - arrival time)
  Source:                 seg/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[6]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 3.993ns (65.406%)  route 2.112ns (34.594%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.708     5.310    seg/clk_in_IBUF_BUFG
    SLICE_X5Y105         FDPE                                         r  seg/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  seg/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           2.112     7.878    o_seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.416 r  o_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.416    o_seg[6]
    L18                                                               r  o_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.416    
  -------------------------------------------------------------------
                         slack                                 88.549    

Slack (MET) :             88.842ns  (required time - arrival time)
  Source:                 seg/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_seg[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 3.949ns (67.945%)  route 1.863ns (32.055%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.708     5.310    seg/clk_in_IBUF_BUFG
    SLICE_X5Y105         FDPE                                         r  seg/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.766 r  seg/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           1.863     7.629    o_seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.122 r  o_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.122    o_seg[2]
    K16                                                               r  o_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                 88.842    

Slack (MET) :             93.499ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cwd/i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        10.168ns  (logic 1.601ns (15.741%)  route 8.568ns (84.259%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=830, routed)         7.235     9.712    cwd/reset_IBUF
    SLICE_X54Y115        LUT3 (Prop_lut3_I2_O)        0.124     9.836 r  cwd/i[31]_i_2/O
                         net (fo=31, routed)          1.333    11.168    cwd/i_0
    SLICE_X55Y109        FDRE                                         r  cwd/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.486   104.908    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y109        FDRE                                         r  cwd/i_reg[1]/C
                         clock pessimism              0.000   104.908    
                         clock uncertainty           -0.035   104.873    
    SLICE_X55Y109        FDRE (Setup_fdre_C_CE)      -0.205   104.668    cwd/i_reg[1]
  -------------------------------------------------------------------
                         required time                        104.668    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                 93.499    

Slack (MET) :             93.499ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cwd/i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        10.168ns  (logic 1.601ns (15.741%)  route 8.568ns (84.259%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=830, routed)         7.235     9.712    cwd/reset_IBUF
    SLICE_X54Y115        LUT3 (Prop_lut3_I2_O)        0.124     9.836 r  cwd/i[31]_i_2/O
                         net (fo=31, routed)          1.333    11.168    cwd/i_0
    SLICE_X55Y109        FDRE                                         r  cwd/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.486   104.908    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y109        FDRE                                         r  cwd/i_reg[2]/C
                         clock pessimism              0.000   104.908    
                         clock uncertainty           -0.035   104.873    
    SLICE_X55Y109        FDRE (Setup_fdre_C_CE)      -0.205   104.668    cwd/i_reg[2]
  -------------------------------------------------------------------
                         required time                        104.668    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                 93.499    

Slack (MET) :             93.499ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cwd/i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        10.168ns  (logic 1.601ns (15.741%)  route 8.568ns (84.259%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=830, routed)         7.235     9.712    cwd/reset_IBUF
    SLICE_X54Y115        LUT3 (Prop_lut3_I2_O)        0.124     9.836 r  cwd/i[31]_i_2/O
                         net (fo=31, routed)          1.333    11.168    cwd/i_0
    SLICE_X55Y109        FDRE                                         r  cwd/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.486   104.908    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y109        FDRE                                         r  cwd/i_reg[3]/C
                         clock pessimism              0.000   104.908    
                         clock uncertainty           -0.035   104.873    
    SLICE_X55Y109        FDRE (Setup_fdre_C_CE)      -0.205   104.668    cwd/i_reg[3]
  -------------------------------------------------------------------
                         required time                        104.668    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                 93.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cwd/i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cwd/i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.554     1.473    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y115        FDRE                                         r  cwd/i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y115        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cwd/i_reg[28]/Q
                         net (fo=2, routed)           0.117     1.732    cwd/i[28]
    SLICE_X55Y115        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  cwd/i0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.840    cwd/data0[28]
    SLICE_X55Y115        FDRE                                         r  cwd/i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.822     1.987    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y115        FDRE                                         r  cwd/i_reg[28]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X55Y115        FDRE (Hold_fdre_C_D)         0.105     1.578    cwd/i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cwd/i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cwd/i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.554     1.473    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y113        FDRE                                         r  cwd/i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cwd/i_reg[20]/Q
                         net (fo=2, routed)           0.118     1.732    cwd/i[20]
    SLICE_X55Y113        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  cwd/i0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.840    cwd/data0[20]
    SLICE_X55Y113        FDRE                                         r  cwd/i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.822     1.988    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y113        FDRE                                         r  cwd/i_reg[20]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X55Y113        FDRE (Hold_fdre_C_D)         0.105     1.578    cwd/i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cwd/i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cwd/i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.554     1.473    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y114        FDRE                                         r  cwd/i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  cwd/i_reg[24]/Q
                         net (fo=2, routed)           0.118     1.732    cwd/i[24]
    SLICE_X55Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  cwd/i0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.840    cwd/data0[24]
    SLICE_X55Y114        FDRE                                         r  cwd/i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.822     1.988    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y114        FDRE                                         r  cwd/i_reg[24]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X55Y114        FDRE (Hold_fdre_C_D)         0.105     1.578    cwd/i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cwd/i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cwd/i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.475    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y111        FDRE                                         r  cwd/i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  cwd/i_reg[12]/Q
                         net (fo=2, routed)           0.119     1.736    cwd/i[12]
    SLICE_X55Y111        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  cwd/i0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.844    cwd/data0[12]
    SLICE_X55Y111        FDRE                                         r  cwd/i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.826     1.991    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y111        FDRE                                         r  cwd/i_reg[12]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X55Y111        FDRE (Hold_fdre_C_D)         0.105     1.580    cwd/i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cwd/i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cwd/i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.475    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y110        FDRE                                         r  cwd/i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  cwd/i_reg[8]/Q
                         net (fo=2, routed)           0.119     1.736    cwd/i[8]
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  cwd/i0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.844    cwd/data0[8]
    SLICE_X55Y110        FDRE                                         r  cwd/i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.826     1.991    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y110        FDRE                                         r  cwd/i_reg[8]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X55Y110        FDRE (Hold_fdre_C_D)         0.105     1.580    cwd/i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cwd/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cwd/i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.555     1.474    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y112        FDRE                                         r  cwd/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cwd/i_reg[16]/Q
                         net (fo=2, routed)           0.119     1.735    cwd/i[16]
    SLICE_X55Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  cwd/i0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.843    cwd/data0[16]
    SLICE_X55Y112        FDRE                                         r  cwd/i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.989    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y112        FDRE                                         r  cwd/i_reg[16]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X55Y112        FDRE (Hold_fdre_C_D)         0.105     1.579    cwd/i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cwd/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cwd/i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.476    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y109        FDRE                                         r  cwd/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cwd/i_reg[4]/Q
                         net (fo=2, routed)           0.119     1.737    cwd/i[4]
    SLICE_X55Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  cwd/i0_carry/O[3]
                         net (fo=1, routed)           0.000     1.845    cwd/data0[4]
    SLICE_X55Y109        FDRE                                         r  cwd/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.826     1.992    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y109        FDRE                                         r  cwd/i_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X55Y109        FDRE (Hold_fdre_C_D)         0.105     1.581    cwd/i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cwd/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cwd/clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.475    cwd/clk_in_IBUF_BUFG
    SLICE_X53Y111        FDCE                                         r  cwd/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  cwd/clk_reg/Q
                         net (fo=2, routed)           0.168     1.785    cwd/pclk
    SLICE_X53Y111        LUT3 (Prop_lut3_I2_O)        0.045     1.830 r  cwd/clk_i_1/O
                         net (fo=1, routed)           0.000     1.830    cwd/clk_i_1_n_1
    SLICE_X53Y111        FDCE                                         r  cwd/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.826     1.991    cwd/clk_in_IBUF_BUFG
    SLICE_X53Y111        FDCE                                         r  cwd/clk_reg/C
                         clock pessimism             -0.515     1.475    
    SLICE_X53Y111        FDCE (Hold_fdce_C_D)         0.091     1.566    cwd/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cwd/i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cwd/i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.555     1.474    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y112        FDRE                                         r  cwd/i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  cwd/i_reg[13]/Q
                         net (fo=2, routed)           0.117     1.733    cwd/i[13]
    SLICE_X55Y112        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  cwd/i0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.848    cwd/data0[13]
    SLICE_X55Y112        FDRE                                         r  cwd/i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.823     1.989    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y112        FDRE                                         r  cwd/i_reg[13]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X55Y112        FDRE (Hold_fdre_C_D)         0.105     1.579    cwd/i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cwd/i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cwd/i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.553     1.472    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y116        FDRE                                         r  cwd/i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cwd/i_reg[29]/Q
                         net (fo=2, routed)           0.117     1.731    cwd/i[29]
    SLICE_X55Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  cwd/i0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.846    cwd/data0[29]
    SLICE_X55Y116        FDRE                                         r  cwd/i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.821     1.986    cwd/clk_in_IBUF_BUFG
    SLICE_X55Y116        FDRE                                         r  cwd/i_reg[29]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X55Y116        FDRE (Hold_fdre_C_D)         0.105     1.577    cwd/i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X53Y111   cwd/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X54Y115   cwd/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y111   cwd/i_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y111   cwd/i_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y111   cwd/i_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y112   cwd/i_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y112   cwd/i_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y112   cwd/i_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X55Y112   cwd/i_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y105    seg/i_data_store_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y105    seg/i_data_store_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y105    seg/i_data_store_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y105    seg/i_data_store_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y105    seg/i_data_store_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y104    seg/i_data_store_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y104    seg/i_data_store_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y104    seg/i_data_store_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y104    seg/i_data_store_reg[7]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X6Y104    seg/o_seg_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y112   cwd/i_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y112   cwd/i_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y112   cwd/i_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y112   cwd/i_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y116   cwd/i_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y116   cwd/i_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y116   cwd/i_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X8Y105    seg/i_data_store_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X8Y105    seg/i_data_store_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X8Y105    seg/i_data_store_reg[18]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       95.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.075ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 1.573ns (18.515%)  route 6.921ns (81.485%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 105.009 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=830, routed)         5.002     7.478    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.574 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        1.919     9.494    seg/AS[0]
    SLICE_X4Y104         FDCE                                         f  seg/i_data_store_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.587   105.009    seg/clk_in_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  seg/i_data_store_reg[5]/C
                         clock pessimism              0.000   105.009    
                         clock uncertainty           -0.035   104.974    
    SLICE_X4Y104         FDCE (Recov_fdce_C_CLR)     -0.405   104.569    seg/i_data_store_reg[5]
  -------------------------------------------------------------------
                         required time                        104.569    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                 95.075    

Slack (MET) :             95.076ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 1.573ns (18.513%)  route 6.922ns (81.487%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 105.011 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=830, routed)         5.002     7.478    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.574 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        1.920     9.495    seg/AS[0]
    SLICE_X0Y105         FDCE                                         f  seg/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.589   105.011    seg/clk_in_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  seg/cnt_reg[10]/C
                         clock pessimism              0.000   105.011    
                         clock uncertainty           -0.035   104.976    
    SLICE_X0Y105         FDCE (Recov_fdce_C_CLR)     -0.405   104.571    seg/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        104.571    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                 95.076    

Slack (MET) :             95.076ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 1.573ns (18.513%)  route 6.922ns (81.487%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 105.011 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=830, routed)         5.002     7.478    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.574 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        1.920     9.495    seg/AS[0]
    SLICE_X0Y105         FDCE                                         f  seg/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.589   105.011    seg/clk_in_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  seg/cnt_reg[11]/C
                         clock pessimism              0.000   105.011    
                         clock uncertainty           -0.035   104.976    
    SLICE_X0Y105         FDCE (Recov_fdce_C_CLR)     -0.405   104.571    seg/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        104.571    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                 95.076    

Slack (MET) :             95.076ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 1.573ns (18.513%)  route 6.922ns (81.487%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 105.011 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=830, routed)         5.002     7.478    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.574 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        1.920     9.495    seg/AS[0]
    SLICE_X0Y105         FDCE                                         f  seg/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.589   105.011    seg/clk_in_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  seg/cnt_reg[8]/C
                         clock pessimism              0.000   105.011    
                         clock uncertainty           -0.035   104.976    
    SLICE_X0Y105         FDCE (Recov_fdce_C_CLR)     -0.405   104.571    seg/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        104.571    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                 95.076    

Slack (MET) :             95.076ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 1.573ns (18.513%)  route 6.922ns (81.487%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 105.011 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=830, routed)         5.002     7.478    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.574 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        1.920     9.495    seg/AS[0]
    SLICE_X0Y105         FDCE                                         f  seg/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.589   105.011    seg/clk_in_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  seg/cnt_reg[9]/C
                         clock pessimism              0.000   105.011    
                         clock uncertainty           -0.035   104.976    
    SLICE_X0Y105         FDCE (Recov_fdce_C_CLR)     -0.405   104.571    seg/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        104.571    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                 95.076    

Slack (MET) :             95.078ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 1.573ns (18.699%)  route 6.838ns (81.301%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 104.929 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=830, routed)         5.002     7.478    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.574 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        1.836     9.410    seg/AS[0]
    SLICE_X13Y107        FDCE                                         f  seg/i_data_store_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507   104.929    seg/clk_in_IBUF_BUFG
    SLICE_X13Y107        FDCE                                         r  seg/i_data_store_reg[14]/C
                         clock pessimism              0.000   104.929    
                         clock uncertainty           -0.035   104.894    
    SLICE_X13Y107        FDCE (Recov_fdce_C_CLR)     -0.405   104.489    seg/i_data_store_reg[14]
  -------------------------------------------------------------------
                         required time                        104.489    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                 95.078    

Slack (MET) :             95.078ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 1.573ns (18.699%)  route 6.838ns (81.301%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 104.929 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=830, routed)         5.002     7.478    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.574 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        1.836     9.410    seg/AS[0]
    SLICE_X13Y107        FDCE                                         f  seg/i_data_store_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507   104.929    seg/clk_in_IBUF_BUFG
    SLICE_X13Y107        FDCE                                         r  seg/i_data_store_reg[15]/C
                         clock pessimism              0.000   104.929    
                         clock uncertainty           -0.035   104.894    
    SLICE_X13Y107        FDCE (Recov_fdce_C_CLR)     -0.405   104.489    seg/i_data_store_reg[15]
  -------------------------------------------------------------------
                         required time                        104.489    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                 95.078    

Slack (MET) :             95.078ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[25]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 1.573ns (18.699%)  route 6.838ns (81.301%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 104.929 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=830, routed)         5.002     7.478    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.574 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        1.836     9.410    seg/AS[0]
    SLICE_X13Y107        FDCE                                         f  seg/i_data_store_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507   104.929    seg/clk_in_IBUF_BUFG
    SLICE_X13Y107        FDCE                                         r  seg/i_data_store_reg[25]/C
                         clock pessimism              0.000   104.929    
                         clock uncertainty           -0.035   104.894    
    SLICE_X13Y107        FDCE (Recov_fdce_C_CLR)     -0.405   104.489    seg/i_data_store_reg[25]
  -------------------------------------------------------------------
                         required time                        104.489    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                 95.078    

Slack (MET) :             95.078ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[27]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 1.573ns (18.699%)  route 6.838ns (81.301%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 104.929 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=830, routed)         5.002     7.478    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.574 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        1.836     9.410    seg/AS[0]
    SLICE_X13Y107        FDCE                                         f  seg/i_data_store_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507   104.929    seg/clk_in_IBUF_BUFG
    SLICE_X13Y107        FDCE                                         r  seg/i_data_store_reg[27]/C
                         clock pessimism              0.000   104.929    
                         clock uncertainty           -0.035   104.894    
    SLICE_X13Y107        FDCE (Recov_fdce_C_CLR)     -0.405   104.489    seg/i_data_store_reg[27]
  -------------------------------------------------------------------
                         required time                        104.489    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                 95.078    

Slack (MET) :             95.078ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[28]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_pin rise@100.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 1.573ns (18.699%)  route 6.838ns (81.301%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 104.929 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     2.477 f  reset_IBUF_inst/O
                         net (fo=830, routed)         5.002     7.478    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.574 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        1.836     9.410    seg/AS[0]
    SLICE_X13Y108        FDCE                                         f  seg/i_data_store_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.507   104.929    seg/clk_in_IBUF_BUFG
    SLICE_X13Y108        FDCE                                         r  seg/i_data_store_reg[28]/C
                         clock pessimism              0.000   104.929    
                         clock uncertainty           -0.035   104.894    
    SLICE_X13Y108        FDCE (Recov_fdce_C_CLR)     -0.405   104.489    seg/i_data_store_reg[28]
  -------------------------------------------------------------------
                         required time                        104.489    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                 95.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.109ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[10]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.270ns (8.878%)  route 2.776ns (91.122%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=830, routed)         2.144     3.388    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.414 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        0.632     4.046    seg/AS[0]
    SLICE_X10Y106        FDCE                                         f  seg/i_data_store_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.840     2.005    seg/clk_in_IBUF_BUFG
    SLICE_X10Y106        FDCE                                         r  seg/i_data_store_reg[10]/C
                         clock pessimism              0.000     2.005    
    SLICE_X10Y106        FDCE (Remov_fdce_C_CLR)     -0.067     1.938    seg/i_data_store_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           4.046    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[11]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.270ns (8.878%)  route 2.776ns (91.122%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=830, routed)         2.144     3.388    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.414 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        0.632     4.046    seg/AS[0]
    SLICE_X10Y106        FDCE                                         f  seg/i_data_store_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.840     2.005    seg/clk_in_IBUF_BUFG
    SLICE_X10Y106        FDCE                                         r  seg/i_data_store_reg[11]/C
                         clock pessimism              0.000     2.005    
    SLICE_X10Y106        FDCE (Remov_fdce_C_CLR)     -0.067     1.938    seg/i_data_store_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           4.046    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[23]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.270ns (8.878%)  route 2.776ns (91.122%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=830, routed)         2.144     3.388    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.414 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        0.632     4.046    seg/AS[0]
    SLICE_X12Y106        FDCE                                         f  seg/i_data_store_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.840     2.005    seg/clk_in_IBUF_BUFG
    SLICE_X12Y106        FDCE                                         r  seg/i_data_store_reg[23]/C
                         clock pessimism              0.000     2.005    
    SLICE_X12Y106        FDCE (Remov_fdce_C_CLR)     -0.067     1.938    seg/i_data_store_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           4.046    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[8]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.270ns (8.878%)  route 2.776ns (91.122%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=830, routed)         2.144     3.388    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.414 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        0.632     4.046    seg/AS[0]
    SLICE_X10Y106        FDCE                                         f  seg/i_data_store_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.840     2.005    seg/clk_in_IBUF_BUFG
    SLICE_X10Y106        FDCE                                         r  seg/i_data_store_reg[8]/C
                         clock pessimism              0.000     2.005    
    SLICE_X10Y106        FDCE (Remov_fdce_C_CLR)     -0.067     1.938    seg/i_data_store_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           4.046    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[9]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.270ns (8.878%)  route 2.776ns (91.122%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=830, routed)         2.144     3.388    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.414 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        0.632     4.046    seg/AS[0]
    SLICE_X10Y106        FDCE                                         f  seg/i_data_store_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.840     2.005    seg/clk_in_IBUF_BUFG
    SLICE_X10Y106        FDCE                                         r  seg/i_data_store_reg[9]/C
                         clock pessimism              0.000     2.005    
    SLICE_X10Y106        FDCE (Remov_fdce_C_CLR)     -0.067     1.938    seg/i_data_store_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           4.046    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.119ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[16]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.270ns (8.848%)  route 2.786ns (91.152%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=830, routed)         2.144     3.388    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.414 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        0.643     4.057    seg/AS[0]
    SLICE_X8Y105         FDCE                                         f  seg/i_data_store_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.840     2.005    seg/clk_in_IBUF_BUFG
    SLICE_X8Y105         FDCE                                         r  seg/i_data_store_reg[16]/C
                         clock pessimism              0.000     2.005    
    SLICE_X8Y105         FDCE (Remov_fdce_C_CLR)     -0.067     1.938    seg/i_data_store_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           4.057    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[17]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.270ns (8.848%)  route 2.786ns (91.152%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=830, routed)         2.144     3.388    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.414 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        0.643     4.057    seg/AS[0]
    SLICE_X8Y105         FDCE                                         f  seg/i_data_store_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.840     2.005    seg/clk_in_IBUF_BUFG
    SLICE_X8Y105         FDCE                                         r  seg/i_data_store_reg[17]/C
                         clock pessimism              0.000     2.005    
    SLICE_X8Y105         FDCE (Remov_fdce_C_CLR)     -0.067     1.938    seg/i_data_store_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           4.057    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[18]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.270ns (8.848%)  route 2.786ns (91.152%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=830, routed)         2.144     3.388    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.414 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        0.643     4.057    seg/AS[0]
    SLICE_X8Y105         FDCE                                         f  seg/i_data_store_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.840     2.005    seg/clk_in_IBUF_BUFG
    SLICE_X8Y105         FDCE                                         r  seg/i_data_store_reg[18]/C
                         clock pessimism              0.000     2.005    
    SLICE_X8Y105         FDCE (Remov_fdce_C_CLR)     -0.067     1.938    seg/i_data_store_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           4.057    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[19]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.270ns (8.848%)  route 2.786ns (91.152%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=830, routed)         2.144     3.388    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.414 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        0.643     4.057    seg/AS[0]
    SLICE_X8Y105         FDCE                                         f  seg/i_data_store_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.840     2.005    seg/clk_in_IBUF_BUFG
    SLICE_X8Y105         FDCE                                         r  seg/i_data_store_reg[19]/C
                         clock pessimism              0.000     2.005    
    SLICE_X8Y105         FDCE (Remov_fdce_C_CLR)     -0.067     1.938    seg/i_data_store_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           4.057    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.119ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg/i_data_store_reg[0]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.270ns (8.768%)  route 2.814ns (91.232%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     1.244 f  reset_IBUF_inst/O
                         net (fo=830, routed)         2.144     3.388    reset_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.414 f  reset_IBUF_BUFG_inst/O
                         net (fo=1328, routed)        0.671     4.085    seg/AS[0]
    SLICE_X6Y105         FDCE                                         f  seg/i_data_store_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.867     2.033    seg/clk_in_IBUF_BUFG
    SLICE_X6Y105         FDCE                                         r  seg/i_data_store_reg[0]/C
                         clock pessimism              0.000     2.033    
    SLICE_X6Y105         FDCE (Remov_fdce_C_CLR)     -0.067     1.966    seg/i_data_store_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           4.085    
  -------------------------------------------------------------------
                         slack                                  2.119    





