<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_t_i_m___type_def" xml:lang="en-US">
<title>TIM_TypeDef Struct Reference</title>
<indexterm><primary>TIM_TypeDef</primary></indexterm>
<para>

<para>TIM. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f407xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0">CR1</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586">CR2</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb">DIER</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1a196ebdaac12b21e90320c6175da78ef6">EGR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed">CCMR1</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1a091452256c9a16c33d891f4d32b395bf">CCMR2</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1a098110becfef10e1fd1b6a4f874da496">CCER</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1a6095a27d764d06750fc0d642e08f8b2a">CNT</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1a9d4c753f09cbffdbe5c55008f0e8b180">PSC</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1adab1e24ef769bbcb3e3769feae192ffb">CCR1</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1ab90aa584f07eeeac364a67f5e05faa93">CCR2</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1a27a478cc47a3dff478555ccb985b06a2">CCR3</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1a85fdb75569bd7ea26fa48544786535be">CCR4</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a">BDTR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1af6225cb8f4938f98204d11afaffd41c9">DCR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1ab9087f2f31dd5edf59de6a59ae4e67ae">DMAR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_t_i_m___type_def_1a75ade4a9b3d40781fd80ce3e6589e98b">OR</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>TIM. </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00728">728</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_t_i_m___type_def_1af17f19bb4aeea3cc14fa73dfa7772cb8"/><section>
    <title>ARR</title>
<indexterm><primary>ARR</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>ARR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t ARR</computeroutput></para>
<para>TIM auto-reload register, Address offset: 0x2C </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00741">741</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1a476bae602205d6a49c7e71e2bda28c0a"/><section>
    <title>BDTR</title>
<indexterm><primary>BDTR</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>BDTR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t BDTR</computeroutput></para>
<para>TIM break and dead-time register, Address offset: 0x44 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00747">747</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1a098110becfef10e1fd1b6a4f874da496"/><section>
    <title>CCER</title>
<indexterm><primary>CCER</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>CCER</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CCER</computeroutput></para>
<para>TIM capture/compare enable register, Address offset: 0x20 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00738">738</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1adb72f64492a75e780dd2294075c70fed"/><section>
    <title>CCMR1</title>
<indexterm><primary>CCMR1</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>CCMR1</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CCMR1</computeroutput></para>
<para>TIM capture/compare mode register 1, Address offset: 0x18 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00736">736</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1a091452256c9a16c33d891f4d32b395bf"/><section>
    <title>CCMR2</title>
<indexterm><primary>CCMR2</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>CCMR2</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CCMR2</computeroutput></para>
<para>TIM capture/compare mode register 2, Address offset: 0x1C </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00737">737</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1adab1e24ef769bbcb3e3769feae192ffb"/><section>
    <title>CCR1</title>
<indexterm><primary>CCR1</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>CCR1</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CCR1</computeroutput></para>
<para>TIM capture/compare register 1, Address offset: 0x34 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00743">743</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1ab90aa584f07eeeac364a67f5e05faa93"/><section>
    <title>CCR2</title>
<indexterm><primary>CCR2</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>CCR2</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CCR2</computeroutput></para>
<para>TIM capture/compare register 2, Address offset: 0x38 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00744">744</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1a27a478cc47a3dff478555ccb985b06a2"/><section>
    <title>CCR3</title>
<indexterm><primary>CCR3</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>CCR3</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CCR3</computeroutput></para>
<para>TIM capture/compare register 3, Address offset: 0x3C </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00745">745</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1a85fdb75569bd7ea26fa48544786535be"/><section>
    <title>CCR4</title>
<indexterm><primary>CCR4</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>CCR4</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CCR4</computeroutput></para>
<para>TIM capture/compare register 4, Address offset: 0x40 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00746">746</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1a6095a27d764d06750fc0d642e08f8b2a"/><section>
    <title>CNT</title>
<indexterm><primary>CNT</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>CNT</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CNT</computeroutput></para>
<para>TIM counter register, Address offset: 0x24 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00739">739</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1ab0ec7102960640751d44e92ddac994f0"/><section>
    <title>CR1</title>
<indexterm><primary>CR1</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>CR1</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR1</computeroutput></para>
<para>TIM control register 1, Address offset: 0x00 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00730">730</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1afdfa307571967afb1d97943e982b6586"/><section>
    <title>CR2</title>
<indexterm><primary>CR2</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>CR2</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR2</computeroutput></para>
<para>TIM control register 2, Address offset: 0x04 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00731">731</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1af6225cb8f4938f98204d11afaffd41c9"/><section>
    <title>DCR</title>
<indexterm><primary>DCR</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>DCR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t DCR</computeroutput></para>
<para>TIM DMA control register, Address offset: 0x48 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00748">748</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1a07fccbd85b91e6dca03ce333c1457fcb"/><section>
    <title>DIER</title>
<indexterm><primary>DIER</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>DIER</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t DIER</computeroutput></para>
<para>TIM DMA/interrupt enable register, Address offset: 0x0C </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00733">733</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1ab9087f2f31dd5edf59de6a59ae4e67ae"/><section>
    <title>DMAR</title>
<indexterm><primary>DMAR</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>DMAR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t DMAR</computeroutput></para>
<para>TIM DMA address for full transfer, Address offset: 0x4C </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00749">749</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1a196ebdaac12b21e90320c6175da78ef6"/><section>
    <title>EGR</title>
<indexterm><primary>EGR</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>EGR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t EGR</computeroutput></para>
<para>TIM event generation register, Address offset: 0x14 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00735">735</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1a75ade4a9b3d40781fd80ce3e6589e98b"/><section>
    <title>OR</title>
<indexterm><primary>OR</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>OR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t OR</computeroutput></para>
<para>TIM option register, Address offset: 0x50 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00750">750</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1a9d4c753f09cbffdbe5c55008f0e8b180"/><section>
    <title>PSC</title>
<indexterm><primary>PSC</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>PSC</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PSC</computeroutput></para>
<para>TIM prescaler, Address offset: 0x28 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00740">740</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1aa1b1b7107fcf35abe39d20f5dfc230ee"/><section>
    <title>RCR</title>
<indexterm><primary>RCR</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>RCR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t RCR</computeroutput></para>
<para>TIM repetition counter register, Address offset: 0x30 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00742">742</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1a2870732a4fc2ecd7bbecfbcbbf5528b7"/><section>
    <title>SMCR</title>
<indexterm><primary>SMCR</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>SMCR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SMCR</computeroutput></para>
<para>TIM slave mode control register, Address offset: 0x08 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00732">732</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_t_i_m___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR</title>
<indexterm><primary>SR</primary><secondary>TIM_TypeDef</secondary></indexterm>
<indexterm><primary>TIM_TypeDef</primary><secondary>SR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SR</computeroutput></para>
<para>TIM status register, Address offset: 0x10 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00734">734</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
Inc/<link linkend="_stm32f407xx_8h">stm32f407xx.h</link></section>
</section>
