set -tmpdir C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_pcie\synthesis\xst_temp_dir\
run
-opt_mode speed
-netlist_hierarchy as_optimized
-opt_level 1
-p xc5vlx50tff1136-1
-top system_pcie_bridge_wrapper
-ifmt MIXED
-ifn system_pcie_bridge_wrapper_xst.prj
-ofn ../implementation/system_pcie_bridge_wrapper.ngc
-hierarchy_separator /
-iobuf NO
-sd {../implementation}
-vlgincdir {"C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\block_plus_v1_13_a\hdl\verilog\" "C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plbv46_pcie_v4_07_a\hdl\verilog\" "C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_pcie\pcores\" "C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\impl\pcores\" "C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }
