{"vcs1":{"timestamp_begin":1681691918.956898093, "rt":0.66, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1681691919.651574868, "rt":0.93, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681691920.608736083, "rt":0.87, "ut":0.06, "st":0.42}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681691918.662427582}
{"VCS_COMP_START_TIME": 1681691918.662427582}
{"VCS_COMP_END_TIME": 1681691922.122609842}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339992}}
{"stitch_vcselab": {"peak_mem": 222680}}
