
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033363                       # Number of seconds simulated
sim_ticks                                 33363180459                       # Number of ticks simulated
final_tick                               604866103578                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54344                       # Simulator instruction rate (inst/s)
host_op_rate                                    70841                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 795732                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893296                       # Number of bytes of host memory used
host_seconds                                 41927.69                       # Real time elapsed on the host
sim_insts                                  2278525953                       # Number of instructions simulated
sim_ops                                    2970202949                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2164608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       956416                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3124864                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       852992                       # Number of bytes written to this memory
system.physmem.bytes_written::total            852992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16911                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7472                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24413                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6664                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6664                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64880145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     28666811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                93662054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53712                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             115097                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25566867                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25566867                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25566867                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64880145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     28666811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              119228921                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80007628                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28437155                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24867461                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801814                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14165879                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13678421                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043165                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56648                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33527717                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158213207                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28437155                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15721586                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32573447                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8852633                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4141527                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16526451                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714124                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77283276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.356705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.168721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44709829     57.85%     57.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616996      2.09%     59.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2954834      3.82%     63.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2768064      3.58%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4555746      5.89%     73.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4747300      6.14%     79.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126791      1.46%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          846961      1.10%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13956755     18.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77283276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355431                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.977477                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34589213                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4007662                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31525219                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125795                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7035377                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093640                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177025586                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1381                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7035377                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36045252                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1545523                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       437699                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30183959                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2035457                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172374605                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        691085                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       832546                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228879689                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784582522                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784582522                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79983517                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20307                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5422125                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26519669                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761012                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97872                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1883947                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163156335                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137698886                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       183340                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48957756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134447313                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77283276                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.781742                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840373                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26896609     34.80%     34.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14417151     18.65%     53.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12513548     16.19%     69.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7671520      9.93%     79.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8033484     10.39%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4721835      6.11%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2090121      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555822      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383186      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77283276                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541468     66.14%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176238     21.53%     87.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100949     12.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108009702     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085152      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23697272     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4896839      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137698886                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.721072                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818655                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005945                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353683043                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212134374                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133206107                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138517541                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339546                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7589598                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          806                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          422                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1407657                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7035377                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         923298                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        61881                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163176199                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190014                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26519669                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761012                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30629                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          243                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          422                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958519                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021728                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135125507                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22777222                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573379                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27553857                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20419982                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4776635                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.688908                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133354555                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133206107                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81836690                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199746029                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.664918                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409704                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49565217                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806568                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70247899                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.617295                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317271                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32439255     46.18%     46.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844709     21.13%     67.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8306874     11.83%     79.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814849      4.01%     83.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2696339      3.84%     86.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1120387      1.59%     88.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3003810      4.28%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       874978      1.25%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4146698      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70247899                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4146698                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229278003                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333394625                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32731                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2724352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.800076                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.800076                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.249881                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.249881                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       625050798                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174605691                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182452661                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80007628                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29229986                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23831224                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1952587                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12298951                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11407746                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3148875                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86404                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29243599                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             160596251                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29229986                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14556621                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35650396                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10380701                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5191984                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14431087                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       942899                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     78490115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.534935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.292394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42839719     54.58%     54.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2360122      3.01%     57.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4385800      5.59%     63.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4397360      5.60%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2724375      3.47%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2175075      2.77%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1357003      1.73%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1276663      1.63%     78.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16973998     21.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     78490115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365340                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.007262                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30488915                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5135751                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34251325                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       210344                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8403779                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4944481                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          313                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     192653465                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8403779                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32697066                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         938832                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1165006                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32210575                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3074853                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185814227                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1281269                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       939404                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    260997994                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    866831620                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    866831620                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161218698                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        99779293                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33077                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15874                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8551932                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17173527                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8777680                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       109328                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2995901                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175130737                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31748                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139470625                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       276943                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59298208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    181297448                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     78490115                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.776920                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897271                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27010216     34.41%     34.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17026267     21.69%     56.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11236367     14.32%     70.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7363596      9.38%     79.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7778780      9.91%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3735959      4.76%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2975905      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       673709      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       689316      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     78490115                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         869446     72.55%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164728     13.75%     86.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       164271     13.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116663276     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1873236      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15873      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13491893      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7426347      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139470625                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.743217                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1198445                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008593                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    358906753                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    234461000                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136266483                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140669070                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       434336                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6663782                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1798                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2119888                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8403779                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         481171                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        83098                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175162492                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       346781                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17173527                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8777680                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15874                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65012                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1221359                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1084543                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2305902                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137615057                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12872322                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1855568                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20122356                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19511290                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7250034                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.720024                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136309691                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136266483                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86830592                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        249210720                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.703169                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348422                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93893914                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115610885                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59551943                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31748                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1976102                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     70086335                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.649550                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147938                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26695568     38.09%     38.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19588895     27.95%     66.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8138415     11.61%     77.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4060478      5.79%     83.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4049806      5.78%     89.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1634147      2.33%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1640169      2.34%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       878103      1.25%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3400754      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     70086335                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93893914                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115610885                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17167536                       # Number of memory references committed
system.switch_cpus1.commit.loads             10509744                       # Number of loads committed
system.switch_cpus1.commit.membars              15874                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16687301                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104156425                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2384534                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3400754                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           241848409                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          358734900                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30672                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1517513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93893914                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115610885                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93893914                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.852107                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.852107                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.173562                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.173562                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       618174663                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189318068                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      176988842                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31748                       # number of misc regfile writes
system.l20.replacements                         16929                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          172717                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21025                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.214839                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           66.021675                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.437206                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3133.354541                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           894.186579                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016119                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000595                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.764979                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.218307                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        32716                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32716                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8158                       # number of Writeback hits
system.l20.Writeback_hits::total                 8158                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        32716                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32716                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        32716                       # number of overall hits
system.l20.overall_hits::total                  32716                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16911                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16927                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16911                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16927                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16911                       # number of overall misses
system.l20.overall_misses::total                16927                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2234644                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1689287219                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1691521863                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2234644                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1689287219                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1691521863                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2234644                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1689287219                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1691521863                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49627                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49643                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8158                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8158                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49627                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49643                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49627                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49643                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.340762                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.340975                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.340762                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.340975                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.340762                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.340975                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 139665.250000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99892.804624                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99930.398948                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 139665.250000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99892.804624                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99930.398948                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 139665.250000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99892.804624                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99930.398948                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2651                       # number of writebacks
system.l20.writebacks::total                     2651                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16911                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16927                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16911                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16927                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16911                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16927                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2114416                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1562348991                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1564463407                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2114416                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1562348991                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1564463407                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2114416                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1562348991                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1564463407                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.340762                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.340975                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.340762                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.340975                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.340762                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.340975                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       132151                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92386.552599                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92424.139363                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       132151                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92386.552599                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92424.139363                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       132151                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92386.552599                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92424.139363                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          7488                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          310905                       # Total number of references to valid blocks.
system.l21.sampled_refs                         11584                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.839175                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           83.911265                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.046103                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2381.422482                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1625.620150                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020486                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001232                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.581402                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.396880                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29034                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29034                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9159                       # number of Writeback hits
system.l21.Writeback_hits::total                 9159                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29034                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29034                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29034                       # number of overall hits
system.l21.overall_hits::total                  29034                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         7472                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 7486                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         7472                       # number of demand (read+write) misses
system.l21.demand_misses::total                  7486                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         7472                       # number of overall misses
system.l21.overall_misses::total                 7486                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1245454                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    777812452                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      779057906                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1245454                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    777812452                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       779057906                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1245454                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    777812452                       # number of overall miss cycles
system.l21.overall_miss_latency::total      779057906                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        36506                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              36520                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9159                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9159                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        36506                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               36520                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        36506                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              36520                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.204679                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.204984                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.204679                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.204984                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.204679                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.204984                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst        88961                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 104096.955567                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 104068.648945                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst        88961                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 104096.955567                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 104068.648945                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst        88961                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 104096.955567                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 104068.648945                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4013                       # number of writebacks
system.l21.writebacks::total                     4013                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         7472                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            7486                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         7472                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             7486                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         7472                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            7486                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1140642                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    720429472                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    721570114                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1140642                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    720429472                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    721570114                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1140642                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    720429472                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    721570114                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.204679                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.204984                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.204679                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.204984                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.204679                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.204984                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 81474.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96417.220557                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 96389.275180                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 81474.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 96417.220557                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 96389.275180                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 81474.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 96417.220557                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 96389.275180                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.985426                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016558546                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872115.186004                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.985426                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025618                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16526432                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16526432                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16526432                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16526432                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16526432                       # number of overall hits
system.cpu0.icache.overall_hits::total       16526432                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2985793                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2985793                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2985793                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2985793                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2985793                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2985793                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16526451                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16526451                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16526451                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16526451                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16526451                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16526451                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       157147                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       157147                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       157147                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       157147                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       157147                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       157147                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2250921                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2250921                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2250921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2250921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2250921                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2250921                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 140682.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 140682.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 140682.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 140682.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 140682.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 140682.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49627                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246451422                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49883                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4940.589419                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.303700                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.696300                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825405                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174595                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20668651                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20668651                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25002143                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25002143                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25002143                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25002143                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       166059                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       166059                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       166059                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        166059                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       166059                       # number of overall misses
system.cpu0.dcache.overall_misses::total       166059                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11551248375                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11551248375                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11551248375                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11551248375                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11551248375                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11551248375                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20834710                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20834710                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25168202                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25168202                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25168202                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25168202                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007970                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007970                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006598                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006598                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006598                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006598                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 69561.110057                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69561.110057                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 69561.110057                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69561.110057                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 69561.110057                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69561.110057                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8158                       # number of writebacks
system.cpu0.dcache.writebacks::total             8158                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       116432                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       116432                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       116432                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       116432                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       116432                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       116432                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49627                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49627                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49627                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49627                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1935304479                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1935304479                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1935304479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1935304479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1935304479                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1935304479                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38997.007254                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38997.007254                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38997.007254                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38997.007254                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38997.007254                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38997.007254                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995819                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099070755                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2373802.926566                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995819                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14431071                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14431071                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14431071                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14431071                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14431071                       # number of overall hits
system.cpu1.icache.overall_hits::total       14431071                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1442881                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1442881                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1442881                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1442881                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1442881                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1442881                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14431087                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14431087                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14431087                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14431087                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14431087                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14431087                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 90180.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 90180.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 90180.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 90180.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 90180.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 90180.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1259454                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1259454                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1259454                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1259454                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1259454                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1259454                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        89961                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        89961                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        89961                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        89961                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        89961                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        89961                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36506                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181039265                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 36762                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4924.630461                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.437502                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.562498                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907959                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092041                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9824516                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9824516                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6626559                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6626559                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15874                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15874                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15874                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15874                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16451075                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16451075                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16451075                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16451075                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        94332                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        94332                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        94332                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         94332                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        94332                       # number of overall misses
system.cpu1.dcache.overall_misses::total        94332                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4496905693                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4496905693                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4496905693                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4496905693                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4496905693                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4496905693                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9918848                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9918848                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6626559                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6626559                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15874                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15874                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16545407                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16545407                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16545407                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16545407                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009510                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009510                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005701                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005701                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005701                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005701                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 47671.052167                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 47671.052167                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 47671.052167                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 47671.052167                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 47671.052167                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47671.052167                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9159                       # number of writebacks
system.cpu1.dcache.writebacks::total             9159                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        57826                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        57826                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        57826                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        57826                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        57826                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        57826                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36506                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36506                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36506                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36506                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36506                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36506                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    969824553                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    969824553                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    969824553                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    969824553                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    969824553                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    969824553                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 26566.168657                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26566.168657                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26566.168657                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26566.168657                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26566.168657                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26566.168657                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
