# run_test.py ä½¿ç”¨ã‚¬ã‚¤ãƒ‰

SystemVerilog ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒãƒ©ãƒ³ãƒŠãƒ¼ã®å®Œå…¨è§£èª¬

## ç›®æ¬¡

1. [æ¦‚è¦](#æ¦‚è¦)
2. [åŸºæœ¬çš„ãªä½¿ã„æ–¹](#åŸºæœ¬çš„ãªä½¿ã„æ–¹)
3. [ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£](#ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£)
4. [ä¸»è¦ãªã‚¯ãƒ©ã‚¹ã¨æ©Ÿèƒ½](#ä¸»è¦ãªã‚¯ãƒ©ã‚¹ã¨æ©Ÿèƒ½)
5. [ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆè¨­å®š](#ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆè¨­å®š)
6. [**NEW** ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¯¾å¿œ](#ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¯¾å¿œ)
7. [ã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³å¼•æ•°](#ã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³å¼•æ•°)
8. [ãƒ†ã‚¹ãƒˆãƒ•ãƒ­ãƒ¼](#ãƒ†ã‚¹ãƒˆãƒ•ãƒ­ãƒ¼)
9. [ãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°](#ãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°)

---

## 1. æ¦‚è¦

`run_test.py` ã¯ã€SystemVerilog ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã‚’ Verilator ã§ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ãƒ»å®Ÿè¡Œã—ã€GTKWave ã§æ³¢å½¢ã‚’è¡¨ç¤ºã™ã‚‹ãŸã‚ã® Python ã‚¹ã‚¯ãƒªãƒ—ãƒˆã§ã™ã€‚

### 1.1. ä¸»ãªç‰¹å¾´

- **YAML ãƒ™ãƒ¼ã‚¹è¨­å®š**: `tests/test_config.yaml` ã§è¤‡æ•°ã®ãƒ†ã‚¹ãƒˆã‚’ç®¡ç†
- **è‡ªå‹•åŒ–ã•ã‚ŒãŸãƒ•ãƒ­ãƒ¼**: ã‚³ãƒ³ãƒ‘ã‚¤ãƒ« â†’ ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ â†’ æ³¢å½¢ç”Ÿæˆã‚’ä¸€æ‹¬å®Ÿè¡Œ
- **æŸ”è»Ÿãªã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆåˆ¶å¾¡**: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æ™‚é–“ã¨å®Ÿè¡Œæ™‚é–“ã®ä¸¡æ–¹ã‚’è¨­å®šå¯èƒ½
- **ã‚µãƒ–ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªå¯¾å¿œ**: RTL ãƒ•ã‚¡ã‚¤ãƒ«ã¨ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã‚’éšå±¤çš„ã«ç®¡ç†

### 1.2. ä¾å­˜é–¢ä¿‚

```python
import os
import sys
import subprocess
import argparse
from pathlib import Path
import shutil

try:
    import yaml
except ImportError:
    print("Error: PyYAML is required. Install with: pip3 install pyyaml")
    sys.exit(1)
```

PyYAML ãƒ©ã‚¤ãƒ–ãƒ©ãƒªãŒå¿…é ˆã§ã™ã€‚ã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ«ã•ã‚Œã¦ã„ãªã„å ´åˆã¯ã‚¨ãƒ©ãƒ¼ãƒ¡ãƒƒã‚»ãƒ¼ã‚¸ã‚’è¡¨ç¤ºã—ã¦çµ‚äº†ã—ã¾ã™ã€‚

---

## 2. åŸºæœ¬çš„ãªä½¿ã„æ–¹

### 2.1. å…¨ãƒ†ã‚¹ãƒˆã®ãƒªã‚¹ãƒˆè¡¨ç¤º

```bash
python3 scripts/run_test.py --list
```

å‡ºåŠ›ä¾‹ï¼š
```
Available tests:
------------------------------------------------------------
  âœ“ counter              - 8-bit counter test
  âœ“ demux_4bit           - 4-bit demultiplexer test
```

### 2.2. ç‰¹å®šã®ãƒ†ã‚¹ãƒˆã‚’å®Ÿè¡Œ

```bash
python3 scripts/run_test.py --test counter
```

### 2.3. ã™ã¹ã¦ã®æœ‰åŠ¹ãªãƒ†ã‚¹ãƒˆã‚’å®Ÿè¡Œ

```bash
python3 scripts/run_test.py --all
```

### 2.4. æ³¢å½¢ãƒ“ãƒ¥ãƒ¼ã‚¢ã‚’èµ·å‹•

```bash
python3 scripts/run_test.py --test counter --view
```

### 2.5. ã‚¯ãƒªãƒ¼ãƒ³ãƒ“ãƒ«ãƒ‰

```bash
python3 scripts/run_test.py --clean --test counter
```

---

## 3. ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£

ã‚¹ã‚¯ãƒªãƒ—ãƒˆã¯ä»¥ä¸‹ã® 3 ã¤ã®ä¸»è¦ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆã§æ§‹æˆã•ã‚Œã¦ã„ã¾ã™ï¼š

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  tests/test_config.yaml                 â”‚
â”‚  (ãƒ†ã‚¹ãƒˆå®šç¾©ã¨ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿)                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                â”‚
                v
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  TestConfig ã‚¯ãƒ©ã‚¹                       â”‚
â”‚  - YAML ã®èª­ã¿è¾¼ã¿ã¨è§£æ                 â”‚
â”‚  - æœ‰åŠ¹ãªãƒ†ã‚¹ãƒˆã®ãƒ•ã‚£ãƒ«ã‚¿ãƒªãƒ³ã‚°           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                â”‚
                v
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  TestRunner ã‚¯ãƒ©ã‚¹                       â”‚
â”‚  - Verilator ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«                  â”‚
â”‚  - ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å®Ÿè¡Œ                  â”‚
â”‚  - GTKWave èµ·å‹•                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4. ä¸»è¦ãªã‚¯ãƒ©ã‚¹ã¨æ©Ÿèƒ½

### 4.1. TestConfig ã‚¯ãƒ©ã‚¹

YAML è¨­å®šãƒ•ã‚¡ã‚¤ãƒ«ã‚’ç®¡ç†ã™ã‚‹ã‚¯ãƒ©ã‚¹ã§ã™ã€‚

```python
class TestConfig:
    """Manages test configuration from YAML file"""

    def __init__(self, config_file):
        self.config_file = Path(config_file)
        if not self.config_file.exists():
            raise FileNotFoundError(f"Config file not found: {config_file}")

        with open(self.config_file, 'r') as f:
            self.config = yaml.safe_load(f)

        self.project = self.config.get('project', {})
        self.verilator = self.config.get('verilator', {})
        self.tests = self.config.get('tests', [])
```

**ä¸»ãªãƒ¡ã‚½ãƒƒãƒ‰**:

- `get_enabled_tests()`: æœ‰åŠ¹ãªãƒ†ã‚¹ãƒˆã®ã¿ã‚’è¿”ã™
- `get_test(test_name)`: ç‰¹å®šã®ãƒ†ã‚¹ãƒˆã®è¨­å®šã‚’å–å¾—
- `list_tests()`: ã™ã¹ã¦ã®ãƒ†ã‚¹ãƒˆåã‚’è¿”ã™

### 4.2. pathlib.Path ã«ã‚ˆã‚‹ãƒ‘ã‚¹æ“ä½œ

ã“ã®ã‚¹ã‚¯ãƒªãƒ—ãƒˆã§ã¯ã€ãƒ‘ã‚¹æ“ä½œã« Python 3.4+ ã§å°å…¥ã•ã‚ŒãŸ `pathlib.Path` ã‚¯ãƒ©ã‚¹ã‚’ä½¿ç”¨ã—ã¦ã„ã¾ã™ã€‚

#### 4.2.1. `/` æ¼”ç®—å­ã«ã‚ˆã‚‹ãƒ‘ã‚¹çµåˆ

`pathlib.Path` ã¯ **`/` æ¼”ç®—å­ã§ãƒ‘ã‚¹ã‚’çµåˆã§ãã‚‹**ã¨ã„ã†ç‰¹å¾´ãŒã‚ã‚Šã¾ã™ã€‚ã“ã‚Œã¯ `__truediv__` ãƒ¡ã‚½ãƒƒãƒ‰ã®æ¼”ç®—å­ã‚ªãƒ¼ãƒãƒ¼ãƒ­ãƒ¼ãƒ‰ã«ã‚ˆã£ã¦å®Ÿç¾ã•ã‚Œã¦ã„ã¾ã™ã€‚

**å¾“æ¥ã®æ–¹æ³•ï¼ˆæ–‡å­—åˆ—é€£çµï¼‰ã¨ã®æ¯”è¼ƒ**:

```python
# âŒ æ–‡å­—åˆ—é€£çµï¼ˆéæ¨å¥¨ï¼‰
path = "/home/user" + "/" + "tests" + "/" + "config.yaml"  # å†—é•·ã€OSä¾å­˜ã®å•é¡Œ

# âŒ os.path.joinï¼ˆå¤ã„ã‚¹ã‚¿ã‚¤ãƒ«ï¼‰
import os
path = os.path.join("/home/user", "tests", "config.yaml")  # æ–‡å­—åˆ—ã‚’è¿”ã™

# âœ… pathlibï¼ˆç¾ä»£çš„ãƒ»æ¨å¥¨ï¼‰
from pathlib import Path
path = Path("/home/user") / "tests" / "config.yaml"  # Pathã‚ªãƒ–ã‚¸ã‚§ã‚¯ãƒˆã‚’è¿”ã™
```

#### 4.2.2. å®Ÿéš›ã®ã‚³ãƒ¼ãƒ‰ä¾‹

ã“ã®ã‚¹ã‚¯ãƒªãƒ—ãƒˆã§ã¯ã€ä»¥ä¸‹ã®ã‚ˆã†ã« `/` æ¼”ç®—å­ãŒä½¿ç”¨ã•ã‚Œã¦ã„ã¾ã™ï¼š

```python
# main() é–¢æ•°å†…ï¼ˆ407-411è¡Œç›®ï¼‰
project_root = Path(__file__).parent.parent  # Pathã‚ªãƒ–ã‚¸ã‚§ã‚¯ãƒˆ
args.config = "tests/test_config.yaml"        # æ–‡å­—åˆ—

# / æ¼”ç®—å­ã§ãƒ‘ã‚¹çµåˆ
config = TestConfig(project_root / args.config)
# çµæœ: Path("/home/.../sv_test1/tests/test_config.yaml")
```

å®Ÿè¡Œä¾‹ï¼š
```python
# ã‚¹ã‚¯ãƒªãƒ—ãƒˆãŒ /home/rs133057/src/github.com/himmel17/sv_test1/scripts/run_test.py ã«ã‚ã‚‹å ´åˆ

project_root = Path(__file__).parent.parent
# çµæœ: Path("/home/rs133057/src/github.com/himmel17/sv_test1")

config_path = project_root / "tests/test_config.yaml"
# çµæœ: Path("/home/rs133057/src/github.com/himmel17/sv_test1/tests/test_config.yaml")
```

#### 4.2.3. `/` æ¼”ç®—å­ã®ãƒ¡ãƒªãƒƒãƒˆ

1. **OSéä¾å­˜**: Windowsï¼ˆ`\`ï¼‰ã¨ Linux/macOSï¼ˆ`/`ï¼‰ã®é•ã„ã‚’è‡ªå‹•å‡¦ç†
   ```python
   # Windows ã§ã‚‚ Linux ã§ã‚‚åŒã˜ã‚³ãƒ¼ãƒ‰ã§å‹•ä½œ
   path = Path("C:/Users") / "docs" / "file.txt"  # Windows
   path = Path("/home") / "user" / "file.txt"     # Linux
   ```

2. **å¯èª­æ€§**: ç›´æ„Ÿçš„ã§ã‚ã‹ã‚Šã‚„ã™ã„ãƒ‘ã‚¹æ§‹ç¯‰
   ```python
   # ä¸€ç›®ã§ãƒ‘ã‚¹æ§‹é€ ãŒã‚ã‹ã‚‹
   rtl_dir = project_root / "rtl"
   counter_sv = rtl_dir / "counter.sv"
   ```

3. **å‹å®‰å…¨**: `Path` ã‚ªãƒ–ã‚¸ã‚§ã‚¯ãƒˆã¨ã—ã¦æ‰±ãˆã‚‹ãŸã‚ã€æ–‡å­—åˆ—é€£çµãƒŸã‚¹ã‚’é˜²ã’ã‚‹
   ```python
   path = Path("/home") / "user"
   print(type(path))  # <class 'pathlib.PosixPath'>

   # Path ã‚ªãƒ–ã‚¸ã‚§ã‚¯ãƒˆã®ä¾¿åˆ©ãªãƒ¡ã‚½ãƒƒãƒ‰ãŒä½¿ãˆã‚‹
   path.exists()      # ãƒ•ã‚¡ã‚¤ãƒ«å­˜åœ¨ç¢ºèª
   path.is_file()     # ãƒ•ã‚¡ã‚¤ãƒ«ã‹ã©ã†ã‹
   path.parent        # è¦ªãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒª
   path.name          # ãƒ•ã‚¡ã‚¤ãƒ«å
   ```

4. **è±Šå¯Œãªãƒ¡ã‚½ãƒƒãƒ‰**: ãƒ‘ã‚¹æ“ä½œç”¨ã®ä¾¿åˆ©ãªãƒ¡ã‚½ãƒƒãƒ‰ãŒå¤šæ•°ç”¨æ„ã•ã‚Œã¦ã„ã‚‹
   ```python
   path = Path("/home/user/docs/file.txt")
   path.parent       # Path("/home/user/docs")
   path.name         # "file.txt"
   path.stem         # "file"
   path.suffix       # ".txt"
   path.parts        # ('/', 'home', 'user', 'docs', 'file.txt')
   ```

#### 4.2.4. å†…éƒ¨ã®ä»•çµ„ã¿

`Path` ã‚¯ãƒ©ã‚¹ã¯ä»¥ä¸‹ã®ã‚ˆã†ã« `__truediv__` ã‚’å®Ÿè£…ã—ã¦ã„ã¾ã™ï¼š

```python
class Path:
    def __truediv__(self, other):
        # otherï¼ˆæ–‡å­—åˆ—ã‚„Pathã‚ªãƒ–ã‚¸ã‚§ã‚¯ãƒˆï¼‰ã‚’çµåˆã—ã¦æ–°ã—ã„Pathã‚’è¿”ã™
        return self.__class__(self._raw_path, other)
```

ã“ã®ãŸã‚ã€`project_root / args.config` ã¯å®Ÿéš›ã«ã¯ `project_root.__truediv__(args.config)` ã¨ã„ã†ãƒ¡ã‚½ãƒƒãƒ‰å‘¼ã³å‡ºã—ã¨åŒã˜ã§ã™ã€‚

### 4.3. TestRunner ã‚¯ãƒ©ã‚¹

å€‹ã€…ã®ãƒ†ã‚¹ãƒˆã‚’å®Ÿè¡Œã™ã‚‹ã‚¯ãƒ©ã‚¹ã§ã™ã€‚

```python
class TestRunner:
    """Runs individual test cases"""

    def __init__(self, project_root, project_config, verilator_config, test_config):
        self.project_root = Path(project_root)
        self.project_config = project_config
        self.verilator_config = verilator_config
        self.test_config = test_config

        # Setup paths
        self.rtl_dir = self.project_root / project_config.get('rtl_dir', 'rtl')
        self.tb_dir = self.project_root / project_config.get('tb_dir', 'tb')
        self.sim_dir = self.project_root / project_config.get('sim_dir', 'sim')
        self.obj_dir = self.project_root / project_config.get('obj_dir', 'sim/obj_dir')
        self.waves_dir = self.project_root / project_config.get('waves_dir', 'sim/waves')
```

**ä¸»ãªãƒ¡ã‚½ãƒƒãƒ‰**:

- `clean()`: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æˆæœç‰©ã‚’ã‚¯ãƒªãƒ¼ãƒ³ã‚¢ãƒƒãƒ—
- `verilate()`: Verilator ã§ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«
- `run_simulation()`: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å®Ÿè¡Œ
- `view_waveform()`: GTKWave èµ·å‹•
- `run()`: å®Œå…¨ãªãƒ†ã‚¹ãƒˆãƒ•ãƒ­ãƒ¼ã‚’å®Ÿè¡Œ
- **â­ NEW** `get_effective_timescale()`: ãƒ†ã‚¹ãƒˆã®æœ‰åŠ¹ãªã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’å–å¾—ï¼ˆè‡ªå‹•æ¤œå‡º + YAML ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰ï¼‰
- **â­ NEW** `validate_timescales()`: ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã®æ•´åˆæ€§ã‚’æ¤œè¨¼ã—ã€æ··åœ¨ã‚’è­¦å‘Š

### 4.4. ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«é–¢é€£ã®æ–°æ©Ÿèƒ½

#### 4.4.1. extract_timescale() é–¢æ•°

SystemVerilog ãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰ `timescale` ãƒ‡ã‚£ãƒ¬ã‚¯ãƒ†ã‚£ãƒ–ã‚’æŠ½å‡ºã—ã¾ã™ã€‚

```python
def extract_timescale(sv_file_path):
    """
    SystemVerilog ãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰ timescale ãƒ‡ã‚£ãƒ¬ã‚¯ãƒ†ã‚£ãƒ–ã‚’è§£æ

    Args:
        sv_file_path: SystemVerilog ãƒ•ã‚¡ã‚¤ãƒ«ã®ãƒ‘ã‚¹

    Returns:
        tuple: (unit, precision) ä¾‹: ('1ns', '1ps'), ('1ps', '1fs')
               timescale ãŒè¦‹ã¤ã‹ã‚‰ãªã„å ´åˆã¯ (None, None)
    """
    # ãƒ•ã‚¡ã‚¤ãƒ«ã‚’é–‹ã„ã¦ timescale è¡Œã‚’æ¤œç´¢
    # æ­£è¦è¡¨ç¾ã§è§£æ: `timescale 1ns / 1ps
    # ä¿‚æ•°ä»˜ãã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã«ã‚‚å¯¾å¿œ: `timescale 100fs / 1fs
```

**ä½¿ç”¨ä¾‹**:
```python
timescale = extract_timescale("tb/counter_tb.sv")
# çµæœ: ('1ns', '1ps')
```

#### 4.4.2. TestRunner.get_effective_timescale() ãƒ¡ã‚½ãƒƒãƒ‰

ãƒ†ã‚¹ãƒˆã®æœ‰åŠ¹ãªã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’æ±ºå®šã—ã¾ã™ï¼ˆãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ã‚¢ãƒ—ãƒ­ãƒ¼ãƒï¼‰ã€‚

```python
def get_effective_timescale(self):
    """
    ã“ã®ãƒ†ã‚¹ãƒˆã®æœ‰åŠ¹ãªã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’æ±ºå®š

    æˆ¦ç•¥ï¼ˆãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ã‚¢ãƒ—ãƒ­ãƒ¼ãƒï¼‰:
    1. YAML è¨­å®šã§ 'timescale' ãŒæ˜ç¤ºçš„ã«è¨­å®šã•ã‚Œã¦ã„ã‚‹å ´åˆã€ãã‚Œã‚’ä½¿ç”¨ï¼ˆã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰ï¼‰
    2. ãã‚Œä»¥å¤–ã®å ´åˆã€ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰è‡ªå‹•æ¤œå‡º
    3. ãƒ•ã‚©ãƒ¼ãƒ«ãƒãƒƒã‚¯: RTL ãƒ•ã‚¡ã‚¤ãƒ«ã‚’ãƒã‚§ãƒƒã‚¯
    4. æœ€çµ‚ãƒ•ã‚©ãƒ¼ãƒ«ãƒãƒƒã‚¯: ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆã® ('1ns', '1ps')

    Returns:
        tuple: (unit, precision) ä¾‹: ('1ns', '1ps')
               ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆã¯ ('1ns', '1ps')
    """
```

**å®Ÿè¡Œãƒ•ãƒ­ãƒ¼**:
1. YAML ã® `timescale` ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰ã‚’ãƒã‚§ãƒƒã‚¯ï¼ˆã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰ï¼‰
2. ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰ `timescale` ã‚’æŠ½å‡º
3. RTL ãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰ `timescale` ã‚’æŠ½å‡ºï¼ˆãƒ•ã‚©ãƒ¼ãƒ«ãƒãƒƒã‚¯ï¼‰
4. ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆã® `1ns/1ps` ã‚’ä½¿ç”¨ï¼ˆæœ€çµ‚ãƒ•ã‚©ãƒ¼ãƒ«ãƒãƒƒã‚¯ï¼‰

#### 4.4.3. TestRunner.validate_timescales() ãƒ¡ã‚½ãƒƒãƒ‰

ã™ã¹ã¦ã®ã‚½ãƒ¼ã‚¹ãƒ•ã‚¡ã‚¤ãƒ«é–“ã§ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã®æ•´åˆæ€§ã‚’æ¤œè¨¼ã—ã¾ã™ã€‚

```python
def validate_timescales(self):
    """
    ã™ã¹ã¦ã®ã‚½ãƒ¼ã‚¹ãƒ•ã‚¡ã‚¤ãƒ«é–“ã§ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã®æ•´åˆæ€§ã‚’æ¤œè¨¼
    æ··åœ¨ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãŒæ¤œå‡ºã•ã‚ŒãŸå ´åˆã¯è­¦å‘Šã‚’å‡ºåŠ›
    """
```

**å‹•ä½œ**:
- ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã¨ã™ã¹ã¦ã® RTL ãƒ•ã‚¡ã‚¤ãƒ«ã®ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’ãƒã‚§ãƒƒã‚¯
- ç•°ãªã‚‹ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãŒè¦‹ã¤ã‹ã£ãŸå ´åˆã€è­¦å‘Šãƒ¡ãƒƒã‚»ãƒ¼ã‚¸ã‚’è¡¨ç¤º
- ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã®ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãŒå„ªå…ˆçš„ã«ä½¿ç”¨ã•ã‚Œã‚‹ã“ã¨ã‚’é€šçŸ¥

---

## 5. ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆè¨­å®š

ã“ã®ã‚¹ã‚¯ãƒªãƒ—ãƒˆã¯ 2 ç¨®é¡ã®ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆã‚’ã‚µãƒãƒ¼ãƒˆã—ã¦ã„ã¾ã™ã€‚

### 5.1. ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ (`sim_timeout`)

**ç›®çš„**: ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒå†…ã®ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æ™‚é–“ã‚’åˆ¶é™

**è¨­å®šå ´æ‰€**: `tests/test_config.yaml` ã®å„ãƒ†ã‚¹ãƒˆå®šç¾©å†…

```yaml
- name: counter
  sim_timeout: "50us"  # 50 ãƒã‚¤ã‚¯ãƒ­ç§’
```

**å‡¦ç†**: `parse_sim_timeout()` é–¢æ•°ã§æ•°å€¤ã«å¤‰æ›ï¼ˆ**ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¯¾å¿œç‰ˆ**ï¼‰

```python
def parse_sim_timeout(timeout_str, timescale_unit_str='1ns'):
    """
    Parse simulation timeout string and convert to numeric value in timescale units.

    â­ ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¯¾å¿œ: ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã®å®Ÿéš›ã®ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã«åŸºã¥ã„ã¦æ­£ç¢ºã«å¤‰æ›

    Examples:
        parse_sim_timeout("50us", "1ns")   -> 50000      (50Î¼s = 50000 Ã— 1ns)
        parse_sim_timeout("50us", "1ps")   -> 50000000   (50Î¼s = 50000000 Ã— 1ps)
        parse_sim_timeout("100ns", "1ps")  -> 100000     (100ns = 100000 Ã— 1ps)
        parse_sim_timeout("1ms", "100fs")  -> 10000000000 (1ms = 10^10 Ã— 100fs)

    Args:
        timeout_str: ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆæ–‡å­—åˆ— (ä¾‹: "50us", "10000ns", "1ms")
        timescale_unit_str: SystemVerilog ã®ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å˜ä½ (ä¾‹: "1ns", "1ps", "100fs")

    Returns:
        int: ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å˜ä½ã§ã®ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆå€¤ï¼ˆ-GSIM_TIMEOUT ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ç”¨ï¼‰
    """
    # ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆæ–‡å­—åˆ—ã‚’è§£æ (ä¾‹: "50us" -> value=50, unit="us")
    timeout_match = re.match(r'^(\d+\.?\d*)\s*(fs|ps|ns|us|ms|s)$', timeout_str.strip())
    if not timeout_match:
        raise ValueError(f"Invalid sim_timeout format: {timeout_str}")

    timeout_value = float(timeout_match.group(1))
    timeout_unit = timeout_match.group(2)

    # ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å˜ä½ã‚’è§£æ (ä¾‹: "1ns" -> coefficient=1, unit="ns")
    #                           "100fs" -> coefficient=100, unit="fs")
    timescale_match = re.match(r'^(\d+\.?\d*)\s*(fs|ps|ns|us|ms|s)$', timescale_unit_str.strip())
    if not timescale_match:
        raise ValueError(f"Invalid timescale format: {timescale_unit_str}")

    timescale_coefficient = float(timescale_match.group(1))
    timescale_unit = timescale_match.group(2)

    # ç§’ã¸ã®å¤‰æ›ä¿‚æ•°
    time_to_seconds = {
        'fs': 1e-15,
        'ps': 1e-12,
        'ns': 1e-9,
        'us': 1e-6,
        'ms': 1e-3,
        's': 1.0
    }

    # ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆã‚’ç§’ã«å¤‰æ›
    timeout_seconds = timeout_value * time_to_seconds[timeout_unit]

    # ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å˜ä½ã‚’ç§’ã«å¤‰æ›ï¼ˆä¿‚æ•°ã‚’è€ƒæ…®ï¼‰
    timescale_seconds_per_unit = timescale_coefficient * time_to_seconds[timescale_unit]

    # ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆã«å¿…è¦ãªã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å˜ä½æ•°ã‚’è¨ˆç®—
    result = timeout_seconds / timescale_seconds_per_unit

    # æ•´æ•°ã¨ã—ã¦è¿”ã™ï¼ˆæµ®å‹•å°æ•°ç‚¹ç²¾åº¦å•é¡Œã‚’é¿ã‘ã‚‹ãŸã‚ round() ã‚’ä½¿ç”¨ï¼‰
    # ä¾‹: 49999.9999... â†’ 50000
    return round(result)
```

**Verilator ã¸ã®æ¸¡ã—æ–¹**:

```python
# Add simulation timeout parameter if specified
if 'sim_timeout' in self.test_config:
    # â­ ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«æ¤œè¨¼ã¨è‡ªå‹•æ¤œå‡º
    self.validate_timescales()  # æ··åœ¨è­¦å‘Šã‚’è¡¨ç¤º

    # ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’è‡ªå‹•æ¤œå‡º
    timescale_unit, timescale_precision = self.get_effective_timescale()

    # ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆæ–‡å­—åˆ—ã‚’ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å˜ä½ã®æ•°å€¤ã«å¤‰æ›
    sim_timeout_str = self.test_config['sim_timeout']
    sim_timeout_value = parse_sim_timeout(sim_timeout_str, timescale_unit)

    cmd.append(f"-GSIM_TIMEOUT={sim_timeout_value}")
    print(f"   Simulation timeout: {sim_timeout_str} â†’ {sim_timeout_value} time units (timescale: {timescale_unit}/{timescale_precision})")
```

Verilator ã® `-G` ã‚ªãƒ—ã‚·ãƒ§ãƒ³ã§ `SIM_TIMEOUT` ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã¨ã—ã¦ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã«æ¸¡ã•ã‚Œã¾ã™ã€‚

**å‡ºåŠ›ä¾‹**:
```
Simulation timeout: 50us â†’ 50000 time units (timescale: 1ns/1ps)  # ä½é€Ÿãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«
Simulation timeout: 100us â†’ 100000000 time units (timescale: 1ps/1fs)  # é«˜é€Ÿ SerDes
```

**ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒå´ã®å¯¾å¿œ**:

```systemverilog
module counter_tb #(
    parameter SIM_TIMEOUT = 50000  // Default 50us in ns
);
    // ...
    initial begin
        #SIM_TIMEOUT;
        $display("ERROR: Simulation timeout after %0d time units", SIM_TIMEOUT);
        $finish;
    end
endmodule
```

### 5.2. å®Ÿè¡Œã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ (`execution_timeout`)

**ç›®çš„**: Verilator å®Ÿè¡Œãƒ•ã‚¡ã‚¤ãƒ«ã®å®Ÿè¡Œæ™‚é–“ï¼ˆå®Ÿæ™‚é–“ï¼‰ã‚’åˆ¶é™

**è¨­å®šå ´æ‰€**: `tests/test_config.yaml` ã® `verilator` ã‚»ã‚¯ã‚·ãƒ§ãƒ³

```yaml
verilator:
  execution_timeout: "30s"  # 30 ç§’
```

**å‡¦ç†**: `parse_timeout()` é–¢æ•°ã§ç§’æ•°ã«å¤‰æ›

```python
def parse_timeout(timeout_str):
    """
    Parse timeout string with unit suffix and convert to seconds.

    Supported formats:
        "50us"      -> 0.00005 seconds
        "10000ns"   -> 0.00001 seconds
        "100ms"     -> 0.1 seconds
        "5s"        -> 5.0 seconds
        50000 (int) -> interpret as microseconds (backward compatibility)
    """
    # Backward compatibility: if integer, treat as microseconds
    if isinstance(timeout_str, (int, float)):
        print(f"Warning: timeout_us (integer) is deprecated. Use timeout: \"{int(timeout_str)}us\" instead.")
        return timeout_str / 1_000_000  # Convert us to seconds

    # Parse string format
    if not isinstance(timeout_str, str):
        raise ValueError(f"Invalid timeout format: {timeout_str}")

    # Extract number and unit
    match = re.match(r'^(\d+\.?\d*)\s*(ns|us|ms|s)$', timeout_str.strip())
    if not match:
        raise ValueError(f"Invalid timeout format: {timeout_str}. Expected format: '<number><unit>' (e.g., '50us', '10000ns')")

    value = float(match.group(1))
    unit = match.group(2)

    # Convert to seconds
    conversions = {
        'fs': 1e-15,
        'ps': 1e-12,
        'ns': 1e-9,
        'us': 1e-6,
        'ms': 1e-3,
        's': 1.0
    }

    return value * conversions[unit]
```

**ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å®Ÿè¡Œæ™‚ã®ä½¿ç”¨**:

```python
def run_simulation(self):
    """Execute the simulation"""
    print(f"ğŸš€ Running simulation for '{self.test_name}'...")

    if not self.executable.exists():
        print(f"âœ— Executable not found: {self.executable}")
        return False

    # Get execution timeout from verilator config (for freeze protection)
    timeout_seconds = None
    if 'execution_timeout' in self.verilator_config:
        timeout_seconds = parse_timeout(self.verilator_config['execution_timeout'])
        print(f"   Execution timeout: {self.verilator_config['execution_timeout']} ({timeout_seconds}s)")

    try:
        # Make sure waves directory exists
        self.waves_dir.mkdir(parents=True, exist_ok=True)

        result = subprocess.run(
            [str(self.executable)],
            cwd=self.project_root,
            check=True,
            capture_output=True,
            text=True,
            timeout=timeout_seconds
        )
        # ...
    except subprocess.TimeoutExpired:
        print(f"âœ— Simulation TIMEOUT (exceeded {timeout_seconds}s)")
        print(f"   The testbench may have an infinite loop or insufficient timeout value")
        return False
```

Python ã® `subprocess.run()` ã® `timeout` ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã«æ¸¡ã•ã‚Œã¾ã™ã€‚

### 5.3. ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆã®é•ã„ã¾ã¨ã‚

| é …ç›® | ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ | å®Ÿè¡Œã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ |
|------|------------------------------|------------------|
| **æ„å‘³** | ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å†…ã®æ™‚é–“ | å®Ÿä¸–ç•Œã®çµŒéæ™‚é–“ |
| **å˜ä½** | timescale ä¾å­˜ï¼ˆä¾‹: nsï¼‰ | ç§’ |
| **è¨­å®šå ´æ‰€** | å„ãƒ†ã‚¹ãƒˆã® `sim_timeout` | ã‚°ãƒ­ãƒ¼ãƒãƒ«ã® `execution_timeout` |
| **ç›®çš„** | ãƒ†ã‚¹ãƒˆã‚·ãƒŠãƒªã‚ªã®æ™‚é–“åˆ¶é™ | ãƒ•ãƒªãƒ¼ã‚ºé˜²æ­¢ |
| **ä¾‹** | `"50us"` â†’ 50000 time units | `"30s"` â†’ 30.0 seconds |

---

## 6. ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¯¾å¿œ

### 6.1. æ¦‚è¦

**â­ æ–°æ©Ÿèƒ½**: `run_test.py` ã¯ SystemVerilog ã® `timescale` ãƒ‡ã‚£ãƒ¬ã‚¯ãƒ†ã‚£ãƒ–ã‚’è‡ªå‹•æ¤œå‡ºã—ã€æ­£ç¢ºãªã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆå¤‰æ›ã‚’è¡Œã„ã¾ã™ã€‚

#### 6.1.1. è§£æ±ºã•ã‚ŒãŸå•é¡Œ

**ä»¥å‰ã®å•é¡Œ**: `parse_sim_timeout()` ãŒå¸¸ã« `timescale 1ns/1ps` ã‚’ä»®å®šã—ã¦ã„ãŸãŸã‚ã€ç•°ãªã‚‹ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ï¼ˆä¾‹: `timescale 1ps/1fs`ï¼‰ã‚’ä½¿ç”¨ã™ã‚‹é«˜é€Ÿ SerDes ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã§ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆå€¤ãŒä¸æ­£ç¢ºã«ãªã‚‹è‡´å‘½çš„ãªãƒã‚°ãŒã‚ã‚Šã¾ã—ãŸã€‚

```python
# ğŸš¨ æ—§å®Ÿè£…ã®å•é¡Œç‚¹
# timescale 1ps/1fs ã®ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã§ï¼š
#   sim_timeout: "50us" â†’ 50000 ã«å¤‰æ›ï¼ˆèª¤ã‚Šï¼‰
#   å®Ÿéš›ã®ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ: 50000ps = 0.05usï¼ˆæ„å›³ã® 1000åˆ†ã®1ï¼ï¼‰
```

**æ–°ã—ã„è§£æ±ºç­–**: ãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ã‚¢ãƒ—ãƒ­ãƒ¼ãƒã«ã‚ˆã‚‹è‡ªå‹•æ¤œå‡º + ã‚ªãƒ—ã‚·ãƒ§ãƒ³ã®ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰

### 6.2. ä¸»ãªæ©Ÿèƒ½

#### 6.2.1. è‡ªå‹•ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«æ¤œå‡º

ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰ `timescale` ãƒ‡ã‚£ãƒ¬ã‚¯ãƒ†ã‚£ãƒ–ã‚’è‡ªå‹•çš„ã«èª­ã¿å–ã‚Šã¾ã™ã€‚

```python
def extract_timescale(sv_file_path):
    """
    SystemVerilog ãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰ timescale ãƒ‡ã‚£ãƒ¬ã‚¯ãƒ†ã‚£ãƒ–ã‚’è§£æ

    Args:
        sv_file_path: SystemVerilog ãƒ•ã‚¡ã‚¤ãƒ«ã®ãƒ‘ã‚¹

    Returns:
        tuple: (unit, precision) ä¾‹: ('1ns', '1ps'), ('1ps', '1fs')
               timescale ãŒè¦‹ã¤ã‹ã‚‰ãªã„å ´åˆã¯ (None, None)

    Examples:
        `timescale 1ns / 1ps  â†’ ('1ns', '1ps')
        `timescale 1ps/1fs    â†’ ('1ps', '1fs')
        `timescale 100fs/1fs  â†’ ('100fs', '1fs')
    """
    try:
        with open(sv_file_path, 'r', encoding='utf-8') as f:
            for line in f:
                # `timescale <unit> / <precision> ã«ãƒãƒƒãƒ
                # ç©ºç™½ã®ãƒãƒªã‚¨ãƒ¼ã‚·ãƒ§ãƒ³ã¨ä¿‚æ•°ï¼ˆä¾‹: 100fsï¼‰ã«å¯¾å¿œ
                match = re.match(r'`timescale\s+(\d+\.?\d*\s*\w+)\s*/\s*(\d+\.?\d*\s*\w+)', line.strip())
                if match:
                    unit = match.group(1).replace(' ', '')
                    precision = match.group(2).replace(' ', '')
                    return (unit, precision)
    except FileNotFoundError:
        print(f"Warning: File not found: {sv_file_path}")
    except Exception as e:
        print(f"Warning: Error reading {sv_file_path}: {e}")

    return (None, None)
```

#### 6.2.2. ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¯¾å¿œå¤‰æ›

æ¤œå‡ºã•ã‚ŒãŸã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã«åŸºã¥ã„ã¦æ­£ç¢ºã«å¤‰æ›ã—ã¾ã™ã€‚

**å¤‰æ›ä¾‹**:

| ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ | ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ« | è¨ˆç®— | çµæœ |
|--------------|----------------|------|------|
| `"50us"` | `1ns/1ps` | 50Î¼s Ã· 1ns | 50000 time units |
| `"50us"` | `1ps/1fs` | 50Î¼s Ã· 1ps | 50000000 time units |
| `"100ns"` | `1ps/1fs` | 100ns Ã· 1ps | 100000 time units |
| `"1ms"` | `100fs/1fs` | 1ms Ã· 100fs | 10000000000 time units |

#### 6.2.3. æ¤œè¨¼ã¨è­¦å‘Š

RTL ãƒ•ã‚¡ã‚¤ãƒ«ã¨ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã§ç•°ãªã‚‹ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãŒä½¿ç”¨ã•ã‚Œã¦ã„ã‚‹å ´åˆã€è­¦å‘Šã‚’è¡¨ç¤ºã—ã¾ã™ã€‚

```python
def validate_timescales(self):
    """
    ã™ã¹ã¦ã®ã‚½ãƒ¼ã‚¹ãƒ•ã‚¡ã‚¤ãƒ«é–“ã§ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã®æ•´åˆæ€§ã‚’æ¤œè¨¼
    æ··åœ¨ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãŒæ¤œå‡ºã•ã‚ŒãŸå ´åˆã¯è­¦å‘Šã‚’å‡ºåŠ›
    """
    timescales = []

    # ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã‚’ãƒã‚§ãƒƒã‚¯
    tb_file = self.tb_dir / self.testbench_file
    tb_ts = extract_timescale(tb_file)
    if tb_ts != (None, None):
        timescales.append(('testbench', self.testbench_file, tb_ts[0]))

    # RTL ãƒ•ã‚¡ã‚¤ãƒ«ã‚’ãƒã‚§ãƒƒã‚¯
    for rtl_file in self.rtl_files:
        rtl_path = self.rtl_dir / rtl_file
        rtl_ts = extract_timescale(rtl_path)
        if rtl_ts != (None, None):
            timescales.append(('RTL', rtl_file, rtl_ts[0]))

    # ä¸æ•´åˆã‚’ãƒã‚§ãƒƒã‚¯
    if timescales:
        unique_timescales = set(ts[2] for ts in timescales)
        if len(unique_timescales) > 1:
            print(f"   âš ï¸  WARNING: Mixed timescales detected in test '{self.test_name}':")
            for file_type, filename, ts in timescales:
                print(f"      {file_type:10s}: {filename:30s} â†’ timescale {ts}")
            print(f"      Using testbench timescale for simulation timeout calculation")
```

**è­¦å‘Šå‡ºåŠ›ä¾‹**:
```
âš ï¸  WARNING: Mixed timescales detected in test 'serdes_integration'
   testbench : serdes_full_tb.sv              â†’ timescale 1ps
   RTL       : counter.sv                     â†’ timescale 1ns
   RTL       : tx_ffe.sv                      â†’ timescale 1ps
   Using testbench timescale for simulation timeout calculation
```

#### 6.2.4. ã‚ªãƒ—ã‚·ãƒ§ãƒ³ã® YAML ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰

å¿…è¦ã«å¿œã˜ã¦ã€YAML è¨­å®šã§æ˜ç¤ºçš„ã«ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’æŒ‡å®šã§ãã¾ã™ã€‚

```yaml
tests:
  - name: serdes_tx
    sim_timeout: "100us"
    timescale: "1ps"  # è‡ªå‹•æ¤œå‡ºã‚’ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰ï¼ˆé«˜é€Ÿ SerDes ç”¨ï¼‰
```

### 6.3. ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«é¸æŠã‚¬ã‚¤ãƒ‰ãƒ©ã‚¤ãƒ³

è¨­è¨ˆã®å‹•ä½œå‘¨æ³¢æ•°ã«åŸºã¥ã„ã¦é©åˆ‡ãªã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’é¸æŠã—ã¾ã™ï¼š

#### 6.3.1. ä½é€Ÿãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ« (<1 GHz)
```systemverilog
`timescale 1ns / 1ps
```
- **ç”¨é€”**: ã‚«ã‚¦ãƒ³ã‚¿ã€ã‚¹ãƒ†ãƒ¼ãƒˆãƒã‚·ãƒ³ã€åˆ¶å¾¡ãƒ­ã‚¸ãƒƒã‚¯ã€ä¸€èˆ¬çš„ãªãƒ‡ã‚¸ã‚¿ãƒ«å›è·¯
- **åˆ†è§£èƒ½**: 1 ãƒŠãƒç§’ã®æ™‚é–“å˜ä½ã€1 ãƒ”ã‚³ç§’ã®ç²¾åº¦
- **ä¾‹**: 100 MHz ã‚·ã‚¹ãƒ†ãƒ ï¼ˆ10ns å‘¨æœŸï¼‰ã¯ 1ns åˆ†è§£èƒ½ãŒå¿…è¦

#### 6.3.2. é«˜é€Ÿ SerDes (10-25 Gbps)
```systemverilog
`timescale 1ps / 1fs
```
- **ç”¨é€”**: FFEã€DFEã€CTLEã€CDRã€ã‚·ãƒªã‚¢ãƒ©ã‚¤ã‚¶/ãƒ‡ã‚·ãƒªã‚¢ãƒ©ã‚¤ã‚¶
- **åˆ†è§£èƒ½**: 1 ãƒ”ã‚³ç§’ã®æ™‚é–“å˜ä½ã€1 ãƒ•ã‚§ãƒ ãƒˆç§’ã®ç²¾åº¦
- **ä¾‹**: 25 Gbps ã‚·ã‚¹ãƒ†ãƒ ï¼ˆ40ps ãƒ“ãƒƒãƒˆå‘¨æœŸï¼‰ã¯ 1ps åˆ†è§£èƒ½ãŒå¿…è¦

#### 6.3.3. è¶…é«˜é€Ÿ (>25 Gbps)
```systemverilog
`timescale 100fs / 1fs
```
- **ç”¨é€”**: ãƒ”ã‚³ç§’ä»¥ä¸‹ã®åˆ†è§£èƒ½ãŒå¿…è¦ãªè¨­è¨ˆ
- **åˆ†è§£èƒ½**: 100 ãƒ•ã‚§ãƒ ãƒˆç§’ã®æ™‚é–“å˜ä½ã€1 ãƒ•ã‚§ãƒ ãƒˆç§’ã®ç²¾åº¦
- **ä½¿ç”¨é »åº¦**: ç¨€ï¼ˆè¶…é«˜é€Ÿè¨­è¨ˆã®ã¿ï¼‰

### 6.4. å®Ÿéš›ã®ä½¿ç”¨ä¾‹

#### 6.4.1. ä¾‹1: ä½é€Ÿãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ï¼ˆæ—¢å­˜ã®ãƒ†ã‚¹ãƒˆï¼‰

```yaml
# test_config.yaml
- name: counter
  sim_timeout: "50us"

# counter_tb.sv ã«è¨˜è¿°
`timescale 1ns / 1ps

# çµæœ
# ãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯ãŒæ¤œå‡º: 1ns timescale
# è¨ˆç®—: 50Î¼s Ã· 1ns = 50000 time units
# å‡ºåŠ›: Simulation timeout: 50us â†’ 50000 time units (timescale: 1ns/1ps)
```

#### 6.4.2. ä¾‹2: é«˜é€Ÿ SerDes FFEï¼ˆå°†æ¥ã®ãƒ†ã‚¹ãƒˆï¼‰

```yaml
# test_config.yaml
- name: tx_ffe
  sim_timeout: "100us"
  testbench_file: tx/tx_ffe_tb.sv
  rtl_files:
    - tx/tx_ffe.sv

# tx_ffe_tb.sv ã«è¨˜è¿°
`timescale 1ps / 1fs

# çµæœ
# ãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯ãŒæ¤œå‡º: 1ps timescale
# è¨ˆç®—: 100Î¼s Ã· 1ps = 100000000 time units
# å‡ºåŠ›: Simulation timeout: 100us â†’ 100000000 time units (timescale: 1ps/1fs)
```

#### 6.4.3. ä¾‹3: ä¿‚æ•°ä»˜ãã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«

```yaml
# test_config.yaml
- name: ultra_fast
  sim_timeout: "1ms"

# ultra_fast_tb.sv ã«è¨˜è¿°
`timescale 100fs / 1fs

# çµæœ
# ãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯ãŒæ¤œå‡º: 100fs timescale
# è¨ˆç®—: 1ms Ã· 100fs = 10000000000 time units
# å‡ºåŠ›: Simulation timeout: 1ms â†’ 10000000000 time units (timescale: 100fs/1fs)
```

### 6.5. æµ®å‹•å°æ•°ç‚¹ç²¾åº¦ã®ä¿®æ­£

ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆè¨ˆç®—ã§æµ®å‹•å°æ•°ç‚¹ç²¾åº¦ã®å•é¡ŒãŒç™ºç”Ÿã—ãªã„ã‚ˆã†ã€`round()` ã‚’ä½¿ç”¨ã—ã¦ã„ã¾ã™ã€‚

```python
# ğŸš¨ ä»¥å‰ã®å•é¡Œ
timeout_seconds / timescale_seconds = 49999.99999999999
int(result) = 49999  # åˆ‡ã‚Šæ¨ã¦ã§ä¸æ­£ç¢º

# âœ… ä¿®æ­£å¾Œ
timeout_seconds / timescale_seconds = 49999.99999999999
round(result) = 50000  # æ­£ã—ã„ä¸¸ã‚
```

### 6.6. å®Ÿè¡Œæ™‚ã®æ¤œè¨¼

ãƒ†ã‚¹ãƒˆã‚’å®Ÿè¡Œã—ã¦ã€æ­£ã—ã„ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¤‰æ›ã‚’ç¢ºèªã§ãã¾ã™ï¼š

```bash
uv run python3 scripts/run_test.py --test counter
```

**æœŸå¾…ã•ã‚Œã‚‹å‡ºåŠ›**:
```
ğŸ”¨ Compiling test 'counter' with Verilator...
   Simulation timeout: 50us â†’ 50000 time units (timescale: 1ns/1ps)
   âœ“ Compilation successful
```

å‡ºåŠ›ã«ã¯ä»¥ä¸‹ãŒè¡¨ç¤ºã•ã‚Œã¾ã™ï¼š
- **å…¥åŠ›**: `50us`ï¼ˆYAML ã‹ã‚‰ï¼‰
- **å¤‰æ›**: `50000 time units`ï¼ˆè¨ˆç®—çµæœï¼‰
- **ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«**: `1ns/1ps`ï¼ˆãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã‹ã‚‰æ¤œå‡ºï¼‰

### 6.7. ç§»è¡Œã‚¬ã‚¤ãƒ‰

#### 6.7.1. æ—¢å­˜ã®ãƒ†ã‚¹ãƒˆï¼ˆå¤‰æ›´ä¸è¦ï¼‰

æ—¢å­˜ã®ãƒ†ã‚¹ãƒˆãŒ `timescale 1ns/1ps` ã‚’ä½¿ç”¨ã—ã¦ã„ã‚‹å ´åˆã€å¤‰æ›´ã¯ä¸è¦ã§ã™ï¼š

```yaml
# tests/test_config.yamlï¼ˆå¤‰æ›´ä¸è¦ï¼‰
- name: counter
  sim_timeout: "50us"  # è‡ªå‹•çš„ã«å‹•ä½œ
```

#### 6.7.2. SerDes ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®è¿½åŠ 

ãƒ”ã‚³ç§’ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’ä½¿ç”¨ã™ã‚‹ SerDes ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã‚’è¿½åŠ ã™ã‚‹å ´åˆï¼š

1. **é©åˆ‡ãªã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã§ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã‚’ä½œæˆ**:
```systemverilog
`timescale 1ps / 1fs  // é«˜é€Ÿ SerDes

module tx_ffe_tb #(parameter SIM_TIMEOUT = 100000000);
  // ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒå®Ÿè£…
endmodule
```

2. **YAML è¨­å®šã«è¿½åŠ **ï¼ˆè‡ªå‹•æ¤œå‡ºãŒå‡¦ç†ï¼‰:
```yaml
- name: tx_ffe
  sim_timeout: "100us"  # è‡ªå‹•çš„ã« 1ps ã‚’æ¤œå‡º
  testbench_file: tx/tx_ffe_tb.sv
  rtl_files:
    - tx/tx_ffe.sv
```

3. **æ­£ã—ã„å¤‰æ›ã‚’ç¢ºèª**:
```bash
uv run python3 scripts/run_test.py --test tx_ffe
# æœŸå¾…: Simulation timeout: 100us â†’ 100000000 time units (timescale: 1ps/1fs)
```

---

## 7. ã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³å¼•æ•°

### 7.1. å¼•æ•°ã®å®šç¾©

```python
def main():
    parser = argparse.ArgumentParser(
        description="Run SystemVerilog tests with Verilator (YAML-based)",
        formatter_class=argparse.RawDescriptionHelpFormatter,
        epilog="""
Examples:
  # Run all enabled tests
  python3 run_test.py --all

  # Run specific test
  python3 run_test.py --test counter --view

  # List available tests
  python3 run_test.py --list

  # Use custom config file
  python3 run_test.py --config my_tests.yaml --test counter
        """
    )

    parser.add_argument(
        "--config",
        default="tests/test_config.yaml",
        help="Path to YAML config file (default: tests/test_config.yaml)"
    )
    parser.add_argument(
        "--test",
        help="Run specific test by name"
    )
    parser.add_argument(
        "--all",
        action="store_true",
        help="Run all enabled tests"
    )
    parser.add_argument(
        "--list",
        action="store_true",
        help="List all available tests"
    )
    parser.add_argument(
        "--clean",
        action="store_true",
        help="Clean simulation artifacts before running"
    )
    parser.add_argument(
        "--clean-only",
        action="store_true",
        help="Only clean artifacts, don't run tests"
    )
    parser.add_argument(
        "--view",
        action="store_true",
        help="Open GTKWave after simulation"
    )
```

### 7.2. ä½¿ç”¨ä¾‹

1. **ãƒ†ã‚¹ãƒˆãƒªã‚¹ãƒˆã®è¡¨ç¤º**:
   ```bash
   python3 scripts/run_test.py --list
   ```

2. **å˜ä¸€ãƒ†ã‚¹ãƒˆã®å®Ÿè¡Œ**:
   ```bash
   python3 scripts/run_test.py --test counter
   ```

3. **æ³¢å½¢ãƒ“ãƒ¥ãƒ¼ã‚¢ä»˜ãã§å®Ÿè¡Œ**:
   ```bash
   python3 scripts/run_test.py --test counter --view
   ```

4. **ã‚¯ãƒªãƒ¼ãƒ³ãƒ“ãƒ«ãƒ‰**:
   ```bash
   python3 scripts/run_test.py --clean --test counter
   ```

5. **ã™ã¹ã¦ã®ãƒ†ã‚¹ãƒˆã‚’å®Ÿè¡Œ**:
   ```bash
   python3 scripts/run_test.py --all
   ```

6. **ã‚¯ãƒªãƒ¼ãƒ³ã‚¢ãƒƒãƒ—ã®ã¿**:
   ```bash
   python3 scripts/run_test.py --clean-only --test counter
   ```

7. **ã‚«ã‚¹ã‚¿ãƒ è¨­å®šãƒ•ã‚¡ã‚¤ãƒ«**:
   ```bash
   python3 scripts/run_test.py --config custom_tests.yaml --test mytest
   ```

---

## 8. ãƒ†ã‚¹ãƒˆãƒ•ãƒ­ãƒ¼

### 8.1. å®Œå…¨ãªå®Ÿè¡Œãƒ•ãƒ­ãƒ¼

```python
def run(self, view=False):
    """Run complete test flow for this test"""
    print("=" * 70)
    print(f"  Test: {self.test_name}")
    if 'description' in self.test_config:
        print(f"  Description: {self.test_config['description']}")
    print("=" * 70)
    print()

    # Compile
    if not self.verilate():
        return False

    # Simulate
    if not self.run_simulation():
        return False

    # View waveform if requested
    if view and self.vcd_file.exists():
        self.view_waveform()

    return True
```

### 8.2. ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ãƒ•ã‚§ãƒ¼ã‚º (`verilate()`)

```python
def verilate(self):
    """Compile SystemVerilog with Verilator"""
    print(f"ğŸ”¨ Compiling test '{self.test_name}' with Verilator...")

    # Build command
    cmd = ["verilator"]

    # Add common flags
    cmd.extend(self.verilator_config.get('common_flags', []))

    # Add test-specific flags
    cmd.extend(self.test_config.get('verilator_extra_flags', []))

    # Add output directory
    cmd.extend(["-Mdir", str(self.obj_dir)])

    # Add top module
    cmd.extend(["--top-module", self.top_module])

    # Add RTL search path
    cmd.extend(["-y", str(self.rtl_dir)])

    # Add simulation timeout parameter if specified
    if 'sim_timeout' in self.test_config:
        sim_timeout_str = self.test_config['sim_timeout']
        sim_timeout_value = parse_sim_timeout(sim_timeout_str)
        cmd.append(f"-GSIM_TIMEOUT={sim_timeout_value}")
        print(f"   Simulation timeout: {sim_timeout_str} ({sim_timeout_value} time units)")

    # Add RTL files explicitly (supports subdirectory paths like tx/tx_ffe.sv)
    for rtl_file in self.rtl_files:
        rtl_path = self.rtl_dir / rtl_file
        cmd.append(str(rtl_path))

    # Add testbench file
    cmd.append(str(self.tb_dir / self.testbench_file))

    print(f"   Command: {' '.join(cmd)}")
```

**å®Ÿè¡Œã•ã‚Œã‚‹ã‚³ãƒãƒ³ãƒ‰ä¾‹**:
```bash
verilator --timing --binary --trace -Wno-TIMESCALEMOD \
  -Mdir sim/obj_dir \
  --top-module counter_tb \
  -y rtl \
  -GSIM_TIMEOUT=50000 \
  rtl/counter.sv \
  tb/counter_tb.sv
```

### 8.3. ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ãƒ•ã‚§ãƒ¼ã‚º (`run_simulation()`)

```python
def run_simulation(self):
    """Execute the simulation"""
    print(f"ğŸš€ Running simulation for '{self.test_name}'...")

    if not self.executable.exists():
        print(f"âœ— Executable not found: {self.executable}")
        return False

    # Get execution timeout from verilator config (for freeze protection)
    timeout_seconds = None
    if 'execution_timeout' in self.verilator_config:
        timeout_seconds = parse_timeout(self.verilator_config['execution_timeout'])
        print(f"   Execution timeout: {self.verilator_config['execution_timeout']} ({timeout_seconds}s)")

    try:
        # Make sure waves directory exists
        self.waves_dir.mkdir(parents=True, exist_ok=True)

        result = subprocess.run(
            [str(self.executable)],
            cwd=self.project_root,
            check=True,
            capture_output=True,
            text=True,
            timeout=timeout_seconds
        )

        print(result.stdout)
        if result.stderr:
            print(result.stderr)

        # Check if VCD file was created
        if self.vcd_file.exists():
            vcd_size = self.vcd_file.stat().st_size
            print(f"âœ“ Simulation complete (VCD: {vcd_size} bytes)\n")
            return True
        else:
            print("âš  VCD file not generated (may be normal for some tests)\n")
            return True  # Not necessarily a failure

    except subprocess.TimeoutExpired:
        print(f"âœ— Simulation TIMEOUT (exceeded {timeout_seconds}s)")
        print(f"   The testbench may have an infinite loop or insufficient timeout value")
        return False

    except subprocess.CalledProcessError as e:
        print("âœ— Simulation FAILED")
        print(f"\nStdout:\n{e.stdout}")
        print(f"\nStderr:\n{e.stderr}")
        return False
```

### 8.4. æ³¢å½¢è¡¨ç¤ºãƒ•ã‚§ãƒ¼ã‚º (`view_waveform()`)

```python
def view_waveform(self):
    """Open GTKWave to view waveform"""
    if not self.vcd_file.exists():
        print(f"âœ— VCD file not found: {self.vcd_file}")
        return False

    print(f"ğŸ“Š Opening GTKWave with {self.vcd_file}...")

    try:
        subprocess.Popen(
            ["gtkwave", str(self.vcd_file)],
            stdout=subprocess.DEVNULL,
            stderr=subprocess.DEVNULL
        )
        print("âœ“ GTKWave launched\n")
        return True

    except FileNotFoundError:
        print("âœ— GTKWave not found. Please install gtkwave.")
        return False
```

### 8.5. ãƒ†ã‚¹ãƒˆã‚µãƒãƒªãƒ¼

```python
# Print summary
if not args.clean_only and results:
    print("\n" + "=" * 70)
    print("  TEST SUMMARY")
    print("=" * 70)

    passed = sum(1 for v in results.values() if v)
    failed = sum(1 for v in results.values() if not v)

    for test_name, success in results.items():
        status = "âœ“ PASSED" if success else "âœ— FAILED"
        print(f"  {test_name:30s} {status}")

    print("-" * 70)
    print(f"  Total: {len(results)}  |  Passed: {passed}  |  Failed: {failed}")
    print("=" * 70)

    return 0 if failed == 0 else 1
```

**å‡ºåŠ›ä¾‹**:
```
======================================================================
  TEST SUMMARY
======================================================================
  counter                        âœ“ PASSED
  demux_4bit                     âœ“ PASSED
----------------------------------------------------------------------
  Total: 2  |  Passed: 2  |  Failed: 0
======================================================================
```

---

## 9. ãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°

### 9.1. PyYAML ãŒã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ«ã•ã‚Œã¦ã„ãªã„

**ã‚¨ãƒ©ãƒ¼**:
```
Error: PyYAML is required. Install with: pip3 install pyyaml
```

**è§£æ±ºç­–**:
```bash
pip3 install pyyaml
# ã¾ãŸã¯ uv ã‚’ä½¿ç”¨
uv sync
```

### 9.2. è¨­å®šãƒ•ã‚¡ã‚¤ãƒ«ãŒè¦‹ã¤ã‹ã‚‰ãªã„

**ã‚¨ãƒ©ãƒ¼**:
```
Error: Config file not found: tests/test_config.yaml
```

**è§£æ±ºç­–**:
- ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆãƒ«ãƒ¼ãƒˆã‹ã‚‰å®Ÿè¡Œã—ã¦ã„ã‚‹ã“ã¨ã‚’ç¢ºèª
- è¨­å®šãƒ•ã‚¡ã‚¤ãƒ«ã®ãƒ‘ã‚¹ã‚’ `--config` ã‚ªãƒ—ã‚·ãƒ§ãƒ³ã§æŒ‡å®š

```bash
python3 scripts/run_test.py --config path/to/config.yaml
```

### 9.3. ãƒ†ã‚¹ãƒˆãŒè¦‹ã¤ã‹ã‚‰ãªã„

**ã‚¨ãƒ©ãƒ¼**:
```
Error: Test 'mytest' not found
Available tests: counter, demux_4bit
```

**è§£æ±ºç­–**:
- `--list` ã§ãƒ†ã‚¹ãƒˆåã‚’ç¢ºèª
- YAML ãƒ•ã‚¡ã‚¤ãƒ«ã§ãƒ†ã‚¹ãƒˆãŒå®šç¾©ã•ã‚Œã¦ã„ã‚‹ã‹ç¢ºèª

```bash
python3 scripts/run_test.py --list
```

### 9.4. ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã‚¨ãƒ©ãƒ¼

**ã‚¨ãƒ©ãƒ¼**:
```
âœ— Compilation FAILED
```

**è§£æ±ºç­–**:
- Verilator ã®ã‚¨ãƒ©ãƒ¼ãƒ¡ãƒƒã‚»ãƒ¼ã‚¸ã‚’ç¢ºèª
- RTL ãƒ•ã‚¡ã‚¤ãƒ«ã®ãƒ‘ã‚¹ãŒæ­£ã—ã„ã‹ç¢ºèª
- `verilator_extra_flags` ã§è¿½åŠ ãƒ•ãƒ©ã‚°ãŒå¿…è¦ã‹ç¢ºèª

### 9.5. ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ

**ã‚¨ãƒ©ãƒ¼**:
```
âœ— Simulation TIMEOUT (exceeded 30.0s)
The testbench may have an infinite loop or insufficient timeout value
```

**è§£æ±ºç­–**:
- ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã«ç„¡é™ãƒ«ãƒ¼ãƒ—ãŒãªã„ã‹ç¢ºèª
- `execution_timeout` ã®å€¤ã‚’å¢—ã‚„ã™
- `sim_timeout` ã®å€¤ã‚’å¢—ã‚„ã™

### 9.6. VCD ãƒ•ã‚¡ã‚¤ãƒ«ãŒç”Ÿæˆã•ã‚Œãªã„

**è­¦å‘Š**:
```
âš  VCD file not generated (may be normal for some tests)
```

**è§£æ±ºç­–**:
- ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã« `$dumpfile()` ã¨ `$dumpvars()` ãŒã‚ã‚‹ã‹ç¢ºèª
- ãƒ•ã‚¡ã‚¤ãƒ«ãƒ‘ã‚¹ãŒ `sim/waves/{test_name}.vcd` ã¨ä¸€è‡´ã—ã¦ã„ã‚‹ã‹ç¢ºèª

```systemverilog
initial begin
    $dumpfile("sim/waves/counter.vcd");
    $dumpvars(0, counter_tb);
end
```

### 9.7. GTKWave ãŒèµ·å‹•ã—ãªã„

**ã‚¨ãƒ©ãƒ¼**:
```
âœ— GTKWave not found. Please install gtkwave.
```

**è§£æ±ºç­–**:
```bash
sudo apt install gtkwave  # Ubuntu/Debian
```

### 9.8. ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆãŒæ—©ã™ãã‚‹ï¼é…ã™ãã‚‹ï¼ˆã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«é–¢é€£ï¼‰

**ç—‡çŠ¶**:
- ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ãŒæœŸå¾…ã‚ˆã‚Šæ—©ãçµ‚äº†ã™ã‚‹
- ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆå€¤ãŒä¸æ­£ç¢º

**åŸå› **:
ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã®ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãŒæœŸå¾…ã¨ç•°ãªã‚‹å¯èƒ½æ€§ãŒã‚ã‚Šã¾ã™ã€‚

**è§£æ±ºç­–**:
```bash
# ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã®ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’ç¢ºèª
grep "timescale" tb/your_testbench.sv

# æœŸå¾…ã¨ç•°ãªã‚‹å ´åˆï¼š
# æ–¹æ³•1: .sv ãƒ•ã‚¡ã‚¤ãƒ«ã‚’ä¿®æ­£ï¼ˆæ¨å¥¨ï¼‰
# æ–¹æ³•2: YAML ã§æ˜ç¤ºçš„ã«ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰
```

**YAML ã§ã®ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰ä¾‹**:
```yaml
- name: your_test
  sim_timeout: "100us"
  timescale: "1ps"  # è‡ªå‹•æ¤œå‡ºã‚’ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰
```

### 9.9. ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«æ··åœ¨ã®è­¦å‘Š

**è­¦å‘Š**:
```
âš ï¸  WARNING: Mixed timescales detected in test 'example'
   testbench : example_tb.sv â†’ timescale 1ns
   RTL       : module_a.sv   â†’ timescale 1ps
   Using testbench timescale for simulation timeout calculation
```

**åŸå› **:
ãƒ†ã‚¹ãƒˆã«å«ã¾ã‚Œã‚‹ãƒ•ã‚¡ã‚¤ãƒ«ã§ç•°ãªã‚‹ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãŒä½¿ç”¨ã•ã‚Œã¦ã„ã¾ã™ã€‚

**è§£æ±ºç­–**:
```bash
# ã™ã¹ã¦ã®ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’ç¢ºèª
grep -r "timescale" rtl/ tb/

# ãƒ™ã‚¹ãƒˆãƒ—ãƒ©ã‚¯ãƒ†ã‚£ã‚¹: 1ã¤ã®ãƒ†ã‚¹ãƒˆå†…ã§ã¯åŒã˜ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’ä½¿ç”¨
```

**è¨­è¨ˆãƒ‰ãƒ¡ã‚¤ãƒ³åˆ¥ã®æ¨å¥¨ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«**:
- ä½é€Ÿãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ« (<1 GHz): `timescale 1ns / 1ps`
- é«˜é€Ÿ SerDes (10-25 Gbps): `timescale 1ps / 1fs`

### 9.10. ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ãŒæ¤œå‡ºã•ã‚Œãªã„

**è­¦å‘Š**:
```
Warning: No timescale found, defaulting to 1ns/1ps
```

**åŸå› **:
.sv ãƒ•ã‚¡ã‚¤ãƒ«ã« `timescale` ãƒ‡ã‚£ãƒ¬ã‚¯ãƒ†ã‚£ãƒ–ãŒã‚ã‚Šã¾ã›ã‚“ã€‚

**è§£æ±ºç­–**:
ã™ã¹ã¦ã® .sv ãƒ•ã‚¡ã‚¤ãƒ«ã®å…ˆé ­ã« `timescale` ã‚’è¿½åŠ ï¼š

```systemverilog
`timescale 1ns / 1ps  // ãƒ•ã‚¡ã‚¤ãƒ«ã®å…ˆé ­ã«è¿½åŠ 

module your_module;
  // ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«å®Ÿè£…
endmodule
```

---

## 10. ã¾ã¨ã‚

`run_test.py` ã¯ä»¥ä¸‹ã®æ©Ÿèƒ½ã‚’æä¾›ã—ã¾ã™ï¼š

âœ… **YAML ãƒ™ãƒ¼ã‚¹ã®ãƒ†ã‚¹ãƒˆç®¡ç†**: è¤‡æ•°ãƒ†ã‚¹ãƒˆã‚’è¨­å®šãƒ•ã‚¡ã‚¤ãƒ«ã§ä¸€å…ƒç®¡ç†
âœ… **è‡ªå‹•åŒ–ã•ã‚ŒãŸãƒ•ãƒ­ãƒ¼**: ã‚³ãƒ³ãƒ‘ã‚¤ãƒ« â†’ ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ â†’ æ³¢å½¢è¡¨ç¤º
âœ… **æŸ”è»Ÿãªã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ**: ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æ™‚é–“ã¨å®Ÿè¡Œæ™‚é–“ã®ä¸¡æ–¹ã‚’åˆ¶å¾¡
âœ… **â­ ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«è‡ªå‹•æ¤œå‡º**: SystemVerilog ã® `timescale` ã‚’è‡ªå‹•çš„ã«èªè­˜ã—ã¦æ­£ç¢ºã«å¤‰æ›
âœ… **ã‚µãƒ–ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªå¯¾å¿œ**: éšå±¤çš„ãªãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ§‹é€ ã‚’ã‚µãƒãƒ¼ãƒˆ
âœ… **è©³ç´°ãªãƒ¬ãƒãƒ¼ãƒˆ**: ãƒ†ã‚¹ãƒˆçµæœã®ã‚µãƒãƒªãƒ¼è¡¨ç¤º

### 10.1. æ–°æ©Ÿèƒ½ï¼ˆã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«å¯¾å¿œï¼‰

- ğŸ¯ **è‡ªå‹•æ¤œå‡º**: ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã‹ã‚‰ `timescale` ã‚’è‡ªå‹•çš„ã«èª­ã¿å–ã‚Š
- ğŸ”„ **æ­£ç¢ºãªå¤‰æ›**: ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã«åŸºã¥ã„ã¦ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆã‚’æ­£ç¢ºã«è¨ˆç®—
- âš ï¸ **æ¤œè¨¼æ©Ÿèƒ½**: æ··åœ¨ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ã‚’è­¦å‘Š
- ğŸ› ï¸ **ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰**: YAML ã§æ˜ç¤ºçš„ã«æŒ‡å®šå¯èƒ½
- ğŸš€ **å°†æ¥å¯¾å¿œ**: é«˜é€Ÿ SerDes ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ï¼ˆ`timescale 1ps/1fs`ï¼‰ã«å¯¾å¿œ

ã“ã®ã‚¹ã‚¯ãƒªãƒ—ãƒˆã‚’ä½¿ç”¨ã™ã‚‹ã“ã¨ã§ã€SystemVerilog ã®æ¤œè¨¼ä½œæ¥­ã‚’åŠ¹ç‡åŒ–ã§ãã¾ã™ã€‚

---

## 11. å‚è€ƒæƒ…å ±

### 11.1. YAML è¨­å®šãƒ•ã‚¡ã‚¤ãƒ«ã®ä¾‹

```yaml
project:
  rtl_dir: rtl
  tb_dir: tb
  sim_dir: sim
  obj_dir: sim/obj_dir
  waves_dir: sim/waves

verilator:
  common_flags:
    - --timing
    - --binary
    - --trace
    - -Wno-TIMESCALEMOD
  execution_timeout: "30s"

tests:
  - name: counter
    enabled: true
    description: "8-bit synchronous counter test"
    top_module: counter_tb
    testbench_file: counter_tb.sv
    rtl_files:
      - counter.sv
    verilator_extra_flags: []
    sim_timeout: "50us"
```

### 11.2. ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒã®ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆ

```systemverilog
`timescale 1ns / 1ps

module mymodule_tb #(
    parameter SIM_TIMEOUT = 50000  // Default timeout
);
    // VCD dump
    initial begin
        $dumpfile("sim/waves/mymodule.vcd");
        $dumpvars(0, mymodule_tb);
    end

    // Test sequence
    initial begin
        // Your test logic here

        $display("*** Test completed ***");
        $finish;
    end

    // Timeout watchdog
    initial begin
        #SIM_TIMEOUT;
        $display("ERROR: Simulation timeout");
        $finish;
    end
endmodule
```
