#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xaba650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa82320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xa89e70 .functor NOT 1, L_0xae8ab0, C4<0>, C4<0>, C4<0>;
L_0xae8890 .functor XOR 2, L_0xae8730, L_0xae87f0, C4<00>, C4<00>;
L_0xae89a0 .functor XOR 2, L_0xae8890, L_0xae8900, C4<00>, C4<00>;
v0xae3a20_0 .net *"_ivl_10", 1 0, L_0xae8900;  1 drivers
v0xae3b20_0 .net *"_ivl_12", 1 0, L_0xae89a0;  1 drivers
v0xae3c00_0 .net *"_ivl_2", 1 0, L_0xae6d40;  1 drivers
v0xae3cc0_0 .net *"_ivl_4", 1 0, L_0xae8730;  1 drivers
v0xae3da0_0 .net *"_ivl_6", 1 0, L_0xae87f0;  1 drivers
v0xae3ed0_0 .net *"_ivl_8", 1 0, L_0xae8890;  1 drivers
v0xae3fb0_0 .net "a", 0 0, v0xae0510_0;  1 drivers
v0xae4050_0 .net "b", 0 0, v0xae05b0_0;  1 drivers
v0xae40f0_0 .net "c", 0 0, v0xae0650_0;  1 drivers
v0xae4190_0 .var "clk", 0 0;
v0xae4230_0 .net "d", 0 0, v0xae0790_0;  1 drivers
v0xae42d0_0 .net "out_pos_dut", 0 0, L_0xae82a0;  1 drivers
v0xae4370_0 .net "out_pos_ref", 0 0, L_0xae58a0;  1 drivers
v0xae4410_0 .net "out_sop_dut", 0 0, L_0xae6ef0;  1 drivers
v0xae44b0_0 .net "out_sop_ref", 0 0, L_0xabbb60;  1 drivers
v0xae4550_0 .var/2u "stats1", 223 0;
v0xae45f0_0 .var/2u "strobe", 0 0;
v0xae4690_0 .net "tb_match", 0 0, L_0xae8ab0;  1 drivers
v0xae4760_0 .net "tb_mismatch", 0 0, L_0xa89e70;  1 drivers
v0xae4800_0 .net "wavedrom_enable", 0 0, v0xae0a60_0;  1 drivers
v0xae48d0_0 .net "wavedrom_title", 511 0, v0xae0b00_0;  1 drivers
L_0xae6d40 .concat [ 1 1 0 0], L_0xae58a0, L_0xabbb60;
L_0xae8730 .concat [ 1 1 0 0], L_0xae58a0, L_0xabbb60;
L_0xae87f0 .concat [ 1 1 0 0], L_0xae82a0, L_0xae6ef0;
L_0xae8900 .concat [ 1 1 0 0], L_0xae58a0, L_0xabbb60;
L_0xae8ab0 .cmp/eeq 2, L_0xae6d40, L_0xae89a0;
S_0xa86ba0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xa82320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xa8a250 .functor AND 1, v0xae0650_0, v0xae0790_0, C4<1>, C4<1>;
L_0xa8a630 .functor NOT 1, v0xae0510_0, C4<0>, C4<0>, C4<0>;
L_0xa8aa10 .functor NOT 1, v0xae05b0_0, C4<0>, C4<0>, C4<0>;
L_0xa8ac90 .functor AND 1, L_0xa8a630, L_0xa8aa10, C4<1>, C4<1>;
L_0xaa2e60 .functor AND 1, L_0xa8ac90, v0xae0650_0, C4<1>, C4<1>;
L_0xabbb60 .functor OR 1, L_0xa8a250, L_0xaa2e60, C4<0>, C4<0>;
L_0xae4d20 .functor NOT 1, v0xae05b0_0, C4<0>, C4<0>, C4<0>;
L_0xae4d90 .functor OR 1, L_0xae4d20, v0xae0790_0, C4<0>, C4<0>;
L_0xae4ea0 .functor AND 1, v0xae0650_0, L_0xae4d90, C4<1>, C4<1>;
L_0xae4f60 .functor NOT 1, v0xae0510_0, C4<0>, C4<0>, C4<0>;
L_0xae5030 .functor OR 1, L_0xae4f60, v0xae05b0_0, C4<0>, C4<0>;
L_0xae50a0 .functor AND 1, L_0xae4ea0, L_0xae5030, C4<1>, C4<1>;
L_0xae5220 .functor NOT 1, v0xae05b0_0, C4<0>, C4<0>, C4<0>;
L_0xae5290 .functor OR 1, L_0xae5220, v0xae0790_0, C4<0>, C4<0>;
L_0xae51b0 .functor AND 1, v0xae0650_0, L_0xae5290, C4<1>, C4<1>;
L_0xae5420 .functor NOT 1, v0xae0510_0, C4<0>, C4<0>, C4<0>;
L_0xae5520 .functor OR 1, L_0xae5420, v0xae0790_0, C4<0>, C4<0>;
L_0xae55e0 .functor AND 1, L_0xae51b0, L_0xae5520, C4<1>, C4<1>;
L_0xae5790 .functor XNOR 1, L_0xae50a0, L_0xae55e0, C4<0>, C4<0>;
v0xa897a0_0 .net *"_ivl_0", 0 0, L_0xa8a250;  1 drivers
v0xa89ba0_0 .net *"_ivl_12", 0 0, L_0xae4d20;  1 drivers
v0xa89f80_0 .net *"_ivl_14", 0 0, L_0xae4d90;  1 drivers
v0xa8a360_0 .net *"_ivl_16", 0 0, L_0xae4ea0;  1 drivers
v0xa8a740_0 .net *"_ivl_18", 0 0, L_0xae4f60;  1 drivers
v0xa8ab20_0 .net *"_ivl_2", 0 0, L_0xa8a630;  1 drivers
v0xa8ada0_0 .net *"_ivl_20", 0 0, L_0xae5030;  1 drivers
v0xadea80_0 .net *"_ivl_24", 0 0, L_0xae5220;  1 drivers
v0xadeb60_0 .net *"_ivl_26", 0 0, L_0xae5290;  1 drivers
v0xadec40_0 .net *"_ivl_28", 0 0, L_0xae51b0;  1 drivers
v0xaded20_0 .net *"_ivl_30", 0 0, L_0xae5420;  1 drivers
v0xadee00_0 .net *"_ivl_32", 0 0, L_0xae5520;  1 drivers
v0xadeee0_0 .net *"_ivl_36", 0 0, L_0xae5790;  1 drivers
L_0x7f9d61a80018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xadefa0_0 .net *"_ivl_38", 0 0, L_0x7f9d61a80018;  1 drivers
v0xadf080_0 .net *"_ivl_4", 0 0, L_0xa8aa10;  1 drivers
v0xadf160_0 .net *"_ivl_6", 0 0, L_0xa8ac90;  1 drivers
v0xadf240_0 .net *"_ivl_8", 0 0, L_0xaa2e60;  1 drivers
v0xadf320_0 .net "a", 0 0, v0xae0510_0;  alias, 1 drivers
v0xadf3e0_0 .net "b", 0 0, v0xae05b0_0;  alias, 1 drivers
v0xadf4a0_0 .net "c", 0 0, v0xae0650_0;  alias, 1 drivers
v0xadf560_0 .net "d", 0 0, v0xae0790_0;  alias, 1 drivers
v0xadf620_0 .net "out_pos", 0 0, L_0xae58a0;  alias, 1 drivers
v0xadf6e0_0 .net "out_sop", 0 0, L_0xabbb60;  alias, 1 drivers
v0xadf7a0_0 .net "pos0", 0 0, L_0xae50a0;  1 drivers
v0xadf860_0 .net "pos1", 0 0, L_0xae55e0;  1 drivers
L_0xae58a0 .functor MUXZ 1, L_0x7f9d61a80018, L_0xae50a0, L_0xae5790, C4<>;
S_0xadf9e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xa82320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xae0510_0 .var "a", 0 0;
v0xae05b0_0 .var "b", 0 0;
v0xae0650_0 .var "c", 0 0;
v0xae06f0_0 .net "clk", 0 0, v0xae4190_0;  1 drivers
v0xae0790_0 .var "d", 0 0;
v0xae0880_0 .var/2u "fail", 0 0;
v0xae0920_0 .var/2u "fail1", 0 0;
v0xae09c0_0 .net "tb_match", 0 0, L_0xae8ab0;  alias, 1 drivers
v0xae0a60_0 .var "wavedrom_enable", 0 0;
v0xae0b00_0 .var "wavedrom_title", 511 0;
E_0xa967a0/0 .event negedge, v0xae06f0_0;
E_0xa967a0/1 .event posedge, v0xae06f0_0;
E_0xa967a0 .event/or E_0xa967a0/0, E_0xa967a0/1;
S_0xadfd10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xadf9e0;
 .timescale -12 -12;
v0xadff50_0 .var/2s "i", 31 0;
E_0xa96640 .event posedge, v0xae06f0_0;
S_0xae0050 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xadf9e0;
 .timescale -12 -12;
v0xae0250_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xae0330 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xadf9e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xae0ce0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xa82320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xae5a50 .functor NOT 1, v0xae05b0_0, C4<0>, C4<0>, C4<0>;
L_0xae5bf0 .functor AND 1, v0xae0510_0, L_0xae5a50, C4<1>, C4<1>;
L_0xae5cd0 .functor NOT 1, v0xae0650_0, C4<0>, C4<0>, C4<0>;
L_0xae5e50 .functor AND 1, L_0xae5bf0, L_0xae5cd0, C4<1>, C4<1>;
L_0xae5f90 .functor NOT 1, v0xae0790_0, C4<0>, C4<0>, C4<0>;
L_0xae6110 .functor AND 1, L_0xae5e50, L_0xae5f90, C4<1>, C4<1>;
L_0xae6260 .functor NOT 1, v0xae0510_0, C4<0>, C4<0>, C4<0>;
L_0xae63e0 .functor AND 1, L_0xae6260, v0xae05b0_0, C4<1>, C4<1>;
L_0xae64f0 .functor NOT 1, v0xae0650_0, C4<0>, C4<0>, C4<0>;
L_0xae6560 .functor AND 1, L_0xae63e0, L_0xae64f0, C4<1>, C4<1>;
L_0xae66d0 .functor NOT 1, v0xae0790_0, C4<0>, C4<0>, C4<0>;
L_0xae6740 .functor AND 1, L_0xae6560, L_0xae66d0, C4<1>, C4<1>;
L_0xae6870 .functor NOT 1, v0xae0510_0, C4<0>, C4<0>, C4<0>;
L_0xae68e0 .functor NOT 1, v0xae05b0_0, C4<0>, C4<0>, C4<0>;
L_0xae6800 .functor AND 1, L_0xae6870, L_0xae68e0, C4<1>, C4<1>;
L_0xae6a70 .functor NOT 1, v0xae0650_0, C4<0>, C4<0>, C4<0>;
L_0xae6b70 .functor AND 1, L_0xae6800, L_0xae6a70, C4<1>, C4<1>;
L_0xae6c80 .functor AND 1, L_0xae6b70, v0xae0790_0, C4<1>, C4<1>;
L_0xae6de0 .functor OR 1, L_0xae6110, L_0xae6740, C4<0>, C4<0>;
L_0xae6ef0 .functor OR 1, L_0xae6de0, L_0xae6c80, C4<0>, C4<0>;
L_0xae7100 .functor OR 1, v0xae0510_0, v0xae05b0_0, C4<0>, C4<0>;
L_0xae7170 .functor NOT 1, v0xae0650_0, C4<0>, C4<0>, C4<0>;
L_0xae72a0 .functor OR 1, L_0xae7100, L_0xae7170, C4<0>, C4<0>;
L_0xae73b0 .functor NOT 1, v0xae0790_0, C4<0>, C4<0>, C4<0>;
L_0xae74f0 .functor OR 1, L_0xae72a0, L_0xae73b0, C4<0>, C4<0>;
L_0xae7600 .functor NOT 1, v0xae0510_0, C4<0>, C4<0>, C4<0>;
L_0xae7750 .functor NOT 1, v0xae05b0_0, C4<0>, C4<0>, C4<0>;
L_0xae77c0 .functor OR 1, L_0xae7600, L_0xae7750, C4<0>, C4<0>;
L_0xae79c0 .functor NOT 1, v0xae0650_0, C4<0>, C4<0>, C4<0>;
L_0xae7a30 .functor OR 1, L_0xae77c0, L_0xae79c0, C4<0>, C4<0>;
L_0xae7c40 .functor NOT 1, v0xae0790_0, C4<0>, C4<0>, C4<0>;
L_0xae7cb0 .functor OR 1, L_0xae7a30, L_0xae7c40, C4<0>, C4<0>;
L_0xae7ed0 .functor NOT 1, v0xae0510_0, C4<0>, C4<0>, C4<0>;
L_0xae7f40 .functor NOT 1, v0xae05b0_0, C4<0>, C4<0>, C4<0>;
L_0xae80d0 .functor OR 1, L_0xae7ed0, L_0xae7f40, C4<0>, C4<0>;
L_0xae81e0 .functor OR 1, L_0xae80d0, v0xae0650_0, C4<0>, C4<0>;
L_0xae83d0 .functor OR 1, L_0xae81e0, v0xae0790_0, C4<0>, C4<0>;
L_0xae8490 .functor AND 1, L_0xae74f0, L_0xae7cb0, C4<1>, C4<1>;
L_0xae82a0 .functor AND 1, L_0xae8490, L_0xae83d0, C4<1>, C4<1>;
v0xae0ea0_0 .net *"_ivl_0", 0 0, L_0xae5a50;  1 drivers
v0xae0f80_0 .net *"_ivl_12", 0 0, L_0xae6260;  1 drivers
v0xae1060_0 .net *"_ivl_14", 0 0, L_0xae63e0;  1 drivers
v0xae1150_0 .net *"_ivl_16", 0 0, L_0xae64f0;  1 drivers
v0xae1230_0 .net *"_ivl_18", 0 0, L_0xae6560;  1 drivers
v0xae1360_0 .net *"_ivl_2", 0 0, L_0xae5bf0;  1 drivers
v0xae1440_0 .net *"_ivl_20", 0 0, L_0xae66d0;  1 drivers
v0xae1520_0 .net *"_ivl_24", 0 0, L_0xae6870;  1 drivers
v0xae1600_0 .net *"_ivl_26", 0 0, L_0xae68e0;  1 drivers
v0xae1770_0 .net *"_ivl_28", 0 0, L_0xae6800;  1 drivers
v0xae1850_0 .net *"_ivl_30", 0 0, L_0xae6a70;  1 drivers
v0xae1930_0 .net *"_ivl_32", 0 0, L_0xae6b70;  1 drivers
v0xae1a10_0 .net *"_ivl_36", 0 0, L_0xae6de0;  1 drivers
v0xae1af0_0 .net *"_ivl_4", 0 0, L_0xae5cd0;  1 drivers
v0xae1bd0_0 .net *"_ivl_40", 0 0, L_0xae7100;  1 drivers
v0xae1cb0_0 .net *"_ivl_42", 0 0, L_0xae7170;  1 drivers
v0xae1d90_0 .net *"_ivl_44", 0 0, L_0xae72a0;  1 drivers
v0xae1f80_0 .net *"_ivl_46", 0 0, L_0xae73b0;  1 drivers
v0xae2060_0 .net *"_ivl_50", 0 0, L_0xae7600;  1 drivers
v0xae2140_0 .net *"_ivl_52", 0 0, L_0xae7750;  1 drivers
v0xae2220_0 .net *"_ivl_54", 0 0, L_0xae77c0;  1 drivers
v0xae2300_0 .net *"_ivl_56", 0 0, L_0xae79c0;  1 drivers
v0xae23e0_0 .net *"_ivl_58", 0 0, L_0xae7a30;  1 drivers
v0xae24c0_0 .net *"_ivl_6", 0 0, L_0xae5e50;  1 drivers
v0xae25a0_0 .net *"_ivl_60", 0 0, L_0xae7c40;  1 drivers
v0xae2680_0 .net *"_ivl_64", 0 0, L_0xae7ed0;  1 drivers
v0xae2760_0 .net *"_ivl_66", 0 0, L_0xae7f40;  1 drivers
v0xae2840_0 .net *"_ivl_68", 0 0, L_0xae80d0;  1 drivers
v0xae2920_0 .net *"_ivl_70", 0 0, L_0xae81e0;  1 drivers
v0xae2a00_0 .net *"_ivl_74", 0 0, L_0xae8490;  1 drivers
v0xae2ae0_0 .net *"_ivl_8", 0 0, L_0xae5f90;  1 drivers
v0xae2bc0_0 .net "a", 0 0, v0xae0510_0;  alias, 1 drivers
v0xae2c60_0 .net "b", 0 0, v0xae05b0_0;  alias, 1 drivers
v0xae2f60_0 .net "c", 0 0, v0xae0650_0;  alias, 1 drivers
v0xae3050_0 .net "d", 0 0, v0xae0790_0;  alias, 1 drivers
v0xae3140_0 .net "out_pos", 0 0, L_0xae82a0;  alias, 1 drivers
v0xae3200_0 .net "out_sop", 0 0, L_0xae6ef0;  alias, 1 drivers
v0xae32c0_0 .net "pos1", 0 0, L_0xae74f0;  1 drivers
v0xae3380_0 .net "pos2", 0 0, L_0xae7cb0;  1 drivers
v0xae3440_0 .net "pos3", 0 0, L_0xae83d0;  1 drivers
v0xae3500_0 .net "sop1", 0 0, L_0xae6110;  1 drivers
v0xae35c0_0 .net "sop2", 0 0, L_0xae6740;  1 drivers
v0xae3680_0 .net "sop3", 0 0, L_0xae6c80;  1 drivers
S_0xae3800 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xa82320;
 .timescale -12 -12;
E_0xa7e9f0 .event anyedge, v0xae45f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xae45f0_0;
    %nor/r;
    %assign/vec4 v0xae45f0_0, 0;
    %wait E_0xa7e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xadf9e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xae0880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xae0920_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xadf9e0;
T_4 ;
    %wait E_0xa967a0;
    %load/vec4 v0xae09c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xae0880_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xadf9e0;
T_5 ;
    %wait E_0xa96640;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xae0790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae0650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae05b0_0, 0;
    %assign/vec4 v0xae0510_0, 0;
    %wait E_0xa96640;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xae0790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae0650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae05b0_0, 0;
    %assign/vec4 v0xae0510_0, 0;
    %wait E_0xa96640;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xae0790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae0650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae05b0_0, 0;
    %assign/vec4 v0xae0510_0, 0;
    %wait E_0xa96640;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xae0790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae0650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae05b0_0, 0;
    %assign/vec4 v0xae0510_0, 0;
    %wait E_0xa96640;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xae0790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae0650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae05b0_0, 0;
    %assign/vec4 v0xae0510_0, 0;
    %wait E_0xa96640;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xae0790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae0650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae05b0_0, 0;
    %assign/vec4 v0xae0510_0, 0;
    %wait E_0xa96640;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xae0790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae0650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae05b0_0, 0;
    %assign/vec4 v0xae0510_0, 0;
    %wait E_0xa96640;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xae0790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae0650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae05b0_0, 0;
    %assign/vec4 v0xae0510_0, 0;
    %wait E_0xa96640;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xae0790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae0650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae05b0_0, 0;
    %assign/vec4 v0xae0510_0, 0;
    %wait E_0xa96640;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xae0790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae0650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae05b0_0, 0;
    %assign/vec4 v0xae0510_0, 0;
    %wait E_0xa96640;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xae0790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae0650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae05b0_0, 0;
    %assign/vec4 v0xae0510_0, 0;
    %wait E_0xa96640;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xae0790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae0650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae05b0_0, 0;
    %assign/vec4 v0xae0510_0, 0;
    %wait E_0xa96640;
    %load/vec4 v0xae0880_0;
    %store/vec4 v0xae0920_0, 0, 1;
    %fork t_1, S_0xadfd10;
    %jmp t_0;
    .scope S_0xadfd10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xadff50_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xadff50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xa96640;
    %load/vec4 v0xadff50_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xae0790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae0650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae05b0_0, 0;
    %assign/vec4 v0xae0510_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xadff50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xadff50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xadf9e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa967a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xae0790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae0650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xae05b0_0, 0;
    %assign/vec4 v0xae0510_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xae0880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xae0920_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xa82320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xae4190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xae45f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xa82320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xae4190_0;
    %inv;
    %store/vec4 v0xae4190_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xa82320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xae06f0_0, v0xae4760_0, v0xae3fb0_0, v0xae4050_0, v0xae40f0_0, v0xae4230_0, v0xae44b0_0, v0xae4410_0, v0xae4370_0, v0xae42d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xa82320;
T_9 ;
    %load/vec4 v0xae4550_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xae4550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xae4550_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xae4550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xae4550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xae4550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xae4550_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xae4550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xae4550_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xae4550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xa82320;
T_10 ;
    %wait E_0xa967a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xae4550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae4550_0, 4, 32;
    %load/vec4 v0xae4690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xae4550_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae4550_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xae4550_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae4550_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xae44b0_0;
    %load/vec4 v0xae44b0_0;
    %load/vec4 v0xae4410_0;
    %xor;
    %load/vec4 v0xae44b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xae4550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae4550_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xae4550_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae4550_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xae4370_0;
    %load/vec4 v0xae4370_0;
    %load/vec4 v0xae42d0_0;
    %xor;
    %load/vec4 v0xae4370_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xae4550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae4550_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xae4550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xae4550_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response11/top_module.sv";
