URL: http://www.eecs.umich.edu/~avigupta/papers/edtc96.ps
Refering-URL: http://www.eecs.umich.edu/~avigupta/professional.html
Root-URL: http://www.eecs.umich.edu
Note: 8 Discussion 9 References  
Abstract: the above circuits, transistor density is the least when fold-ing limits are such that: (1) the heights of transistors are made uniform, and (2) the difference in the numbers of P and N transistors is small. Moreover, these results indicate that, in addition to making transistor heights uniform, appropriate folding limits can also decrease the number of diffusion gaps and the routing complexity and hence, have a significant impact on overall area. Folding is also an effective way to control the cell aspect ratio. As Figure 11b shows, the aspect ratio of a cell increases almost linearly with a decrease in folding limits. However, this can adversely affect the routing complexity (number of tracks) and the total interconnect length in a linear placement since wires need to be routed horizontally across the cell. This suggests that in the presence of nonuniform transistor sizes and folding, the two-dimensional layout style, which places transistors in multiple P and N diffusion rows, might reduce area since it can decrease interconnect lengths due to the reduction in cell width. The XPRESS layout synthesis techniques presented in this paper handle a wide range of design requirements: complex networks with unrestricted structures, unequal numbers of P and N transistors, non-uniform transistor sizes, and transistor folding. XPRESSs novel approach to folding integrates it into the algorithms for the determination of maximum diffusion abutment. It exploits this additional freedom to its advantage to generate placements with fewer diffusion gaps and routing tracks, and hence, reduced cell area relative to placements without folding. The combination of efficient heuristics in the transistor pairing step and exact optimization algorithms thereafter has proven to yield area-efficient layouts which are equal or superior to those produced by other techniques. Experimental results demonstrate the value of XPRESSs folding techniques in reducing overall cell area and suggest that a technique that automatically determines optimal folding for individual transistors can yield minimal layout area. Such extensions to the XPRESS layout techniques form topics of our on-going research. [1] J. G. Augustson and J. Minker, An analysis of some graph theoretical cluster techniques, Journal of the ACM, Vol. 17, No. 4, pp. 571-588, Oct. 1970. [2] C. Bron and J. Kerbosch, Algorithm 457: Finding all cliques of an undirected graph, Communications of the ACM, Vol. 16, No. 9, pp. 575-577, Sept. 1973. [3] B. S. Carlson, Transistor chaining and transistor reordering in the design of CMOS complex gates, Ph.D. Dissertation, Syracuse University, August 1991. [4] S. Chakravarty, X. He, and S. S. Ravi, Minimum area layout of series-parallel transistor networks is NP-hard, IEEE Trans. on Computer-Aided Design, Vol. 10, pp. 943-949, July 1991. [5] C. C. Chen and S. L. Chow, The layout synthesizer: An automatic netlist-to-layout system, Proc. 26th ACM/IEEE Design Automation Conf., pp. 232-238, June 1989. [6] C. Y. R. Chen and C. Y. Hou, A new layout optimization methodology for CMOS complex gates, Proc. IEEE Int. Conf. on Computer-Aided Design, pp. 368-371, Nov. 1988. [7] B. Guan and C. Sechen, An area minimizing layout generator for random logic blocks, Proc. IEEE Custom Integrated Circuits Conf., pp. 457-460, May 1995. [8] T. W. Her and D. F. Wong, Cell area minimization by transistor folding, Proc. European Design Automation Conf., pp. 172-177, 1993. [9] D. D. Hill, Sc2: A hybrid automatic layout system, Proc. IEEE Int. Conf. on Computer-Aided Design, pp. 172-174, Nov. 1985. [10] C. Y. Hwang, Y-L. Lin, and Y-C. Hsu, LiB: A CMOS cell compiler, IEEE Trans. on Computer-Aided Design, Vol. 10, pp. 994-1005, Aug 1991. [11] T. Lengauer and R. Muller, Linear algorithms for optimizing the layout of dynamic CMOS cells, IEEE Trans. on Circuits and Systems, Vol. 35, pp. 279-285, March 1988. [12] F. Mailhot and G. DeMicheli, Automatic layout and optimization of static CMOS cells, Proc. IEEE Int. Conf. on Computer Design, pp. 180-185, Oct. 1988. [13] E. Malavasi and D. Pandini, Optimum CMOS stack generation with analog constraints, IEEE Trans. on Computer-Aided Design, Vol. 14, pp. 107-122, January 1995. [14] R. L. Maziasz and J. P. Hayes, Exact width and height minimization of CMOS cells, Proc. 28th Design Automation Conf., pp. 487-493, July 1991. [15] R. L. Maziasz and J. P. Hayes, Layout minimization of CMOS cells, Kluwer Academic Publishers, Boston, 1992. [16] R. Nair, A. Bruss, and J. Reif, Linear time algorithms for optimal CMOS layout, VLSI Algorithms and Architecture: Proc. Int. Workshop on Parallel Computing and VLSI, Amalfi, Italy, pp. 327-338, May 1984. [17] C. L. Ong, J. T. Li, and C. Y. Lo, GENAC: An automatic cell synthesis tool, Proc. 26th ACM/IEEE Design Automation Conf., pp. 239-244, June 1989. [18] C. J. Poirier, Excellerator: Custom CMOS leaf cell layout generator, IEEE Trans. on Computer-Aided Design, Vol. 8, pp. 744-755, July 1989. [19] J-M. Shyu, A. Sangiovanni-Vincentelli, J. P. Fishburn, and A. E. Dunlop, Optimization-based transistor sizing, IEEE Journal of Solid-State Circuits, Vol. 23, No. 2, pp. 400-409, April 1988. [20] T. Uehara and W. M. VanCleemput, Optimal layout of CMOS functional arrays, IEEE Trans. on Computers, Vol. C-30, pp. 305-312, May 1981. [21] S. Wimer, R. Y. Pinter, and J. A. Feldman, Optimal chaining of CMOS transistors in a functional cell, IEEE Trans. on Computer-Aided Design, Vol. 6, pp. 795-801, Sept. 1987. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> J. G. Augustson and J. Minker, </author> <title> An analysis of some graph theoretical cluster techniques, </title> <journal> Journal of the ACM, </journal> <volume> Vol. 17, No. 4, </volume> <pages> pp. 571-588, </pages> <month> Oct. </month> <year> 1970. </year>
Reference: [2] <author> C. Bron and J. Kerbosch, </author> <title> Algorithm 457: Finding all cliques of an undirected graph, </title> <journal> Communications of the ACM, </journal> <volume> Vol. 16, No. 9, </volume> <pages> pp. 575-577, </pages> <month> Sept. </month> <year> 1973. </year>
Reference: [3] <author> B. S. Carlson, </author> <title> Transistor chaining and transistor reordering in the design of CMOS complex gates, </title> <type> Ph.D. Dissertation, </type> <institution> Syracuse University, </institution> <month> August </month> <year> 1991. </year>
Reference: [4] <author> S. Chakravarty, X. He, and S. S. Ravi, </author> <title> Minimum area layout of series-parallel transistor networks is NP-hard, </title> <journal> IEEE Trans. on Computer-Aided Design, </journal> <volume> Vol. 10, </volume> <pages> pp. 943-949, </pages> <month> July </month> <year> 1991. </year>
Reference: [5] <author> C. C. Chen and S. L. Chow, </author> <title> The layout synthesizer: An automatic netlist-to-layout system, </title> <booktitle> Proc. 26th ACM/IEEE Design Automation Conf., </booktitle> <pages> pp. 232-238, </pages> <month> June </month> <year> 1989. </year>
Reference: [6] <author> C. Y. R. Chen and C. Y. Hou, </author> <title> A new layout optimization methodology for CMOS complex gates, </title> <booktitle> Proc. IEEE Int. Conf. on Computer-Aided Design, </booktitle> <pages> pp. 368-371, </pages> <month> Nov. </month> <year> 1988. </year>
Reference: [7] <author> B. Guan and C. Sechen, </author> <title> An area minimizing layout generator for random logic blocks, </title> <booktitle> Proc. IEEE Custom Integrated Circuits Conf., </booktitle> <pages> pp. 457-460, </pages> <month> May </month> <year> 1995. </year>
Reference: [8] <author> T. W. Her and D. F. Wong, </author> <title> Cell area minimization by transistor folding, </title> <booktitle> Proc. European Design Automation Conf., </booktitle> <pages> pp. 172-177, </pages> <year> 1993. </year>
Reference: [9] <author> D. D. Hill, Sc2: </author> <title> A hybrid automatic layout system, </title> <booktitle> Proc. IEEE Int. Conf. on Computer-Aided Design, </booktitle> <pages> pp. 172-174, </pages> <month> Nov. </month> <year> 1985. </year>
Reference: [10] <author> C. Y. Hwang, Y-L. Lin, and Y-C. Hsu, </author> <title> LiB: A CMOS cell compiler, </title> <journal> IEEE Trans. on Computer-Aided Design, </journal> <volume> Vol. 10, </volume> <pages> pp. 994-1005, </pages> <month> Aug </month> <year> 1991. </year>
Reference: [11] <author> T. Lengauer and R. Muller, </author> <title> Linear algorithms for optimizing the layout of dynamic CMOS cells, </title> <journal> IEEE Trans. on Circuits and Systems, </journal> <volume> Vol. 35, </volume> <pages> pp. 279-285, </pages> <month> March </month> <year> 1988. </year>
Reference: [12] <author> F. Mailhot and G. DeMicheli, </author> <title> Automatic layout and optimization of static CMOS cells, </title> <booktitle> Proc. IEEE Int. Conf. on Computer Design, </booktitle> <pages> pp. 180-185, </pages> <month> Oct. </month> <year> 1988. </year>
Reference: [13] <author> E. Malavasi and D. Pandini, </author> <title> Optimum CMOS stack generation with analog constraints, </title> <journal> IEEE Trans. on Computer-Aided Design, </journal> <volume> Vol. 14, </volume> <pages> pp. 107-122, </pages> <month> January </month> <year> 1995. </year>
Reference: [14] <author> R. L. Maziasz and J. P. Hayes, </author> <title> Exact width and height minimization of CMOS cells, </title> <booktitle> Proc. 28th Design Automation Conf., </booktitle> <pages> pp. 487-493, </pages> <month> July </month> <year> 1991. </year>
Reference: [15] <author> R. L. Maziasz and J. P. Hayes, </author> <title> Layout minimization of CMOS cells, </title> <publisher> Kluwer Academic Publishers, </publisher> <address> Boston, </address> <year> 1992. </year>
Reference: [16] <author> R. Nair, A. Bruss, and J. Reif, </author> <title> Linear time algorithms for optimal CMOS layout, VLSI Algorithms and Architecture: </title> <booktitle> Proc. Int. Workshop on Parallel Computing and VLSI, Amalfi, Italy, </booktitle> <pages> pp. 327-338, </pages> <month> May </month> <year> 1984. </year>
Reference: [17] <author> C. L. Ong, J. T. Li, and C. Y. Lo, GENAC: </author> <title> An automatic cell synthesis tool, </title> <booktitle> Proc. 26th ACM/IEEE Design Automation Conf., </booktitle> <pages> pp. 239-244, </pages> <month> June </month> <year> 1989. </year>
Reference: [18] <author> C. J. Poirier, Excellerator: </author> <title> Custom CMOS leaf cell layout generator, </title> <journal> IEEE Trans. on Computer-Aided Design, </journal> <volume> Vol. 8, </volume> <pages> pp. 744-755, </pages> <month> July </month> <year> 1989. </year>
Reference: [19] <author> J-M. Shyu, A. Sangiovanni-Vincentelli, J. P. Fishburn, and A. E. Dunlop, </author> <title> Optimization-based transistor sizing, </title> <journal> IEEE Journal of Solid-State Circuits, </journal> <volume> Vol. 23, No. 2, </volume> <pages> pp. 400-409, </pages> <month> April </month> <year> 1988. </year>
Reference: [20] <author> T. Uehara and W. M. VanCleemput, </author> <title> Optimal layout of CMOS functional arrays, </title> <journal> IEEE Trans. on Computers, </journal> <volume> Vol. C-30, </volume> <pages> pp. 305-312, </pages> <month> May </month> <year> 1981. </year>

Reference: [c] <institution> Minimal cliques and their interconnect lengths (c) minimal cliques for the D-latch Chain length 1 3 5 7 19 11 07 72 (total) No. </institution> <address> of chains Pair 1 : 5, </address> <booktitle> 9 Pair 2 : 3, </booktitle> <volume> 5, 6, 7, 8 Pair 3 : 2, 5, 6, 7, 8 Pair 4 : 6, 6 Pair 5 : 1, 2, 3, 6, 7, 8 Pair 6 : 2, 3, 4, 4, 5, 7, 8 Pair 7 : 2, 3, 5, 6, 8, 9 Pair 8 : 2, 3, 5, 6, 7 Pair 9 : 1, </volume> <pages> 7 </pages>

Reference: [a] <institution> Pairs (P 1 ,N 1 ) and (P 2 ,N 2 ) g g g g g g 1 1 4 4 Pair 1 Pair 2 </institution>

Reference: [a] <institution> Schematic of NMOS circuit </institution>
Reference: [b] <institution> Placement without folding [c] c folded into 2 legs [d] f folded into 2 legs </institution>
Reference: [e] <institution> Placement for case (d) without any gap </institution>

References-found: 25

