
---------- Begin Simulation Statistics ----------
final_tick                               572573847725000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48087                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878876                       # Number of bytes of host memory used
host_op_rate                                   108086                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   207.96                       # Real time elapsed on the host
host_tick_rate                               31422296                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006534                       # Number of seconds simulated
sim_ticks                                  6534471250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            33607                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               33607                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1337                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        92011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        188415                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35141                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          802                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40241                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28195                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35141                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6946                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45736                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5126                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           56                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196476                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329192                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          802                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1556311                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468883                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     12973183                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.732590                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.832477                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8307031     64.03%     64.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       674398      5.20%     69.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       820506      6.32%     75.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       262677      2.02%     77.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       562300      4.33%     81.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       260347      2.01%     83.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       334946      2.58%     86.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194667      1.50%     88.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1556311     12.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     12973183                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.306892                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.306892                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       9192452                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108559                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           737494                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2471027                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6081                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        627647                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7785822                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1497                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2366909                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45736                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1083994                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              11918369                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           107                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473710                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12162                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003500                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1110371                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33321                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.801421                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     13034821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.787891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.167404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          9554860     73.30%     73.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           105892      0.81%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           216023      1.66%     75.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           168612      1.29%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           178866      1.37%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           143429      1.10%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           217815      1.67%     81.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            73031      0.56%     81.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2376293     18.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     13034821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35988690                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19171770                       # number of floating regfile writes
system.switch_cpus.idleCycles                   34101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          835                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37004                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.768671                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10297173                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2366909                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          329522                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789696                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418857                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042337                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7930264                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         5020                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23114628                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3607                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2598719                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6081                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2607785                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        27763                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       586774                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138609                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167248                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          145                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          690                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28872891                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22918340                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606122                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17500481                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.753652                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22961354                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21267348                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345007                       # number of integer regfile writes
system.switch_cpus.ipc                       0.765174                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.765174                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41141      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237390     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2688      0.01%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47747      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5477005     23.69%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002313     17.31%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       759250      3.28%     58.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94610      0.41%     59.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7172957     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2272451      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23119650                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22500168                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44061644                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21442510                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671089                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1038964                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044939                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             409      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       122359     11.78%     11.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       266405     25.64%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          87601      8.43%     45.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11676      1.12%     47.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       495630     47.70%     94.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        54884      5.28%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1617305                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     16252108                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475830                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936535                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038478                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23119650                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          669                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       279412                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13034821                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.773684                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.532842                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      7645770     58.66%     58.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       691347      5.30%     63.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       716940      5.50%     69.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       631457      4.84%     74.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       888360      6.82%     81.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       704818      5.41%     86.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       779022      5.98%     92.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       468466      3.59%     96.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       508641      3.90%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13034821                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.769056                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1083994                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        22543                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        94466                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789696                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418857                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10604900                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 13068922                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3017707                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         123327                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1023196                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2224018                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         40789                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67935275                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23063769                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20905469                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2804507                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3734486                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6081                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6183210                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           514589                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36039134                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167329                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3839773                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34296404                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45953911                       # The number of ROB writes
system.switch_cpus.timesIdled                     338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1977                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228147                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1977                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              78980                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28835                       # Transaction distribution
system.membus.trans_dist::CleanEvict            63176                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17424                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17424                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         78980                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       284819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       284819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 284819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8015296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8015296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8015296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             96404                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   96404    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               96404                       # Request fanout histogram
system.membus.reqLayer2.occupancy           318223316                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          516713558                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6534471250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83051                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65163                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          141212                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            56464                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31673                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           393                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82658                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       341969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9642176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9674752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          149532                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1845440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           264256                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007481                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.086171                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 262279     99.25%     99.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1977      0.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             264256                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          150515000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171492000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            586500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           31                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        50135                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50166                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           31                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        50135                       # number of overall hits
system.l2.overall_hits::total                   50166                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          360                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        64193                       # number of demand (read+write) misses
system.l2.demand_misses::total                  64558                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          360                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        64193                       # number of overall misses
system.l2.overall_misses::total                 64558                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     28779500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6621967500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6650747000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     28779500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6621967500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6650747000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          391                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114328                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114724                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          391                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114328                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114724                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.920716                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.561481                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.562724                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.920716                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.561481                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.562724                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79943.055556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 103157.158880                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103019.718703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79943.055556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 103157.158880                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103019.718703                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       332                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               28835                       # number of writebacks
system.l2.writebacks::total                     28835                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        64193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             64553                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        31846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        64193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            96399                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     25179500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   5980037500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6005217000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2807549927                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     25179500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   5980037500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8812766927                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.920716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.561481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.562681                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.920716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.561481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.840269                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69943.055556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 93157.158880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93027.698170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88160.206211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69943.055556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 93157.158880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91419.692393                       # average overall mshr miss latency
system.l2.replacements                          93068                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36328                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36328                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36328                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36328                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          920                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           920                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        31846                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          31846                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2807549927                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2807549927                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88160.206211                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88160.206211                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        14249                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14249                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        17423                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17424                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1740970000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1740970000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31672                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31673                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.550107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.550122                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99923.664122                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99917.929293                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        17423                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17423                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1566740000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1566740000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.550107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.550090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89923.664122                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89923.664122                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     28779500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28779500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.920716                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.921120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79943.055556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79501.381215                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     25179500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25179500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.920716                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.916031                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69943.055556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69943.055556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        35886                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35886                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        46770                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           46772                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   4880997500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4880997500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82656                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.565839                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.565850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 104361.716913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104357.254340                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        46770                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        46770                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4413297500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4413297500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.565839                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.565825                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94361.716913                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94361.716913                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3981.376361                       # Cycle average of tags in use
system.l2.tags.total_refs                      249391                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93068                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.679664                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.793533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.091454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.179608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1360.200471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    14.533392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2583.577903                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.332080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.630756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972016                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1196                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2900                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          245                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          931                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          733                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2085                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.291992                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.708008                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1009752                       # Number of tag accesses
system.l2.tags.data_accesses                  1009752                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      2038144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4108352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6169856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1845440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1845440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        31846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        64193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               96404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        28835                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28835                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             19588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             29383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    311906491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3525917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    628719883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             944201262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        19588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3525917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3545505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      282416117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            282416117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      282416117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            19588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            29383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    311906491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3525917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    628719883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1226617379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     28835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     31843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     64191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000181008250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1684                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1684                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              181305                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27169                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       96399                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28835                       # Number of write requests accepted
system.mem_ctrls.readBursts                     96399                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28835                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1748                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3324068890                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  481970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5131456390                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34484.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53234.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    41858                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22317                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 96399                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28835                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   36951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        61029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.294958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.779585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   128.859209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        43362     71.05%     71.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5777      9.47%     80.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8212     13.46%     93.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2028      3.32%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1213      1.99%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          194      0.32%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          124      0.20%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           62      0.10%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           57      0.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        61029                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.209026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.705553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.831405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1660     98.57%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           19      1.13%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1684                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.111045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.039298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.637033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1018     60.45%     60.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      1.90%     62.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              374     22.21%     84.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              112      6.65%     91.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      3.44%     94.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               38      2.26%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               39      2.32%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.53%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1684                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6169216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1844160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6169536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1845440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       944.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       282.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    944.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    282.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6533899000                       # Total gap between requests
system.mem_ctrls.avgGap                      52173.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      2037952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4108224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1844160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 311877108.648997426033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3525916.500129983760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 628700294.610677242279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 282220233.197904109955                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        31846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        64193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        28835                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1800102528                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     10364250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3320989612                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 154403609019                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56525.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28789.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51734.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5354728.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            228758460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            121580415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           354893700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           78117300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     515682960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2919547980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         50643840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4269224655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.338961                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    107514500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    218140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6208806500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            207024300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            110024640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           333359460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           72297000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     515682960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2924069790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         46801440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4209259590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.162233                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     97947500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    218140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6218373500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6534461000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083595                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083607                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083595                       # number of overall hits
system.cpu.icache.overall_hits::total         1083607                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          399                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            401                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          399                       # number of overall misses
system.cpu.icache.overall_misses::total           401                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     30647000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30647000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     30647000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30647000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1083994                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084008                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1083994                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084008                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000368                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000370                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000368                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000370                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76809.523810                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76426.433915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76809.523810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76426.433915                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          391                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          391                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     29703000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29703000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     29703000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29703000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000361                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000361                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000361                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000361                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75966.751918                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75966.751918                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75966.751918                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75966.751918                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083595                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083607                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          399                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           401                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     30647000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30647000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1083994                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084008                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000368                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76809.523810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76426.433915                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          391                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          391                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     29703000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29703000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000361                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000361                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75966.751918                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75966.751918                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003135                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46719                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.750000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003113                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          268                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168409                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168409                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9265979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9265982                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9279901                       # number of overall hits
system.cpu.dcache.overall_hits::total         9279904                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       167041                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         167044                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       170481                       # number of overall misses
system.cpu.dcache.overall_misses::total        170484                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10178353438                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10178353438                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10178353438                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10178353438                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9433020                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9433026                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9450382                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9450388                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017708                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017708                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018040                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018040                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60933.264516                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60932.170195                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59703.740816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59702.690211                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1295555                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             29075                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.559071                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36328                       # number of writebacks
system.cpu.dcache.writebacks::total             36328                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        54000                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54000                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        54000                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54000                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114328                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114328                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7216969438                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7216969438                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7330749438                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7330749438                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011984                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011984                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012098                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012098                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63843.821605                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63843.821605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 64120.333059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64120.333059                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113307                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7046092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7046094                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       135346                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        135348                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8205800000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8205800000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7181438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7181442                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018847                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018847                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60628.315576                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60627.419689                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        53977                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53977                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81369                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81369                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5276660500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5276660500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011330                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011330                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 64848.535683                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64848.535683                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219888                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31696                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1972553438                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1972553438                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 62235.476826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62233.513314                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31672                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31672                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1940308938                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1940308938                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 61262.595921                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61262.595921                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13922                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13922                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3440                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3440                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.198134                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.198134                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1287                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1287                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    113780000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    113780000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074127                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074127                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88407.148407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88407.148407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572573847725000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.011578                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8685026                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113307                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.650392                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.011577                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          620                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19015107                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19015107                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572593415461000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67807                       # Simulator instruction rate (inst/s)
host_mem_usage                                 907816                       # Number of bytes of host memory used
host_op_rate                                   150966                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   589.91                       # Real time elapsed on the host
host_tick_rate                               33170721                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89056219                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019568                       # Number of seconds simulated
sim_ticks                                 19567736000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued           128729                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              128731                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  5605                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       310718                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        621681                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       550628                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15553                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       571915                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       440558                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       550628                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       110070                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          614724                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27561                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5513                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2639084                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2430908                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15779                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4655691                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1777748                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578996                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     38729378                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.719083                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.826402                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     24925125     64.36%     64.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1969885      5.09%     69.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2337476      6.04%     75.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       983212      2.54%     78.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1608886      4.15%     82.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       744272      1.92%     84.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       951726      2.46%     86.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       553105      1.43%     87.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4655691     12.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     38729378                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635763                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145040     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578996                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578996                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.304516                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.304516                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      27397997                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69019443                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2222614                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7458746                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          31620                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1857963                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22202409                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5123                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6681541                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1740                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              614724                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3133558                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              35686476                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2936                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31824433                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          305                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1508                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           63240                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.015708                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3248936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       468119                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.813186                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     38968940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.791997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.157567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         28429884     72.96%     72.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           304656      0.78%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           609015      1.56%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           753856      1.93%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           532389      1.37%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           426108      1.09%     79.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           641835      1.65%     81.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           232703      0.60%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7038494     18.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     38968940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102055632                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54706131                       # number of floating regfile writes
system.switch_cpus.idleCycles                  166532                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        22789                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           523432                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.755068                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29283402                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6681541                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          983168                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22227745                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           33                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          559                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6842019                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68640056                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22601861                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        49757                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68685405                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10107                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       7601661                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          31620                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7627090                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        77626                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1634618                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          137                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          752                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       462882                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       512523                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          752                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         9001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        13788                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85728036                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68114075                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.609523                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52253213                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.740469                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68245394                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63369313                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6212968                       # number of integer regfile writes
system.switch_cpus.ipc                       0.766568                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.766568                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134359      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12181807     17.72%     17.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14846      0.02%     17.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           400      0.00%     17.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       278646      0.41%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          837      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143145      0.21%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5193      0.01%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5446      0.01%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           65      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241535     22.17%     40.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           22      0.00%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145369     16.21%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2346175      3.41%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311546      0.45%     61.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20266321     29.48%     90.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6371644      9.27%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68735167                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64044621                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125470942                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61077159                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61871767                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2916174                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042426                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           22041      0.76%      0.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              1      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            709      0.02%      0.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              1      0.00%      0.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           365      0.01%      0.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       341237     11.70%     12.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       738650     25.33%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         239072      8.20%     46.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34994      1.20%     47.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1384990     47.49%     94.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       154114      5.28%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7472361                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     53889830                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7036916                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8830095                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68628469                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68735167                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11587                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2061067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5329                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10621                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1274679                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     38968940                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.763845                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.528140                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     22942382     58.87%     58.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2089876      5.36%     64.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2090117      5.36%     69.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1853043      4.76%     74.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2635609      6.76%     81.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2164760      5.56%     86.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2306240      5.92%     92.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1393052      3.57%     96.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1493861      3.83%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     38968940                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.756339                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3133811                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   381                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        70238                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       281264                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22227745                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6842019                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        30993821                       # number of misc regfile reads
system.switch_cpus.numCycles                 39135472                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         9778255                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730476                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         479243                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3073915                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6082095                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        175730                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199477169                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68822905                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63845579                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8434456                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10824360                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          31620                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      17650414                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2115107                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102309472                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63455669                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          280                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           30                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11295890                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           31                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            102230751                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           136953401                       # The number of ROB writes
system.switch_cpus.timesIdled                    1835                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       351020                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5720                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702275                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5720                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  19567736000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             259969                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88687                       # Transaction distribution
system.membus.trans_dist::CleanEvict           222031                       # Transaction distribution
system.membus.trans_dist::ReadExReq             50994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            50994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        259969                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       932644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       932644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 932644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25577600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25577600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25577600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            310963                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  310963    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              310963                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1027017951                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1658003248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  19567736000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19567736000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  19567736000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  19567736000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259773                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       193387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2928                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          469230                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           194231                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91482                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3163                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256610                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       389824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28978688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29368512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          508756                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5675968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           860011                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006653                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081297                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 854289     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5722      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             860011                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          458765500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522138499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4744500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  19567736000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1120                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       148276                       # number of demand (read+write) hits
system.l2.demand_hits::total                   149396                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1120                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       148276                       # number of overall hits
system.l2.overall_hits::total                  149396                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2043                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       199816                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201859                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2043                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       199816                       # number of overall misses
system.l2.overall_misses::total                201859                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    168726500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20273789000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20442515500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    168726500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20273789000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20442515500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3163                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348092                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351255                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3163                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348092                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351255                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.645906                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.574032                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.574679                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.645906                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.574032                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.574679                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82587.616251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101462.290307                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101271.261128                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82587.616251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101462.290307                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101271.261128                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1084                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               88687                       # number of writebacks
system.l2.writebacks::total                     88687                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         2298                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2298                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         2298                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2298                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         2043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       197518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            199561                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       111402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       197518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           310963                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    148296500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18173730500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18322027000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   9335985768                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    148296500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18173730500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27658012768                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.645906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.567430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.568137                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.645906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.567430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885291                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72587.616251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92010.502840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91811.661597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83804.471805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72587.616251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92010.502840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88943.098594                       # average overall mshr miss latency
system.l2.replacements                         314525                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       104700                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           104700                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       104700                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       104700                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2926                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2926                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2926                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2926                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1913                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1913                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       111402                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         111402                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   9335985768                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   9335985768                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83804.471805                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83804.471805                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        40488                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40488                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        50994                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               50994                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   5085535000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5085535000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.557421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.557421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99728.105267                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99728.105267                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        50994                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          50994                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   4575595000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4575595000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.557421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.557421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89728.105267                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89728.105267                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2043                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2043                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    168726500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    168726500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3163                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3163                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.645906                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.645906                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82587.616251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82587.616251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2043                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2043                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    148296500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    148296500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.645906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.645906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72587.616251                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72587.616251                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       107788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            107788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       148822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          148822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  15188254000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15188254000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256610                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256610                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.579954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.579954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102056.510462                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102056.510462                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         2298                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2298                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       146524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       146524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13598135500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13598135500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.570999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.570999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92804.834020                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92804.834020                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  19567736000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  19567736000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      819146                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    318621                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.570910                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.571577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1457.927388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    15.532819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2592.968217                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.355939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.633049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1281                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2815                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          245                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1978                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.312744                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.687256                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3123617                       # Number of tag accesses
system.l2.tags.data_accesses                  3123617                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19567736000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher      7129728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       130752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     12641152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19901632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       130752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        130752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5675968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5675968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher       111402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       197518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              310963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        88687                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88687                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher    364361416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      6682020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    646020163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1017063599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      6682020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6682020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      290067691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            290067691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      290067691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    364361416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      6682020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    646020163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1307131290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     88675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    111345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    197401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000999050250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5189                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5189                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              591206                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              83631                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      310963                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88687                       # Number of write requests accepted
system.mem_ctrls.readBursts                    310963                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88687                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    174                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5349                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10046594931                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1553945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15873888681                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32326.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51076.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   152668                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   68283                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                310963                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88687                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  114459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   43677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   35460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   23812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   11899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       178496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    143.220151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.572582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   159.453078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       123797     69.36%     69.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17357      9.72%     79.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        23881     13.38%     92.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6512      3.65%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3646      2.04%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          637      0.36%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          408      0.23%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          203      0.11%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2055      1.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       178496                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.899017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.116288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    212.985701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5185     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5189                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5189                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.087300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.012441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.675568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3234     62.32%     62.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              144      2.78%     65.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              986     19.00%     84.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              330      6.36%     90.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              180      3.47%     93.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              147      2.83%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              126      2.43%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.42%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.23%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5189                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19890496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5674624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19901632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5675968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1016.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       290.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1017.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    290.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19568235500                       # Total gap between requests
system.mem_ctrls.avgGap                      48963.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      7126080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       130752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     12633664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5674624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 364174986.825251519680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6682019.831011620350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 645637492.247442483902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 289999006.527888596058                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       111402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2043                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       197518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        88687                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   5815826550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     64211500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   9993850631                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 474695033518                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52205.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31430.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50597.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5352475.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            672202440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            357261300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1144606260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          241659900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1544590320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8597689050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        273851520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12831860790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.766247                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    637374996                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    653380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18276981004                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            602316120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            320131020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1074427200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          221176620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1544590320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8609074800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        264263520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12635979600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.755830                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    612834246                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    653380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18301521754                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    26102197000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572593415461000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4213491                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4213503                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4213491                       # number of overall hits
system.cpu.icache.overall_hits::total         4213503                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4060                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4062                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4060                       # number of overall misses
system.cpu.icache.overall_misses::total          4062                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    245318000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    245318000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    245318000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    245318000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4217551                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4217565                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4217551                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4217565                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000963                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000963                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000963                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000963                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 60423.152709                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60393.402265                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 60423.152709                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60393.402265                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1146                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.444444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3044                       # number of writebacks
system.cpu.icache.writebacks::total              3044                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          506                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          506                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          506                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          506                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3554                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3554                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3554                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3554                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    215042500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    215042500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    215042500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    215042500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000843                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000843                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000843                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000843                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 60507.175014                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60507.175014                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 60507.175014                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60507.175014                       # average overall mshr miss latency
system.cpu.icache.replacements                   3044                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4213491                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4213503                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4060                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4062                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    245318000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    245318000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4217551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4217565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000963                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000963                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 60423.152709                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60393.402265                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          506                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          506                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3554                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3554                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    215042500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    215042500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000843                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000843                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 60507.175014                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60507.175014                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572593415461000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.015436                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4217059                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3556                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1185.899606                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000067                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.015369                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          493                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8438686                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8438686                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572593415461000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572593415461000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572593415461000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572593415461000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572593415461000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572593415461000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572593415461000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35432445                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35432448                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35487882                       # number of overall hits
system.cpu.dcache.overall_hits::total        35487885                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       845039                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         845042                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       858802                       # number of overall misses
system.cpu.dcache.overall_misses::total        858805                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  48242982948                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48242982948                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  48242982948                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48242982948                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36277484                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36277490                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36346684                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36346690                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.023294                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023294                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.023628                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023628                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 57089.652605                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57089.449930                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 56174.744526                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56174.548294                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5014182                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          185                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            110225                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.490424                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    61.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       141028                       # number of writebacks
system.cpu.dcache.writebacks::total            141028                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       387746                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       387746                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       387746                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       387746                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462420                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  29246971449                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29246971449                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  29712082449                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29712082449                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012605                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012605                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012722                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012722                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63956.744251                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63956.744251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 64253.454541                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64253.454541                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461399                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     26974600                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26974602                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       721787                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        721789                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  40524027000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40524027000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27696387                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27696391                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.026061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 56144.024484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56143.868915                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       387648                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       387648                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21653449000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21653449000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 64803.716417                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64803.716417                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457846                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123252                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123253                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7718955948                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7718955948                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 62627.429559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62626.921438                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   7593522449                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7593522449                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 61658.756102                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61658.756102                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        55437                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         55437                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        13763                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        13763                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69200                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69200                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.198887                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.198887                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5127                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5127                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    465111000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    465111000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074090                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074090                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90717.963721                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90717.963721                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572593415461000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.046572                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35950308                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462423                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.743339                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.046570                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          568                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73155803                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73155803                       # Number of data accesses

---------- End Simulation Statistics   ----------
