// Seed: 228088206
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output tri0 id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_12 = -1;
  assign id_5  = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_7 = "";
  assign id_2 = id_2;
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_3,
      id_6,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3
  );
  wire id_8;
endmodule
