xload ../rect_files/_0_0cell_0_0g0n1n2n3n4n5naaaaa_0653aaox0
box 270 202.5 307.5 277.5
paint pdiffusion
box 271 203.5 271 203.5
label "#17" right pdiffusion
box 240 202.5 270 277.5
paint ptransistor
box 240 277.5 270 292.5
paint polysilicon
box 240 187.5 270 202.5
paint polysilicon
box 241 188.5 241 188.5
label "out" right polysilicon
box 232.5 202.5 240 277.5
paint pdiffusion
box 270 105 307.5 150
paint ndiffusion
box 271 106 271 106
label "#17" right ndiffusion
box 202.5 202.5 232.5 540
paint pdiffusion
box 203.5 203.5 203.5 203.5
label "Vdd" right pdiffusion
box 240 90 270 105
paint polysilicon
box 240 105 270 150
paint ntransistor
box 240 150 270 165
paint polysilicon
box 241 151 241 151
label "out" right polysilicon
box 187.5 187.5 202.5 202.5
paint polysilicon
box 188.5 188.5 188.5 188.5
label "in(0)" right polysilicon
box 187.5 202.5 202.5 540
paint ptransistor
box 187.5 540 202.5 555
paint polysilicon
box 202.5 105 240 150
paint ndiffusion
box 203.5 106 203.5 106
label "GND" right ndiffusion
box 150 202.5 187.5 540
paint pdiffusion
box 187.5 90 202.5 105
paint polysilicon
box 187.5 105 202.5 150
paint ntransistor
box 187.5 150 202.5 165
paint polysilicon
box 188.5 151 188.5 151
label "in(0)" right polysilicon
box 135 187.5 150 202.5
paint polysilicon
box 136 188.5 136 188.5
label "in(1)" right polysilicon
box 135 202.5 150 540
paint ptransistor
box 135 540 150 555
paint polysilicon
box 150 105 187.5 150
paint ndiffusion
box 151 106 151 106
label "out" right ndiffusion
box 112.5 202.5 135 540
paint pdiffusion
box 97.5 187.5 112.5 202.5
paint polysilicon
box 98.5 188.5 98.5 188.5
label "in(2)" right polysilicon
box 97.5 202.5 112.5 540
paint ptransistor
box 97.5 540 112.5 555
paint polysilicon
box 60 202.5 97.5 540
paint pdiffusion
box 61 203.5 61 203.5
label "#11" right pdiffusion
box 645 150 660 165
paint polysilicon
box 646 151 646 151
label "in(6)" right polysilicon
box 660 37.5 697.5 150
paint ndiffusion
box 661 38.5 661 38.5
label "#5" right ndiffusion
box 592.5 105 615 150
paint ndiffusion
box 593.5 106 593.5 106
label "GND" right ndiffusion
box 532.5 202.5 570 247.5
paint pdiffusion
box 533.5 203.5 533.5 203.5
label "Vdd" right pdiffusion
box 645 22.5 660 37.5
paint polysilicon
box 645 37.5 660 150
paint ntransistor
box 427.5 90 592.5 105
paint polysilicon
box 427.5 105 592.5 150
paint ntransistor
box 427.5 150 592.5 165
paint polysilicon
box 428.5 151 428.5 151
label "Vdd" right polysilicon
box 427.5 187.5 532.5 202.5
paint polysilicon
box 428.5 188.5 428.5 188.5
label "GND" right polysilicon
box 427.5 202.5 532.5 247.5
paint ptransistor
box 427.5 247.5 532.5 262.5
paint polysilicon
box 615 37.5 645 150
paint ndiffusion
box 405 105 427.5 150
paint ndiffusion
box 405 202.5 427.5 247.5
paint pdiffusion
box 390 90 405 105
paint polysilicon
box 390 105 405 150
paint ntransistor
box 390 150 405 165
paint polysilicon
box 391 151 391 151
label "#17" right polysilicon
box 390 187.5 405 202.5
paint polysilicon
box 391 188.5 391 188.5
label "#17" right polysilicon
box 390 202.5 405 247.5
paint ptransistor
box 390 247.5 405 262.5
paint polysilicon
box 352.5 105 390 150
paint ndiffusion
box 353.5 106 353.5 106
label "out" right ndiffusion
box 352.5 202.5 390 247.5
paint pdiffusion
box 353.5 203.5 353.5 203.5
label "out" right pdiffusion
box 847.5 37.5 885 150
paint ndiffusion
box 848.5 38.5 848.5 38.5
label "#4" right ndiffusion
box 847.5 202.5 885 540
paint pdiffusion
box 848.5 203.5 848.5 203.5
label "#11" right pdiffusion
box 832.5 22.5 847.5 37.5
paint polysilicon
box 832.5 37.5 847.5 150
paint ntransistor
box 832.5 150 847.5 165
paint polysilicon
box 833.5 151 833.5 151
label "in(3)" right polysilicon
box 832.5 187.5 847.5 202.5
paint polysilicon
box 833.5 188.5 833.5 188.5
label "in(3)" right polysilicon
box 832.5 202.5 847.5 540
paint ptransistor
box 832.5 540 847.5 555
paint polysilicon
box 795 37.5 832.5 150
paint ndiffusion
box 796 38.5 796 38.5
label "out" right ndiffusion
box 795 202.5 832.5 540
paint pdiffusion
box 780 187.5 795 202.5
paint polysilicon
box 781 188.5 781 188.5
label "in(4)" right polysilicon
box 780 202.5 795 540
paint ptransistor
box 780 540 795 555
paint polysilicon
box 742.5 202.5 780 540
paint pdiffusion
box 743.5 203.5 743.5 203.5
label "#9" right pdiffusion
box 982.5 37.5 1020 150
paint ndiffusion
box 983.5 38.5 983.5 38.5
label "#5" right ndiffusion
box 982.5 202.5 1020 540
paint pdiffusion
box 983.5 203.5 983.5 203.5
label "#9" right pdiffusion
box 967.5 22.5 982.5 37.5
paint polysilicon
box 967.5 37.5 982.5 150
paint ntransistor
box 967.5 150 982.5 165
paint polysilicon
box 968.5 151 968.5 151
label "in(5)" right polysilicon
box 967.5 187.5 982.5 202.5
paint polysilicon
box 968.5 188.5 968.5 188.5
label "in(5)" right polysilicon
box 967.5 202.5 982.5 540
paint ptransistor
box 967.5 540 982.5 555
paint polysilicon
box 930 37.5 967.5 150
paint ndiffusion
box 931 38.5 931 38.5
label "#4" right ndiffusion
box 930 202.5 967.5 540
paint pdiffusion
box 931 203.5 931 203.5
label "out" right pdiffusion
box 1020 540 1050 570
paint m1
box 1021 541 1021 541
label "GND" right m1
port class input
port make
box 900 540 930 570
paint m1
box 901 541 901 541
label "Vdd" right m1
port class input
port make
box 780 540 810 570
paint m1
box 781 541 781 541
label "in(6)" right m1
port class input
port make
box 660 540 690 570
paint m1
box 661 541 661 541
label "in(5)" right m1
port class input
port make
box 540 540 570 570
paint m1
box 541 541 541 541
label "in(4)" right m1
port class input
port make
box 420 540 450 570
paint m1
box 421 541 421 541
label "in(3)" right m1
port class input
port make
box 300 540 330 570
paint m1
box 301 541 301 541
label "in(2)" right m1
port class input
port make
box 180 540 210 570
paint m1
box 181 541 181 541
label "in(1)" right m1
port class input
port make
box 60 30 90 60
paint m1
box 61 31 61 31
label "out" right m1
port class output
port make
box 60 540 90 570
paint m1
box 61 541 61 541
label "in(0)" right m1
port class input
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
