/// Auto-generated bit field definitions for UART
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::uart {

using namespace alloy::hal::bitfields;

// ============================================================================
// UART Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
    /// Reset Receiver
    /// Position: 2, Width: 1
    /// Access: write-only
    using RSTRX = BitField<2, 1>;
    constexpr uint32_t RSTRX_Pos = 2;
    constexpr uint32_t RSTRX_Msk = RSTRX::mask;

    /// Reset Transmitter
    /// Position: 3, Width: 1
    /// Access: write-only
    using RSTTX = BitField<3, 1>;
    constexpr uint32_t RSTTX_Pos = 3;
    constexpr uint32_t RSTTX_Msk = RSTTX::mask;

    /// Receiver Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using RXEN = BitField<4, 1>;
    constexpr uint32_t RXEN_Pos = 4;
    constexpr uint32_t RXEN_Msk = RXEN::mask;

    /// Receiver Disable
    /// Position: 5, Width: 1
    /// Access: write-only
    using RXDIS = BitField<5, 1>;
    constexpr uint32_t RXDIS_Pos = 5;
    constexpr uint32_t RXDIS_Msk = RXDIS::mask;

    /// Transmitter Enable
    /// Position: 6, Width: 1
    /// Access: write-only
    using TXEN = BitField<6, 1>;
    constexpr uint32_t TXEN_Pos = 6;
    constexpr uint32_t TXEN_Msk = TXEN::mask;

    /// Transmitter Disable
    /// Position: 7, Width: 1
    /// Access: write-only
    using TXDIS = BitField<7, 1>;
    constexpr uint32_t TXDIS_Pos = 7;
    constexpr uint32_t TXDIS_Msk = TXDIS::mask;

    /// Reset Status Bits
    /// Position: 8, Width: 1
    /// Access: write-only
    using RSTSTA = BitField<8, 1>;
    constexpr uint32_t RSTSTA_Pos = 8;
    constexpr uint32_t RSTSTA_Msk = RSTSTA::mask;

}  // namespace cr

/// MR - Mode Register
namespace mr {
    /// Parity Type
    /// Position: 9, Width: 3
    /// Access: read-write
    using PAR = BitField<9, 3>;
    constexpr uint32_t PAR_Pos = 9;
    constexpr uint32_t PAR_Msk = PAR::mask;
    /// Enumerated values for PAR
    namespace par {
        constexpr uint32_t EVEN = 0;
        constexpr uint32_t ODD = 1;
        constexpr uint32_t SPACE = 2;
        constexpr uint32_t MARK = 3;
        constexpr uint32_t NO = 4;
    }

    /// Channel Mode
    /// Position: 14, Width: 2
    /// Access: read-write
    using CHMODE = BitField<14, 2>;
    constexpr uint32_t CHMODE_Pos = 14;
    constexpr uint32_t CHMODE_Msk = CHMODE::mask;
    /// Enumerated values for CHMODE
    namespace chmode {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t AUTOMATIC = 1;
        constexpr uint32_t LOCAL_LOOPBACK = 2;
        constexpr uint32_t REMOTE_LOOPBACK = 3;
    }

}  // namespace mr

/// IER - Interrupt Enable Register
namespace ier {
    /// Enable RXRDY Interrupt
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Enable TXRDY Interrupt
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Enable End of Receive Transfer Interrupt
    /// Position: 3, Width: 1
    /// Access: write-only
    using ENDRX = BitField<3, 1>;
    constexpr uint32_t ENDRX_Pos = 3;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Enable End of Transmit Interrupt
    /// Position: 4, Width: 1
    /// Access: write-only
    using ENDTX = BitField<4, 1>;
    constexpr uint32_t ENDTX_Pos = 4;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Enable Overrun Error Interrupt
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Enable Framing Error Interrupt
    /// Position: 6, Width: 1
    /// Access: write-only
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Enable Parity Error Interrupt
    /// Position: 7, Width: 1
    /// Access: write-only
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Enable TXEMPTY Interrupt
    /// Position: 9, Width: 1
    /// Access: write-only
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Enable Buffer Empty Interrupt
    /// Position: 11, Width: 1
    /// Access: write-only
    using TXBUFE = BitField<11, 1>;
    constexpr uint32_t TXBUFE_Pos = 11;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Enable Buffer Full Interrupt
    /// Position: 12, Width: 1
    /// Access: write-only
    using RXBUFF = BitField<12, 1>;
    constexpr uint32_t RXBUFF_Pos = 12;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Disable RXRDY Interrupt
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Disable TXRDY Interrupt
    /// Position: 1, Width: 1
    /// Access: write-only
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Disable End of Receive Transfer Interrupt
    /// Position: 3, Width: 1
    /// Access: write-only
    using ENDRX = BitField<3, 1>;
    constexpr uint32_t ENDRX_Pos = 3;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Disable End of Transmit Interrupt
    /// Position: 4, Width: 1
    /// Access: write-only
    using ENDTX = BitField<4, 1>;
    constexpr uint32_t ENDTX_Pos = 4;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Disable Overrun Error Interrupt
    /// Position: 5, Width: 1
    /// Access: write-only
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Disable Framing Error Interrupt
    /// Position: 6, Width: 1
    /// Access: write-only
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Disable Parity Error Interrupt
    /// Position: 7, Width: 1
    /// Access: write-only
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Disable TXEMPTY Interrupt
    /// Position: 9, Width: 1
    /// Access: write-only
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Disable Buffer Empty Interrupt
    /// Position: 11, Width: 1
    /// Access: write-only
    using TXBUFE = BitField<11, 1>;
    constexpr uint32_t TXBUFE_Pos = 11;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Disable Buffer Full Interrupt
    /// Position: 12, Width: 1
    /// Access: write-only
    using RXBUFF = BitField<12, 1>;
    constexpr uint32_t RXBUFF_Pos = 12;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Mask RXRDY Interrupt
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Disable TXRDY Interrupt
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// Mask End of Receive Transfer Interrupt
    /// Position: 3, Width: 1
    /// Access: read-only
    using ENDRX = BitField<3, 1>;
    constexpr uint32_t ENDRX_Pos = 3;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// Mask End of Transmit Interrupt
    /// Position: 4, Width: 1
    /// Access: read-only
    using ENDTX = BitField<4, 1>;
    constexpr uint32_t ENDTX_Pos = 4;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Mask Overrun Error Interrupt
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Mask Framing Error Interrupt
    /// Position: 6, Width: 1
    /// Access: read-only
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Mask Parity Error Interrupt
    /// Position: 7, Width: 1
    /// Access: read-only
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Mask TXEMPTY Interrupt
    /// Position: 9, Width: 1
    /// Access: read-only
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Mask TXBUFE Interrupt
    /// Position: 11, Width: 1
    /// Access: read-only
    using TXBUFE = BitField<11, 1>;
    constexpr uint32_t TXBUFE_Pos = 11;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Mask RXBUFF Interrupt
    /// Position: 12, Width: 1
    /// Access: read-only
    using RXBUFF = BitField<12, 1>;
    constexpr uint32_t RXBUFF_Pos = 12;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

}  // namespace imr

/// SR - Status Register
namespace sr {
    /// Receiver Ready
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXRDY = BitField<0, 1>;
    constexpr uint32_t RXRDY_Pos = 0;
    constexpr uint32_t RXRDY_Msk = RXRDY::mask;

    /// Transmitter Ready
    /// Position: 1, Width: 1
    /// Access: read-only
    using TXRDY = BitField<1, 1>;
    constexpr uint32_t TXRDY_Pos = 1;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// End of Receiver Transfer
    /// Position: 3, Width: 1
    /// Access: read-only
    using ENDRX = BitField<3, 1>;
    constexpr uint32_t ENDRX_Pos = 3;
    constexpr uint32_t ENDRX_Msk = ENDRX::mask;

    /// End of Transmitter Transfer
    /// Position: 4, Width: 1
    /// Access: read-only
    using ENDTX = BitField<4, 1>;
    constexpr uint32_t ENDTX_Pos = 4;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Overrun Error
    /// Position: 5, Width: 1
    /// Access: read-only
    using OVRE = BitField<5, 1>;
    constexpr uint32_t OVRE_Pos = 5;
    constexpr uint32_t OVRE_Msk = OVRE::mask;

    /// Framing Error
    /// Position: 6, Width: 1
    /// Access: read-only
    using FRAME = BitField<6, 1>;
    constexpr uint32_t FRAME_Pos = 6;
    constexpr uint32_t FRAME_Msk = FRAME::mask;

    /// Parity Error
    /// Position: 7, Width: 1
    /// Access: read-only
    using PARE = BitField<7, 1>;
    constexpr uint32_t PARE_Pos = 7;
    constexpr uint32_t PARE_Msk = PARE::mask;

    /// Transmitter Empty
    /// Position: 9, Width: 1
    /// Access: read-only
    using TXEMPTY = BitField<9, 1>;
    constexpr uint32_t TXEMPTY_Pos = 9;
    constexpr uint32_t TXEMPTY_Msk = TXEMPTY::mask;

    /// Transmission Buffer Empty
    /// Position: 11, Width: 1
    /// Access: read-only
    using TXBUFE = BitField<11, 1>;
    constexpr uint32_t TXBUFE_Pos = 11;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

    /// Receive Buffer Full
    /// Position: 12, Width: 1
    /// Access: read-only
    using RXBUFF = BitField<12, 1>;
    constexpr uint32_t RXBUFF_Pos = 12;
    constexpr uint32_t RXBUFF_Msk = RXBUFF::mask;

}  // namespace sr

/// RHR - Receive Holding Register
namespace rhr {
    /// Received Character
    /// Position: 0, Width: 8
    /// Access: read-only
    using RXCHR = BitField<0, 8>;
    constexpr uint32_t RXCHR_Pos = 0;
    constexpr uint32_t RXCHR_Msk = RXCHR::mask;

}  // namespace rhr

/// THR - Transmit Holding Register
namespace thr {
    /// Character to be Transmitted
    /// Position: 0, Width: 8
    /// Access: write-only
    using TXCHR = BitField<0, 8>;
    constexpr uint32_t TXCHR_Pos = 0;
    constexpr uint32_t TXCHR_Msk = TXCHR::mask;

}  // namespace thr

/// BRGR - Baud Rate Generator Register
namespace brgr {
    /// Clock Divisor
    /// Position: 0, Width: 16
    /// Access: read-write
    using CD = BitField<0, 16>;
    constexpr uint32_t CD_Pos = 0;
    constexpr uint32_t CD_Msk = CD::mask;

}  // namespace brgr

/// RPR - Receive Pointer Register
namespace rpr {
    /// Receive Pointer Register
    /// Position: 0, Width: 32
    /// Access: read-write
    using RXPTR = BitField<0, 32>;
    constexpr uint32_t RXPTR_Pos = 0;
    constexpr uint32_t RXPTR_Msk = RXPTR::mask;

}  // namespace rpr

/// RCR - Receive Counter Register
namespace rcr {
    /// Receive Counter Register
    /// Position: 0, Width: 16
    /// Access: read-write
    using RXCTR = BitField<0, 16>;
    constexpr uint32_t RXCTR_Pos = 0;
    constexpr uint32_t RXCTR_Msk = RXCTR::mask;

}  // namespace rcr

/// TPR - Transmit Pointer Register
namespace tpr {
    /// Transmit Counter Register
    /// Position: 0, Width: 32
    /// Access: read-write
    using TXPTR = BitField<0, 32>;
    constexpr uint32_t TXPTR_Pos = 0;
    constexpr uint32_t TXPTR_Msk = TXPTR::mask;

}  // namespace tpr

/// TCR - Transmit Counter Register
namespace tcr {
    /// Transmit Counter Register
    /// Position: 0, Width: 16
    /// Access: read-write
    using TXCTR = BitField<0, 16>;
    constexpr uint32_t TXCTR_Pos = 0;
    constexpr uint32_t TXCTR_Msk = TXCTR::mask;

}  // namespace tcr

/// RNPR - Receive Next Pointer Register
namespace rnpr {
    /// Receive Next Pointer
    /// Position: 0, Width: 32
    /// Access: read-write
    using RXNPTR = BitField<0, 32>;
    constexpr uint32_t RXNPTR_Pos = 0;
    constexpr uint32_t RXNPTR_Msk = RXNPTR::mask;

}  // namespace rnpr

/// RNCR - Receive Next Counter Register
namespace rncr {
    /// Receive Next Counter
    /// Position: 0, Width: 16
    /// Access: read-write
    using RXNCTR = BitField<0, 16>;
    constexpr uint32_t RXNCTR_Pos = 0;
    constexpr uint32_t RXNCTR_Msk = RXNCTR::mask;

}  // namespace rncr

/// TNPR - Transmit Next Pointer Register
namespace tnpr {
    /// Transmit Next Pointer
    /// Position: 0, Width: 32
    /// Access: read-write
    using TXNPTR = BitField<0, 32>;
    constexpr uint32_t TXNPTR_Pos = 0;
    constexpr uint32_t TXNPTR_Msk = TXNPTR::mask;

}  // namespace tnpr

/// TNCR - Transmit Next Counter Register
namespace tncr {
    /// Transmit Counter Next
    /// Position: 0, Width: 16
    /// Access: read-write
    using TXNCTR = BitField<0, 16>;
    constexpr uint32_t TXNCTR_Pos = 0;
    constexpr uint32_t TXNCTR_Msk = TXNCTR::mask;

}  // namespace tncr

/// PTCR - Transfer Control Register
namespace ptcr {
    /// Receiver Transfer Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXTEN = BitField<0, 1>;
    constexpr uint32_t RXTEN_Pos = 0;
    constexpr uint32_t RXTEN_Msk = RXTEN::mask;

    /// Receiver Transfer Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXTDIS = BitField<1, 1>;
    constexpr uint32_t RXTDIS_Pos = 1;
    constexpr uint32_t RXTDIS_Msk = RXTDIS::mask;

    /// Transmitter Transfer Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using TXTEN = BitField<8, 1>;
    constexpr uint32_t TXTEN_Pos = 8;
    constexpr uint32_t TXTEN_Msk = TXTEN::mask;

    /// Transmitter Transfer Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using TXTDIS = BitField<9, 1>;
    constexpr uint32_t TXTDIS_Pos = 9;
    constexpr uint32_t TXTDIS_Msk = TXTDIS::mask;

}  // namespace ptcr

/// PTSR - Transfer Status Register
namespace ptsr {
    /// Receiver Transfer Enable
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXTEN = BitField<0, 1>;
    constexpr uint32_t RXTEN_Pos = 0;
    constexpr uint32_t RXTEN_Msk = RXTEN::mask;

    /// Transmitter Transfer Enable
    /// Position: 8, Width: 1
    /// Access: read-only
    using TXTEN = BitField<8, 1>;
    constexpr uint32_t TXTEN_Pos = 8;
    constexpr uint32_t TXTEN_Msk = TXTEN::mask;

}  // namespace ptsr

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::uart
