// Seed: 2148582123
module module_0;
  final $display(id_1);
  module_2 modCall_1 ();
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output wire id_2,
    input tri1 id_3,
    output wor id_4,
    input wor id_5,
    output uwire id_6,
    output tri1 id_7
);
  nor primCall (id_0, id_1, id_3, id_5, id_9);
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  wire id_1;
  module_3 modCall_1 ();
endmodule
module module_3;
  id_1 :
  assert property (@(posedge 1'b0) id_1)
  else begin : LABEL_0
    id_1 = 1;
  end
  assign id_2 = 1;
endmodule
