<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1062" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1062{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1062{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1062{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1062{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1062{left:96px;bottom:1038px;letter-spacing:0.1px;word-spacing:-0.42px;}
#t6_1062{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.67px;}
#t7_1062{left:96px;bottom:996px;letter-spacing:0.11px;word-spacing:-0.47px;}
#t8_1062{left:96px;bottom:960px;letter-spacing:0.1px;word-spacing:-0.4px;}
#t9_1062{left:361px;bottom:960px;letter-spacing:0.11px;word-spacing:-0.46px;}
#ta_1062{left:96px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.42px;}
#tb_1062{left:96px;bottom:918px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_1062{left:96px;bottom:896px;letter-spacing:0.12px;word-spacing:-0.44px;}
#td_1062{left:96px;bottom:875px;letter-spacing:0.13px;word-spacing:-0.48px;}
#te_1062{left:96px;bottom:840px;letter-spacing:0.13px;word-spacing:-0.74px;}
#tf_1062{left:96px;bottom:818px;letter-spacing:0.11px;word-spacing:-0.48px;}
#tg_1062{left:96px;bottom:797px;letter-spacing:0.11px;word-spacing:-1.06px;}
#th_1062{left:96px;bottom:775px;letter-spacing:0.12px;word-spacing:-0.48px;}
#ti_1062{left:96px;bottom:740px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tj_1062{left:96px;bottom:719px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tk_1062{left:96px;bottom:698px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tl_1062{left:96px;bottom:658px;letter-spacing:0.14px;}
#tm_1062{left:168px;bottom:658px;letter-spacing:0.07px;word-spacing:0.13px;}
#tn_1062{left:96px;bottom:623px;letter-spacing:0.11px;word-spacing:-0.47px;}
#to_1062{left:96px;bottom:601px;letter-spacing:0.09px;word-spacing:-0.42px;}
#tp_1062{left:96px;bottom:580px;letter-spacing:0.1px;word-spacing:-0.48px;}
#tq_1062{left:96px;bottom:558px;letter-spacing:0.11px;word-spacing:-0.53px;}
#tr_1062{left:96px;bottom:537px;letter-spacing:0.11px;word-spacing:-0.58px;}
#ts_1062{left:96px;bottom:516px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tt_1062{left:96px;bottom:494px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tu_1062{left:96px;bottom:459px;letter-spacing:0.11px;word-spacing:-0.49px;}
#tv_1062{left:96px;bottom:438px;letter-spacing:0.09px;word-spacing:-0.48px;}
#tw_1062{left:96px;bottom:416px;letter-spacing:0.09px;word-spacing:-0.75px;}
#tx_1062{left:96px;bottom:395px;letter-spacing:0.12px;word-spacing:-0.61px;}
#ty_1062{left:96px;bottom:374px;letter-spacing:0.13px;word-spacing:-0.57px;}
#tz_1062{left:96px;bottom:338px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t10_1062{left:96px;bottom:317px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t11_1062{left:96px;bottom:296px;letter-spacing:0.09px;word-spacing:-0.43px;}
#t12_1062{left:96px;bottom:256px;letter-spacing:0.14px;}
#t13_1062{left:168px;bottom:256px;letter-spacing:0.14px;word-spacing:0.05px;}
#t14_1062{left:96px;bottom:221px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t15_1062{left:96px;bottom:199px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t16_1062{left:96px;bottom:178px;letter-spacing:0.1px;word-spacing:-0.41px;}
#t17_1062{left:96px;bottom:157px;letter-spacing:0.13px;word-spacing:-0.53px;}
#t18_1062{left:96px;bottom:135px;letter-spacing:0.1px;word-spacing:-0.43px;}
#t19_1062{left:96px;bottom:114px;letter-spacing:0.13px;word-spacing:-0.57px;}
#t1a_1062{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1062{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1062{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1062{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1062{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_1062{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_1062{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1062" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1062Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1062" style="-webkit-user-select: none;"><object width="935" height="1210" data="1062/1062.svg" type="image/svg+xml" id="pdf1062" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1062" class="t s1_1062">607 </span><span id="t2_1062" class="t s2_1062">Secure Virtual Machine </span>
<span id="t3_1062" class="t s1_1062">AMD64 Technology </span><span id="t4_1062" class="t s1_1062">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1062" class="t s3_1062">Further, RMPADJUST cannot be used to grant greater permissions than what is allowed by the </span>
<span id="t6_1062" class="t s3_1062">permission mask for the current VMPL. For example, if VMPL1 attempts to grant write permission to </span>
<span id="t7_1062" class="t s3_1062">a page to VMPL2, but VMPL1 does not have write permission to the page, RMPADJUST will fail. </span>
<span id="t8_1062" class="t s4_1062">VMPL Supervisor Shadow Stack. </span><span id="t9_1062" class="t s3_1062">The VMPL Supervisor Shadow Stack (VMPL SSS) feature </span>
<span id="ta_1062" class="t s3_1062">allows an SNP-active guest instead of the hypervisor (see Section 15.25.14) to restrict which guest </span>
<span id="tb_1062" class="t s3_1062">physical addresses may be used for a guest supervisor shadow stack by designating SSS pages with </span>
<span id="tc_1062" class="t s3_1062">VMPL SSS permission bit. Supervisor shadow stack accesses made by the guest to pages not </span>
<span id="td_1062" class="t s3_1062">designated as SSS pages in the VMPL Permissions result in a #VMEXIT(NPF). </span>
<span id="te_1062" class="t s3_1062">Support for the VMPL SSS feature is indicated by CPUID Fn8000_001F_EAX[VmplSSS] (bit 7) = 1. </span>
<span id="tf_1062" class="t s3_1062">The VMPL SSS feature is enabled by setting SEV_FEATURES bit 8 (VmplSSS) in VMSA. VMPL </span>
<span id="tg_1062" class="t s3_1062">SSS and nested page controlled SSS feature are mutually exclusive. If SEV_FEATURES[VmplSSS] = </span>
<span id="th_1062" class="t s3_1062">1 and VMCB[SSS] = 1, VMRUN fails with #VMEXIT(VMEXIT_INVALID). </span>
<span id="ti_1062" class="t s3_1062">If the VMPL SSS feature is enabled, than both supervisor and user shadow stack accesses must be to </span>
<span id="tj_1062" class="t s3_1062">private memory pages. If not, a #PF exception with the reserved (RSV) error code bit set is generated </span>
<span id="tk_1062" class="t s3_1062">in the guest. </span>
<span id="tl_1062" class="t s5_1062">15.36.8 </span><span id="tm_1062" class="t s5_1062">Virtual Top-of-Memory </span>
<span id="tn_1062" class="t s3_1062">In the VMSA of an SNP-active guest, the VIRTUAL_TOM field designates a 2MB aligned guest </span>
<span id="to_1062" class="t s3_1062">physical address called the virtual top of memory. When bit 1 (vTOM) of SEV_FEATURES is set in </span>
<span id="tp_1062" class="t s3_1062">the VMSA of an SNP-active VM, the VIRTUAL_TOM field is used to determine the C-bit for data </span>
<span id="tq_1062" class="t s3_1062">accesses instead of the guest page table contents. All data accesses below VIRTUAL_TOM are </span>
<span id="tr_1062" class="t s3_1062">accessed with an effective C-bit of 1 and all addresses at or above VIRTUAL_TOM are accessed with </span>
<span id="ts_1062" class="t s3_1062">an effective C-bit of 0. Note that page table accesses and instruction fetches always have an effective </span>
<span id="tt_1062" class="t s3_1062">C-bit of 1, regardless of the value of VIRTUAL_TOM or whether the feature is enabled. </span>
<span id="tu_1062" class="t s3_1062">The Virtual TOM MSR (C001_0135) may be used to change the VIRTUAL_TOM value. CPUID </span>
<span id="tv_1062" class="t s3_1062">Fn8000_001F_EAX[VirtualTom] (bit 18) = 1 indicates support for the Virtual TOM MSR. This MSR </span>
<span id="tw_1062" class="t s3_1062">register is read-write when Virtual TOM is active, and an attempt to access it when Virtual TOM is not </span>
<span id="tx_1062" class="t s3_1062">active will result in a #GP(0) exception. Virtual TOM MSR bits 63:52 and 20:0 are Reserved, RAZ. A </span>
<span id="ty_1062" class="t s3_1062">WRMSR to this register flushes TLB entries belonging to the current ASID. </span>
<span id="tz_1062" class="t s3_1062">When virtual top of memory is enabled in SEV_FEATURES, the C-bit in the guest page table entries </span>
<span id="t10_1062" class="t s3_1062">must be zero for all accesses. Any guest memory accesses with the C-bit set to 1 in the guest page </span>
<span id="t11_1062" class="t s3_1062">tables will result in a #PF due to a reserved bit error. </span>
<span id="t12_1062" class="t s5_1062">15.36.9 </span><span id="t13_1062" class="t s5_1062">Reflect #VC </span>
<span id="t14_1062" class="t s3_1062">When running an SEV-SNP VM, the CPU generates #VC exceptions in response to events that may </span>
<span id="t15_1062" class="t s3_1062">require hypervisor interaction. #VC exceptions and the events that may lead to them are discussed in </span>
<span id="t16_1062" class="t s3_1062">Section 15.35.5. SEV-SNP VMs may either chose to handle #VC exceptions directly in their current </span>
<span id="t17_1062" class="t s3_1062">guest context or turn #VC exceptions into Automatic Exits. This behavior is controlled by bit 2 </span>
<span id="t18_1062" class="t s3_1062">(ReflectVC) of SEV_FEATURES. If this bit is set to 1, then any event that would otherwise lead to a </span>
<span id="t19_1062" class="t s3_1062">#VC exception is instead turned into an Automatic Exit. </span>
<span id="t1a_1062" class="t s6_1062">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
