(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2023-05-15T06:42:12Z")
 (DESIGN "Ball")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 3.3 CP3")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Ball")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN2_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN2_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN8_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODIN8_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MPU6050_SCL\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MPU6050_SDA\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Drive_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RC_Ch2_Timer_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Clock_Millis_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RC_Ch1_Timer_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RC_Ch4_Timer_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RC_Ch3_Timer_Interrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MPU6050_I2C\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Head_Servo_PWM\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In1\(0\).pad_out Drive_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In2\(0\).pad_out Drive_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In1\(0\).pad_out Flywheel_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In2\(0\).pad_out Flywheel_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Head_Servo\(0\).pad_out Head_Servo\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODIN2_0.q MODIN2_0.main_2 (2.299:2.299:2.299))
    (INTERCONNECT MODIN2_0.q MODIN2_1.main_2 (3.225:3.225:3.225))
    (INTERCONNECT MODIN2_0.q \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.main_2 (3.225:3.225:3.225))
    (INTERCONNECT MODIN2_1.q MODIN2_0.main_1 (3.201:3.201:3.201))
    (INTERCONNECT MODIN2_1.q MODIN2_1.main_1 (2.306:2.306:2.306))
    (INTERCONNECT MODIN2_1.q \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN2_0.main_4 (3.200:3.200:3.200))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN2_1.main_4 (2.345:2.345:2.345))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.main_4 (2.345:2.345:2.345))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN2_0.main_3 (3.379:3.379:3.379))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN2_1.main_3 (2.636:2.636:2.636))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.main_3 (2.636:2.636:2.636))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_2 (2.576:2.576:2.576))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_2 (3.510:3.510:3.510))
    (INTERCONNECT MODIN5_0.q \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.main_2 (2.582:2.582:2.582))
    (INTERCONNECT MODIN5_1.q MODIN5_0.main_1 (4.300:4.300:4.300))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_1 (2.619:2.619:2.619))
    (INTERCONNECT MODIN5_1.q \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.main_1 (4.869:4.869:4.869))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN5_0.main_4 (2.616:2.616:2.616))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN5_1.main_4 (3.550:3.550:3.550))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.main_4 (2.626:2.626:2.626))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN5_0.main_3 (2.634:2.634:2.634))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN5_1.main_3 (3.569:3.569:3.569))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.main_3 (2.644:2.644:2.644))
    (INTERCONNECT MODIN8_0.q MODIN8_0.main_2 (2.297:2.297:2.297))
    (INTERCONNECT MODIN8_0.q MODIN8_1.main_2 (3.389:3.389:3.389))
    (INTERCONNECT MODIN8_0.q \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.main_2 (3.398:3.398:3.398))
    (INTERCONNECT MODIN8_1.q MODIN8_0.main_1 (3.697:3.697:3.697))
    (INTERCONNECT MODIN8_1.q MODIN8_1.main_1 (2.804:2.804:2.804))
    (INTERCONNECT MODIN8_1.q \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.main_1 (2.801:2.801:2.801))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN8_0.main_4 (3.471:3.471:3.471))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 MODIN8_1.main_4 (2.608:2.608:2.608))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.main_4 (2.621:2.621:2.621))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN8_0.main_3 (3.680:3.680:3.680))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 MODIN8_1.main_3 (2.786:2.786:2.786))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.main_3 (2.825:2.825:2.825))
    (INTERCONNECT MPU6050_SCL\(0\).pad_out MPU6050_SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MPU6050_SDA\(0\).pad_out MPU6050_SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RC_Ch2\(0\).fb \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (5.973:5.973:5.973))
    (INTERCONNECT RC_Ch2\(0\).fb \\RC_Ch2_Timer\:TimerUDB\:capture_last\\.main_0 (5.964:5.964:5.964))
    (INTERCONNECT RC_Ch2\(0\).fb \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.main_0 (5.960:5.960:5.960))
    (INTERCONNECT RC_Ch2\(0\).fb \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.main_0 (5.973:5.973:5.973))
    (INTERCONNECT ClockBlock.dclk_2 Clock_Millis_Interrupt.interrupt (4.908:4.908:4.908))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.interrupt RC_Ch2_Timer_Interrupt.interrupt (5.086:5.086:5.086))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.interrupt RC_Ch1_Timer_Interrupt.interrupt (8.556:8.556:8.556))
    (INTERCONNECT RC_Ch1\(0\).fb \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (8.125:8.125:8.125))
    (INTERCONNECT RC_Ch1\(0\).fb \\RC_Ch1_Timer\:TimerUDB\:capture_last\\.main_0 (10.700:10.700:10.700))
    (INTERCONNECT RC_Ch1\(0\).fb \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.main_0 (11.255:11.255:11.255))
    (INTERCONNECT RC_Ch1\(0\).fb \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.main_0 (8.125:8.125:8.125))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.interrupt RC_Ch4_Timer_Interrupt.interrupt (6.978:6.978:6.978))
    (INTERCONNECT RC_Ch4\(0\).fb \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (6.414:6.414:6.414))
    (INTERCONNECT RC_Ch4\(0\).fb \\RC_Ch4_Timer\:TimerUDB\:capture_last\\.main_0 (6.975:6.975:6.975))
    (INTERCONNECT RC_Ch4\(0\).fb \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.main_2 (6.000:6.000:6.000))
    (INTERCONNECT RC_Ch4\(0\).fb \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.main_2 (6.414:6.414:6.414))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.interrupt RC_Ch3_Timer_Interrupt.interrupt (6.927:6.927:6.927))
    (INTERCONNECT RC_Ch3\(0\).fb \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (6.062:6.062:6.062))
    (INTERCONNECT RC_Ch3\(0\).fb \\RC_Ch3_Timer\:TimerUDB\:capture_last\\.main_0 (6.050:6.050:6.050))
    (INTERCONNECT RC_Ch3\(0\).fb \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.main_2 (6.050:6.050:6.050))
    (INTERCONNECT RC_Ch3\(0\).fb \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.main_2 (6.062:6.062:6.062))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_140.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_1426.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_1427.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_156.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_1631.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_1632.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_PWM\:PWMUDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_140.q Drive_DC_Motor_In1\(0\).pin_input (6.388:6.388:6.388))
    (INTERCONNECT Net_1426.q Pendulum_DC_Motor_In1\(0\).pin_input (7.410:7.410:7.410))
    (INTERCONNECT Net_1427.q Pendulum_DC_Motor_In2\(0\).pin_input (7.035:7.035:7.035))
    (INTERCONNECT Net_156.q Drive_DC_Motor_In2\(0\).pin_input (6.382:6.382:6.382))
    (INTERCONNECT Net_1631.q Flywheel_DC_Motor_In1\(0\).pin_input (6.580:6.580:6.580))
    (INTERCONNECT Net_1632.q Flywheel_DC_Motor_In2\(0\).pin_input (6.668:6.668:6.668))
    (INTERCONNECT Drive_DC_Motor_Enc_A\(0\).fb \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.265:5.265:5.265))
    (INTERCONNECT Drive_DC_Motor_Enc_B\(0\).fb \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.main_0 (4.681:4.681:4.681))
    (INTERCONNECT Pendulum_DC_Motor_Enc_B\(0\).fb \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.main_0 (6.061:6.061:6.061))
    (INTERCONNECT Pendulum_DC_Motor_Enc_A\(0\).fb \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.882:5.882:5.882))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_3319.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Head_Servo_PWM\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Head_Servo_PWM\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Head_Servo_PWM\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Head_Servo_PWM\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Head_Servo_PWM\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\USBUART\:USB\\.sof_int \\USBUART\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_3319.q Head_Servo\(0\).pin_input (5.854:5.854:5.854))
    (INTERCONNECT Pendulum_DC_Motor_In1\(0\).pad_out Pendulum_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_In2\(0\).pad_out Pendulum_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_140.main_1 (2.241:2.241:2.241))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.main_0 (3.120:3.120:3.120))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Drive_DC_Motor_PWM\:PWMUDB\:status_0\\.main_1 (3.120:3.120:3.120))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_156.main_1 (2.859:2.859:2.859))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.main_0 (3.775:3.775:3.775))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Drive_DC_Motor_PWM\:PWMUDB\:status_1\\.main_1 (2.859:2.859:2.859))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.main_0 (2.259:2.259:2.259))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:status_0\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:status_1\\.main_0 (2.917:2.917:2.917))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_140.main_0 (2.520:2.520:2.520))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_156.main_0 (3.447:3.447:3.447))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (2.533:2.533:2.533))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:status_2\\.main_0 (2.520:2.520:2.520))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:status_0\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.315:2.315:2.315))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:status_1\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:status_2\\.q \\Drive_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.871:2.871:2.871))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\Drive_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.854:2.854:2.854))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.518:2.518:2.518))
    (INTERCONNECT \\Drive_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Drive_DC_Motor_PWM\:PWMUDB\:status_2\\.main_1 (2.533:2.533:2.533))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.320:2.320:2.320))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.320:2.320:2.320))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.335:2.335:2.335))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.084:3.084:3.084))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (3.087:3.087:3.087))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.914:2.914:2.914))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (3.394:3.394:3.394))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_2 (2.299:2.299:2.299))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.main_0 (3.405:3.405:3.405))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Drive_DC_Motor_Quad_Dec\:Net_1275\\.main_1 (3.405:3.405:3.405))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.318:2.318:2.318))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Drive_DC_Motor_Quad_Dec\:Net_530\\.main_2 (3.233:3.233:3.233))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Drive_DC_Motor_Quad_Dec\:Net_611\\.main_2 (3.233:3.233:3.233))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.791:2.791:2.791))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.801:2.801:2.801))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_1 (4.413:4.413:4.413))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.590:6.590:6.590))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.main_0 (4.424:4.424:4.424))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.413:4.413:4.413))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Drive_DC_Motor_Quad_Dec\:Net_1275\\.main_0 (5.074:5.074:5.074))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.934:2.934:2.934))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (5.519:5.519:5.519))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.303:2.303:2.303))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_2 (4.396:4.396:4.396))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.463:3.463:3.463))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_1 (4.434:4.434:4.434))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (3.550:3.550:3.550))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (3.394:3.394:3.394))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_0 (2.627:2.627:2.627))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_0 (4.995:4.995:4.995))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Net_530\\.main_1 (2.627:2.627:2.627))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.q \\Drive_DC_Motor_Quad_Dec\:Net_611\\.main_1 (2.627:2.627:2.627))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_7 (4.345:4.345:4.345))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_0 (4.994:4.994:4.994))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (4.640:4.640:4.640))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_0 (5.029:5.029:5.029))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_1 (6.320:6.320:6.320))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_1 (9.729:9.729:9.729))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.main_0 (2.786:2.786:2.786))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_2 (6.342:6.342:6.342))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_0 (7.240:7.240:7.240))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_0 (10.269:10.269:10.269))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_0 (2.791:2.791:2.791))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1275\\.q \\Drive_DC_Motor_Quad_Dec\:Net_530\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_1275\\.q \\Drive_DC_Motor_Quad_Dec\:Net_611\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_530\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Net_611\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_1 (2.321:2.321:2.321))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_4 (6.479:6.479:6.479))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_4 (3.420:3.420:3.420))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_4 (4.991:4.991:4.991))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.main_1 (7.410:7.410:7.410))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_3 (5.100:5.100:5.100))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_3 (2.645:2.645:2.645))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_3 (5.533:5.533:5.533))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_3 (6.418:6.418:6.418))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.main_0 (4.168:4.168:4.168))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_0 (3.609:3.609:3.609))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_2 (2.311:2.311:2.311))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_2 (3.709:3.709:3.709))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_2 (4.622:4.622:4.622))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_2 (7.886:7.886:7.886))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_1 (7.058:7.058:7.058))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_3 (2.790:2.790:2.790))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_1 (7.896:7.896:7.896))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_1 (2.795:2.795:2.795))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_0 (3.211:3.211:3.211))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_1 (3.199:3.199:3.199))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_2 (2.907:2.907:2.907))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_3 (3.412:3.412:3.412))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_3 (4.334:4.334:4.334))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_3 (8.235:8.235:8.235))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_2 (6.696:6.696:6.696))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_3 (2.607:2.607:2.607))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_2 (8.758:8.758:8.758))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_2 (2.607:2.607:2.607))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_6 (7.685:7.685:7.685))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_6 (6.776:6.776:6.776))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_6 (3.550:3.550:3.550))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.main_3 (8.762:8.762:8.762))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_5 (5.868:5.868:5.868))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_5 (3.169:3.169:3.169))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_5 (8.749:8.749:8.749))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1203\\.main_5 (5.031:5.031:5.031))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251\\.main_5 (4.982:4.982:4.982))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1251_split\\.main_5 (8.905:8.905:8.905))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:Net_1260\\.main_2 (2.604:2.604:2.604))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_4 (7.376:7.376:7.376))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_4 (9.436:9.436:9.436))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Drive_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_4 (2.599:2.599:2.599))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_1631.main_1 (2.899:2.899:2.899))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.main_0 (2.902:2.902:2.902))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_0\\.main_1 (2.891:2.891:2.891))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_1632.main_1 (2.653:2.653:2.653))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.main_0 (5.614:5.614:5.614))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_1\\.main_1 (5.614:5.614:5.614))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_0\\.main_0 (2.301:2.301:2.301))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_1\\.main_0 (2.232:2.232:2.232))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_1631.main_0 (4.910:4.910:4.910))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_1632.main_0 (4.906:4.906:4.906))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (4.908:4.908:4.908))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_2\\.main_0 (4.863:4.863:4.863))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_0\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_0 (4.168:4.168:4.168))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_1\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_1 (7.935:7.935:7.935))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_2\\.q \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.313:2.313:2.313))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (4.489:4.489:4.489))
    (INTERCONNECT \\Flywheel_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Flywheel_DC_Motor_PWM\:PWMUDB\:status_2\\.main_1 (3.508:3.508:3.508))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_3319.main_1 (2.607:2.607:2.607))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\Head_Servo_PWM\:PWMUDB\:prevCompare1\\.main_0 (2.607:2.607:2.607))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\Head_Servo_PWM\:PWMUDB\:status_0\\.main_1 (2.593:2.593:2.593))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\Head_Servo_PWM\:PWMUDB\:runmode_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:prevCompare1\\.q \\Head_Servo_PWM\:PWMUDB\:status_0\\.main_0 (2.285:2.285:2.285))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:runmode_enable\\.q Net_3319.main_0 (2.901:2.901:2.901))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:runmode_enable\\.q \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (2.918:2.918:2.918))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:runmode_enable\\.q \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (2.919:2.919:2.919))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:runmode_enable\\.q \\Head_Servo_PWM\:PWMUDB\:status_2\\.main_0 (2.901:2.901:2.901))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:status_0\\.q \\Head_Servo_PWM\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:status_2\\.q \\Head_Servo_PWM\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\Head_Servo_PWM\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.309:2.309:2.309))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (3.248:3.248:3.248))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (3.270:3.270:3.270))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\Head_Servo_PWM\:PWMUDB\:status_2\\.main_1 (3.276:3.276:3.276))
    (INTERCONNECT MPU6050_SCL\(0\).fb \\MPU6050_I2C\:I2C_FF\\.scl_in (8.541:8.541:8.541))
    (INTERCONNECT MPU6050_SDA\(0\).fb \\MPU6050_I2C\:I2C_FF\\.sda_in (8.542:8.542:8.542))
    (INTERCONNECT \\MPU6050_I2C\:I2C_FF\\.scl_out MPU6050_SCL\(0\).pin_input (7.567:7.567:7.567))
    (INTERCONNECT \\MPU6050_I2C\:I2C_FF\\.interrupt \\MPU6050_I2C\:I2C_IRQ\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\MPU6050_I2C\:I2C_FF\\.sda_out MPU6050_SDA\(0\).pin_input (7.560:7.560:7.560))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb Net_1426.main_1 (3.478:3.478:3.478))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.main_0 (2.606:2.606:2.606))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_0\\.main_1 (2.598:2.598:2.598))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb Net_1427.main_1 (2.319:2.319:2.319))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.main_0 (3.380:3.380:3.380))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cl1_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_1\\.main_1 (3.367:3.367:3.367))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.main_0 (2.827:2.827:2.827))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare1\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_0\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:prevCompare2\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_1\\.main_0 (2.235:2.235:2.235))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_1426.main_0 (9.215:9.215:9.215))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q Net_1427.main_0 (7.113:7.113:7.113))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (7.911:7.911:7.911))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:runmode_enable\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_2\\.main_0 (7.616:7.616:7.616))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_0\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.874:2.874:2.874))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_1\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_1 (2.257:2.257:2.257))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_2\\.q \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.869:2.869:2.869))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.866:2.866:2.866))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.780:2.780:2.780))
    (INTERCONNECT \\Pendulum_DC_Motor_PWM\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\Pendulum_DC_Motor_PWM\:PWMUDB\:status_2\\.main_1 (2.773:2.773:2.773))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (4.294:4.294:4.294))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.main_0 (3.767:3.767:3.767))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.324:2.324:2.324))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.621:2.621:2.621))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (2.620:2.620:2.620))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (5.608:5.608:5.608))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_2 (3.531:3.531:3.531))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.main_0 (3.531:3.531:3.531))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\Pendulum_DC_Motor_Quad_Dec\:Net_1275\\.main_1 (2.896:2.896:2.896))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.main_1 (3.657:3.657:3.657))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.528:2.528:2.528))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_530\\.main_2 (2.524:2.524:2.524))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:prevCompare\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_611\\.main_2 (2.528:2.528:2.528))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (3.071:3.071:3.071))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (3.075:3.075:3.075))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.862:2.862:2.862))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_1 (6.557:6.557:6.557))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (7.031:7.031:7.031))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.main_0 (9.821:9.821:9.821))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (10.353:10.353:10.353))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\Pendulum_DC_Motor_Quad_Dec\:Net_1275\\.main_0 (6.551:6.551:6.551))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_2\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.892:2.892:2.892))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (6.340:6.340:6.340))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.304:2.304:2.304))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.298:2.298:2.298))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.234:2.234:2.234))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_enable\\.main_2 (6.748:6.748:6.748))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (6.748:6.748:6.748))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_1 (3.460:3.460:3.460))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (8.395:8.395:8.395))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (8.399:8.399:8.399))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_0 (3.717:3.717:3.717))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_0 (3.706:3.706:3.706))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_530\\.main_1 (7.509:7.509:7.509))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_611\\.main_1 (7.514:7.514:7.514))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_7 (2.222:2.222:2.222))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:reload\\.main_0 (8.110:8.110:8.110))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (7.384:7.384:7.384))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_0 (4.258:4.258:4.258))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_1 (5.571:5.571:5.571))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_1 (5.584:5.584:5.584))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.main_0 (3.560:3.560:3.560))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_2 (8.172:8.172:8.172))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_0 (5.591:5.591:5.591))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_0 (4.458:4.458:4.458))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_0 (3.560:3.560:3.560))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1275\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_530\\.main_0 (2.528:2.528:2.528))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_1275\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_611\\.main_0 (2.529:2.529:2.529))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_530\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_0 (5.461:5.461:5.461))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Net_611\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_1 (2.236:2.236:2.236))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_4 (4.838:4.838:4.838))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_4 (4.594:4.594:4.594))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_4 (4.836:4.836:4.836))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.main_1 (6.148:6.148:6.148))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:Stsreg\\.status_3 (7.310:7.310:7.310))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_3 (4.593:4.593:4.593))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_3 (7.049:7.049:7.049))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_3 (6.148:6.148:6.148))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.595:2.595:2.595))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_0 (2.596:2.596:2.596))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.589:2.589:2.589))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_1 (2.593:2.593:2.593))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_delayed_2\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_2 (2.299:2.299:2.299))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_2 (8.235:8.235:8.235))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_2 (10.079:10.079:10.079))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_2 (10.015:10.015:10.015))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_1 (10.539:10.539:10.539))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.main_3 (3.519:3.519:3.519))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_1 (6.771:6.771:6.771))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_A_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_1 (9.198:9.198:9.198))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.631:2.631:2.631))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_0 (3.396:3.396:3.396))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_1 (3.201:3.201:3.201))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_delayed_2\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_2 (2.922:2.922:2.922))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_3 (5.066:5.066:5.066))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_3 (6.976:6.976:6.976))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_3 (6.445:6.445:6.445))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_2 (6.519:6.519:6.519))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.main_3 (2.628:2.628:2.628))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_2 (3.550:3.550:3.550))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:quad_B_filt\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_2 (5.624:5.624:5.624))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_6 (8.378:8.378:8.378))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_6 (5.989:5.989:5.989))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_6 (5.325:5.325:5.325))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.main_3 (7.817:7.817:7.817))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_5 (5.974:5.974:5.974))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_5 (2.635:2.635:2.635))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_5 (7.817:7.817:7.817))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1203\\.main_5 (3.102:3.102:3.102))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251\\.main_5 (6.038:6.038:6.038))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1251_split\\.main_5 (5.498:5.498:5.498))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:Net_1260\\.main_2 (3.092:3.092:3.092))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:error\\.main_4 (5.992:5.992:5.992))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_0\\.main_4 (3.873:3.873:3.873))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.q \\Pendulum_DC_Motor_Quad_Dec\:bQuadDec\:state_1\\.main_4 (3.092:3.092:3.092))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN2_0.main_0 (4.295:4.295:4.295))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN2_1.main_0 (3.726:3.726:3.726))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.main_0 (3.726:3.726:3.726))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.f0_load (3.582:3.582:3.582))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.f0_load (3.747:3.747:3.747))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_load (4.665:4.665:4.665))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capt_int_temp\\.q \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.314:2.314:2.314))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.main_3 (4.140:4.140:4.140))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.main_3 (2.614:2.614:2.614))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.main_3 (4.140:4.140:4.140))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (3.265:3.265:3.265))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch1_Timer\:TimerUDB\:status_tc\\.main_1 (3.265:3.265:3.265))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.main_2 (3.223:3.223:3.223))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.main_1 (3.265:3.265:3.265))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.main_2 (3.265:3.265:3.265))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (4.757:4.757:4.757))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch1_Timer\:TimerUDB\:status_tc\\.main_0 (4.757:4.757:4.757))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.main_1 (5.828:5.828:5.828))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.main_0 (4.757:4.757:4.757))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.main_1 (4.757:4.757:4.757))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.387:3.387:3.387))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.389:3.389:3.389))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.304:2.304:2.304))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch1_Timer\:TimerUDB\:status_tc\\.main_2 (4.311:4.311:4.311))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.904:2.904:2.904))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.902:2.902:2.902))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:status_tc\\.q \\RC_Ch1_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (4.529:4.529:4.529))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.q \\RC_Ch1_Timer\:TimerUDB\:trig_fall_detected\\.main_4 (2.302:2.302:2.302))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (3.081:3.081:3.081))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (3.084:3.084:3.084))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (4.002:4.002:4.002))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch1_Timer\:TimerUDB\:capt_fifo_load\\.main_4 (2.286:2.286:2.286))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch1_Timer\:TimerUDB\:status_tc\\.main_3 (2.286:2.286:2.286))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch1_Timer\:TimerUDB\:trig_reg\\.main_2 (2.286:2.286:2.286))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch1_Timer\:TimerUDB\:trig_rise_detected\\.main_4 (2.286:2.286:2.286))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN5_0.main_0 (3.551:3.551:3.551))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN5_1.main_0 (4.210:4.210:4.210))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.main_0 (3.560:3.560:3.560))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.f0_load (3.552:3.552:3.552))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.f0_load (3.567:3.567:3.567))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_load (4.471:4.471:4.471))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capt_int_temp\\.q \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.313:2.313:2.313))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.main_3 (2.796:2.796:2.796))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.main_3 (2.787:2.787:2.787))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.main_3 (2.796:2.796:2.796))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (2.790:2.790:2.790))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch2_Timer\:TimerUDB\:status_tc\\.main_1 (2.790:2.790:2.790))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.main_2 (2.802:2.802:2.802))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.main_1 (2.790:2.790:2.790))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.main_2 (2.790:2.790:2.790))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (2.779:2.779:2.779))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch2_Timer\:TimerUDB\:status_tc\\.main_0 (2.779:2.779:2.779))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.main_1 (2.792:2.792:2.792))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.main_0 (2.779:2.779:2.779))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.main_1 (2.779:2.779:2.779))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.385:3.385:3.385))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.694:3.694:3.694))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.615:2.615:2.615))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch2_Timer\:TimerUDB\:status_tc\\.main_2 (3.686:3.686:3.686))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.915:2.915:2.915))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.930:2.930:2.930))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:status_tc\\.q \\RC_Ch2_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.q \\RC_Ch2_Timer\:TimerUDB\:trig_fall_detected\\.main_4 (2.288:2.288:2.288))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (2.771:2.771:2.771))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (2.796:2.796:2.796))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (3.692:3.692:3.692))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch2_Timer\:TimerUDB\:capt_fifo_load\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch2_Timer\:TimerUDB\:status_tc\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch2_Timer\:TimerUDB\:trig_reg\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch2_Timer\:TimerUDB\:trig_rise_detected\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.main_2 (3.454:3.454:3.454))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.main_2 (4.232:4.232:4.232))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.main_2 (4.232:4.232:4.232))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.f0_load (5.105:5.105:5.105))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.f0_load (6.203:6.203:6.203))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_load (5.323:5.323:5.323))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.q \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.main_3 (2.592:2.592:2.592))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.main_3 (2.592:2.592:2.592))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.main_3 (2.592:2.592:2.592))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.main_1 (2.629:2.629:2.629))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.main_1 (3.422:3.422:3.422))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.main_1 (3.422:3.422:3.422))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.main_0 (2.641:2.641:2.641))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.main_0 (3.411:3.411:3.411))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.main_0 (3.411:3.411:3.411))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (2.803:2.803:2.803))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch3_Timer\:TimerUDB\:status_tc\\.main_1 (2.803:2.803:2.803))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.main_1 (2.810:2.810:2.810))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.main_1 (2.803:2.803:2.803))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.main_1 (2.803:2.803:2.803))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (2.797:2.797:2.797))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch3_Timer\:TimerUDB\:status_tc\\.main_0 (2.797:2.797:2.797))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.main_0 (2.795:2.795:2.795))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.main_0 (2.797:2.797:2.797))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.main_0 (2.797:2.797:2.797))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.q \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.main_4 (3.385:3.385:3.385))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.main_4 (2.618:2.618:2.618))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.main_4 (2.618:2.618:2.618))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.q \\RC_Ch3_Timer\:TimerUDB\:capt_int_temp\\.main_3 (3.387:3.387:3.387))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_0\\.main_3 (2.616:2.616:2.616))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.q \\RC_Ch3_Timer\:TimerUDB\:int_capt_count_1\\.main_3 (2.616:2.616:2.616))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.674:3.674:3.674))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.806:3.806:3.806))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.926:2.926:2.926))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch3_Timer\:TimerUDB\:status_tc\\.main_2 (3.693:3.693:3.693))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.928:2.928:2.928))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.930:2.930:2.930))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:status_tc\\.q \\RC_Ch3_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.q \\RC_Ch3_Timer\:TimerUDB\:trig_fall_detected\\.main_4 (2.293:2.293:2.293))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (3.963:3.963:3.963))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (3.964:3.964:3.964))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (2.913:2.913:2.913))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch3_Timer\:TimerUDB\:capt_fifo_load\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch3_Timer\:TimerUDB\:status_tc\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch3_Timer\:TimerUDB\:trig_reg\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch3_Timer\:TimerUDB\:trig_rise_detected\\.main_4 (2.297:2.297:2.297))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN8_0.main_0 (4.104:4.104:4.104))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q MODIN8_1.main_0 (3.199:3.199:3.199))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.main_0 (3.188:3.188:3.188))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.f0_load (3.210:3.210:3.210))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.f0_load (3.211:3.211:3.211))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_load (4.095:4.095:4.095))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capt_int_temp\\.q \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.313:2.313:2.313))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.main_3 (3.615:3.615:3.615))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.main_3 (4.162:4.162:4.162))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:capture_last\\.q \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.main_3 (3.615:3.615:3.615))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (2.829:2.829:2.829))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch4_Timer\:TimerUDB\:status_tc\\.main_1 (2.829:2.829:2.829))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.main_1 (2.817:2.817:2.817))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.main_1 (2.829:2.829:2.829))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_4 \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.main_1 (2.829:2.829:2.829))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (2.638:2.638:2.638))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch4_Timer\:TimerUDB\:status_tc\\.main_0 (2.638:2.638:2.638))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.main_0 (2.636:2.636:2.636))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.main_0 (2.638:2.638:2.638))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.main_0 (2.638:2.638:2.638))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.700:3.700:3.700))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.698:3.698:3.698))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.615:2.615:2.615))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\RC_Ch4_Timer\:TimerUDB\:status_tc\\.main_2 (3.360:3.360:3.360))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.915:2.915:2.915))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.929:2.929:2.929))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:status_tc\\.q \\RC_Ch4_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.324:2.324:2.324))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.q \\RC_Ch4_Timer\:TimerUDB\:trig_fall_detected\\.main_4 (2.299:2.299:2.299))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (2.799:2.799:2.799))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (2.813:2.813:2.813))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.q \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (3.707:3.707:3.707))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch4_Timer\:TimerUDB\:capt_fifo_load\\.main_4 (2.288:2.288:2.288))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch4_Timer\:TimerUDB\:status_tc\\.main_3 (2.288:2.288:2.288))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch4_Timer\:TimerUDB\:trig_reg\\.main_2 (2.288:2.288:2.288))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.q \\RC_Ch4_Timer\:TimerUDB\:trig_rise_detected\\.main_4 (2.288:2.288:2.288))
    (INTERCONNECT \\USBUART\:Dp\\.interrupt \\USBUART\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.usb_int \\USBUART\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.arb_int \\USBUART\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_0 \\USBUART\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_1 \\USBUART\:ep_1\\.interrupt (8.296:8.296:8.296))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_2 \\USBUART\:ep_2\\.interrupt (7.981:7.981:7.981))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_3 \\USBUART\:ep_3\\.interrupt (8.284:8.284:8.284))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\MPU6050_I2C\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\RC_Ch1_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\RC_Ch2_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\RC_Ch4_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\RC_Ch3_Timer\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\Drive_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\Pendulum_DC_Motor_Quad_Dec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\Head_Servo_PWM\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In2\(0\).pad_out Drive_DC_Motor_In2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In2\(0\)_PAD Drive_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In1\(0\).pad_out Drive_DC_Motor_In1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_In1\(0\)_PAD Drive_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RC_Ch1\(0\)_PAD RC_Ch1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RC_Ch2\(0\)_PAD RC_Ch2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RC_Ch4\(0\)_PAD RC_Ch4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT RC_Ch3\(0\)_PAD RC_Ch3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In1\(0\).pad_out Flywheel_DC_Motor_In1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In1\(0\)_PAD Flywheel_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_In1\(0\).pad_out Pendulum_DC_Motor_In1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_In1\(0\)_PAD Pendulum_DC_Motor_In1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_In2\(0\).pad_out Pendulum_DC_Motor_In2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_In2\(0\)_PAD Pendulum_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In2\(0\).pad_out Flywheel_DC_Motor_In2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Flywheel_DC_Motor_In2\(0\)_PAD Flywheel_DC_Motor_In2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MPU6050_SDA\(0\).pad_out MPU6050_SDA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MPU6050_SDA\(0\)_PAD MPU6050_SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MPU6050_SCL\(0\).pad_out MPU6050_SCL\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MPU6050_SCL\(0\)_PAD MPU6050_SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_Enc_A\(0\)_PAD Drive_DC_Motor_Enc_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Drive_DC_Motor_Enc_B\(0\)_PAD Drive_DC_Motor_Enc_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_Enc_A\(0\)_PAD Pendulum_DC_Motor_Enc_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pendulum_DC_Motor_Enc_B\(0\)_PAD Pendulum_DC_Motor_Enc_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Status_LED\(0\)_PAD Status_LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Head_Servo\(0\).pad_out Head_Servo\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Head_Servo\(0\)_PAD Head_Servo\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
