
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4.op (64-bit)
  **** SW Build 2193837 on Tue Apr 10 18:06:59 MDT 2018
  **** IP Build 2189296 on Tue Apr 10 19:39:46 MDT 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2017.4.op/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2017.4.op/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shimingsong' on host 'shimingsong-Surface-Pro' (Linux_x86_64 version 4.15.0-43-generic) on Sat Feb 16 15:54:55 PST 2019
INFO: [HLS 200-10] On os Ubuntu 18.04 LTS
INFO: [HLS 200-10] In directory '/home/shimingsong/fir_example'
INFO: [HLS 200-10] Opening project '/home/shimingsong/fir_example/hls_fir1ch_prj'.
INFO: [HLS 200-10] Adding design file 'fir.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'fir_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'data' to the project
INFO: [HLS 200-10] Opening solution '/home/shimingsong/fir_example/hls_fir1ch_prj/solution0'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-3-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
make: *** No rule to make target ''-Wno-everything''.  Stop.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
4
    while executing
"source run_1_FIR_script.tcl"
    invoked from within
"hls::main run_1_FIR_script.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
INFO: [Common 17-206] Exiting vivado_hls at Sat Feb 16 15:54:55 2019...
