// Seed: 1142706484
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
);
  logic id_3 = id_3;
  assign id_2[1] = {1 | id_3 - 1, 1, 1, id_0, {1'h0, id_0} + id_0, 1};
  logic id_4;
  logic id_5;
  logic id_6;
  logic id_7 = id_5;
endmodule
