
---------- Begin Simulation Statistics ----------
final_tick                               1661731319500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205583                       # Simulator instruction rate (inst/s)
host_mem_usage                                4585564                       # Number of bytes of host memory used
host_op_rate                                   363239                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9971.65                       # Real time elapsed on the host
host_tick_rate                               40692215                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000005                       # Number of instructions simulated
sim_ops                                    3622091860                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.405769                       # Number of seconds simulated
sim_ticks                                405768541000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   278                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       639147                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1275288                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          447                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      7858720                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    130718010                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     46153261                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     63021464                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     16868203                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     139394631                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       3358426                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      5524906                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       582246484                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      414307271                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      7898560                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         93355099                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    117489621                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    250288381                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000003                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1588221853                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    774884001                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.049625                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.961588                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    419884456     54.19%     54.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     77635096     10.02%     64.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     55096489      7.11%     71.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     40984590      5.29%     76.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     19994090      2.58%     79.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     18563630      2.40%     81.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     11923672      1.54%     83.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13312357      1.72%     84.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    117489621     15.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    774884001                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        736513454                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2550541                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1038783176                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           242962017                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2815232      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    809570724     50.97%     51.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       509917      0.03%     51.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4249994      0.27%     51.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    109285470      6.88%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           32      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       324302      0.02%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       249720      0.02%     58.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       250519      0.02%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    153382151      9.66%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     30122413      1.90%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    145223210      9.14%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     98880731      6.23%     85.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     43203164      2.72%     88.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    144081286      9.07%     97.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     46072988      2.90%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1588221853                       # Class of committed instruction
system.switch_cpus_1.commit.refs            332238169                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1588221853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.811537                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.811537                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    422792714                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1957614617                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       99432623                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       237668977                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      7922324                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     43654617                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         261201330                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              261783                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          94234139                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              279822                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         139394631                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       126591381                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           671656013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2151086                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          215                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1239453512                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        34038                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       353157                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      15844648                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                6                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.171766                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    131505507                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     49511687                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.527291                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    811471260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.479985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.452071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      490696892     60.47%     60.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       24922521      3.07%     63.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       27248154      3.36%     66.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       12287412      1.51%     68.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       16567199      2.04%     70.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       17228627      2.12%     72.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       12821932      1.58%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       10775968      1.33%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      198922555     24.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    811471260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      1238359263                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      692914158                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 65822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     10443505                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      105719630                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.142954                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          356085034                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         94234138                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     179536046                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    272120134                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        36840                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       663024                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    100534107                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1838574888                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    261850896                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20733471                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1739086362                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      2538516                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     12061526                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      7922324                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     17910576                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       207045                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     16790369                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        38977                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        56415                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        34452                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     29158114                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     11257954                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        56415                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      9516984                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       926521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2216275750                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1729917159                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.568400                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1259731912                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.131655                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1733171629                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1828489724                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     835317488                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.232230                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.232230                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      5529676      0.31%      0.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    942244921     53.54%     53.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       522106      0.03%     53.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      4529545      0.26%     54.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    112939887      6.42%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          732      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            2      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       420780      0.02%     60.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     60.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       249775      0.01%     60.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       250584      0.01%     60.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     60.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     60.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     60.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     60.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    155033996      8.81%     69.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     30633852      1.74%     71.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    146202703      8.31%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    118912779      6.76%     86.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     49275995      2.80%     89.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    146664257      8.33%     97.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     46408251      2.64%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1759819841                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     780234165                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   1533344196                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    749070589                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    792208658                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          45607189                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.025916                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      14328692     31.42%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           94      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            1      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd      5735880     12.58%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     43.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        21657      0.05%     44.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     44.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     44.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult      9556704     20.95%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     65.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      5093160     11.17%     76.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        65675      0.14%     76.31% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead     10792788     23.66%     99.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        12538      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1019663189                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2846136324                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    980846570                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1296737391                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1838465229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1759819841                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       109659                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    250353003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2762397                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       109363                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    340388114                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    811471260                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.168678                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.569765                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    381335131     46.99%     46.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     58768948      7.24%     54.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     65087055      8.02%     62.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     59475886      7.33%     69.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     64732611      7.98%     77.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     61787315      7.61%     85.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     53787062      6.63%     91.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     30118282      3.71%     95.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     36378970      4.48%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    811471260                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.168502                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         126647990                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               56706                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     33741940                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5059848                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    272120134                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    100534107                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     583977867                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           18                       # number of misc regfile writes
system.switch_cpus_1.numCycles              811537082                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     229117750                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1776116293                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     66119040                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      120916709                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      1534261                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1260131                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4756660234                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1918602898                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2160908294                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       257747800                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    116649623                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      7922324                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    195753963                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      384791957                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   1278888043                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   2107046416                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        12709                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          357                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       212781646                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          360                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2495795778                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3714044821                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  4414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1734                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9048690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        21678                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17092181                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          21680                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      6652405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       588468                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     13295058                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         588468                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              32934                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       632509                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6348                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              288                       # Transaction distribution
system.membus.trans_dist::ReadExReq            603209                       # Transaction distribution
system.membus.trans_dist::ReadExResp           603209                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32934                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1911431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1911431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1911431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     81193728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     81193728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81193728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            636431                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  636431    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              636431                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3912559000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3351937250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1661731319500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1661731319500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7247289                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2416214                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        18154                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6810562                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         1007469                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1007469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           795417                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          795417                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7247289                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        55148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26086494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26141642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2322816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    628888384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              631211200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1203638                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39321536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10253099                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002284                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047739                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10229685     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23412      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10253099                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10366774498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12539553917                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28282497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst        17359                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1381965                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1399324                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst        17359                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1381965                       # number of overall hits
system.l2.overall_hits::total                 1399324                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          781                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      6641887                       # number of demand (read+write) misses
system.l2.demand_misses::total                6642668                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          781                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      6641887                       # number of overall misses
system.l2.overall_misses::total               6642668                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     76968500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 236305642000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     236382610500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     76968500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 236305642000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    236382610500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst        18140                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      8023852                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8041992                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst        18140                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      8023852                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8041992                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.043054                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.827768                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.825998                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.043054                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.827768                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.825998                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 98551.216389                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 35578.088275                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 35585.492230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 98551.216389                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 35578.088275                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 35585.492230                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              613685                       # number of writebacks
system.l2.writebacks::total                    613685                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      6641887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6642668                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      6641887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6642668                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     69158500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 169886772000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 169955930500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     69158500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 169886772000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 169955930500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.043054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.827768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.043054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.827768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.825998                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88551.216389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 25578.088275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 25585.492230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88551.216389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 25578.088275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 25585.492230                       # average overall mshr miss latency
system.l2.replacements                         614457                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1802529                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1802529                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1802529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1802529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        18127                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            18127                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        18127                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        18127                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      6028271                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       6028271                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       997807                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               997807                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         9662                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               9662                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      1007469                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1007469                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.009590                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.009590                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data     5.485407                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     5.485407                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         9662                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          9662                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    165455498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    165455498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.009590                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.009590                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 17124.352929                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17124.352929                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       191095                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                191095                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       604322                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              604322                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  58704095000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   58704095000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       795417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            795417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.759755                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.759755                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 97140.423483                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97140.423483                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       604322                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         604322                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  52660875000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52660875000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.759755                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.759755                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 87140.423483                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87140.423483                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst        17359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      1190870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1208229                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          781                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      6037565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6038346                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     76968500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 177601547000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 177678515500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst        18140                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      7228435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7246575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.043054                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.835252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.833269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 98551.216389                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 29416.088605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 29425.030546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          781                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      6037565                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6038346                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     69158500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 117225897000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 117295055500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.043054                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.835252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.833269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88551.216389                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 19416.088605                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 19425.030546                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3982.050690                       # Cycle average of tags in use
system.l2.tags.total_refs                     4415415                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1824716                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.419782                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3982.050690                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.972180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972180                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3545                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 138552159                       # Number of tag accesses
system.l2.tags.data_accesses                138552159                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           47                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      6006478                       # number of demand (read+write) hits
system.l3.demand_hits::total                  6006525                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           47                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      6006478                       # number of overall hits
system.l3.overall_hits::total                 6006525                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          734                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       635409                       # number of demand (read+write) misses
system.l3.demand_misses::total                 636143                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          734                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       635409                       # number of overall misses
system.l3.overall_misses::total                636143                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     63851500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  53013362000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      53077213500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     63851500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  53013362000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     53077213500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          781                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      6641887                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              6642668                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          781                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      6641887                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             6642668                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.939821                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.095667                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.095766                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.939821                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.095667                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.095766                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 86991.144414                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83431.871440                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83435.978231                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 86991.144414                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83431.871440                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83435.978231                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              632509                       # number of writebacks
system.l3.writebacks::total                    632509                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          734                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       635409                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            636143                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          734                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       635409                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           636143                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     56511500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  46659272000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  46715783500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     56511500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  46659272000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  46715783500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.939821                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.095667                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.095766                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.939821                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.095667                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.095766                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76991.144414                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73431.871440                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73435.978231                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76991.144414                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73431.871440                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73435.978231                       # average overall mshr miss latency
system.l3.replacements                        1225165                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       613685                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           613685                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       613685                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       613685                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         2160                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          2160                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         9374                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 9374                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          288                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                288                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         9662                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             9662                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.029807                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.029807                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          288                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           288                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      5462000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      5462000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.029807                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.029807                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18965.277778                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18965.277778                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data         1113                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  1113                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       603209                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              603209                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  49019907500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   49019907500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       604322                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            604322                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.998158                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.998158                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81265.212389                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 81265.212389                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       603209                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         603209                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  42987817500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  42987817500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.998158                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.998158                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71265.212389                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 71265.212389                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           47                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      6005365                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            6005412                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          734                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        32200                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            32934                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     63851500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   3993454500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   4057306000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          781                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      6037565                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        6038346                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.939821                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.005333                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.005454                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 86991.144414                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 124020.326087                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 123195.056780                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          734                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        32200                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        32934                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     56511500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   3671454500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   3727966000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.939821                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.005333                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.005454                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76991.144414                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 114020.326087                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 113195.056780                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    13395691                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1257933                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     10.648970                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    8331.145028                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst       120.893487                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      8388.285424                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   129.955633                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     8.407519                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 15789.312908                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.254246                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.003689                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.255990                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.003966                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000257                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.481852                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          923                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31786                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 213946093                       # Number of tag accesses
system.l3.tags.data_accesses                213946093                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           6038346                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1246194                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         6621699                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            9662                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           9662                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           604322                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          604322                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       6038346                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     19947388                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    464406592                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1225165                       # Total snoops (count)
system.tol3bus.snoopTraffic                  40480576                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          7877495                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.074702                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.262911                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                7289027     92.53%     92.53% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 588468      7.47%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            7877495                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         7261214002                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        9968833000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        46976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     40666176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40713152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        46976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     40480576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40480576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       635409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              636143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       632509                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             632509                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       115770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    100220130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             100335901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       115770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           115770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99762727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99762727                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99762727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       115770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    100220130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            200098627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    632509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    635409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013306266500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39079                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39079                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1963083                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             594569                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      636143                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     632509                       # Number of write requests accepted
system.mem_ctrls.readBursts                    636143                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   632509                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             37828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41239                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8724069500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3180715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20651750750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13714.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32464.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   564225                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  524238                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                636143                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               632509                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  626395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       180168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    450.648195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   240.850207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   409.536282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        72917     40.47%     40.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15755      8.74%     49.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8196      4.55%     53.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7491      4.16%     57.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6803      3.78%     61.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6141      3.41%     65.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7675      4.26%     69.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20579     11.42%     80.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34611     19.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       180168                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.278129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.887630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             206      0.53%      0.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          10684     27.34%     27.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         27304     69.87%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           541      1.38%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           191      0.49%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            58      0.15%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            42      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            23      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            11      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39079                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.184856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.172288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.667867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            36095     92.36%     92.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              198      0.51%     92.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1390      3.56%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1353      3.46%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39079                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               40713152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40479232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40713152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40480576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       100.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    100.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  405812622500                       # Total gap between requests
system.mem_ctrls.avgGap                     319877.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        46976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     40666176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40479232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 115770.433765588547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 100220130.175148308277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99759414.320884972811                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          734                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       635409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       632509                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     26249250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  20625501500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9618329135750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35761.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32460.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15206628.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            644470680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            342544290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2276403360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1655152380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32030734320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34640511960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     126644162400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       198233979390                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.539547                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 328647426500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13549380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63571734500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            641928840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            341193270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2265657660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1646434980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32030734320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34750929510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     126551179200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       198228057780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        488.524954                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 328393751000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13549380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  63825410000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1399279352                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69491990                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    126570327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1595341669                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1399279352                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69491990                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    126570327                       # number of overall hits
system.cpu.icache.overall_hits::total      1595341669                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11952                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          249                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst        21050                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          33251                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11952                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          249                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst        21050                       # number of overall misses
system.cpu.icache.overall_misses::total         33251                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3493000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    345692499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    349185499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3493000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    345692499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    349185499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1399291304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69492239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    126591377                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1595374920                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1399291304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69492239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    126591377                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1595374920                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000166                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000166                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14028.112450                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 16422.446508                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10501.503684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14028.112450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 16422.446508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10501.503684                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          950                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.538462                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        29843                       # number of writebacks
system.cpu.icache.writebacks::total             29843                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst         2196                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2196                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst         2196                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2196                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst        18854                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19103                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst        18854                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19103                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    289139999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    292383999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3244000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    289139999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    292383999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000149                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000149                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13028.112450                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 15335.737721                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15305.658745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13028.112450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 15335.737721                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15305.658745                       # average overall mshr miss latency
system.cpu.icache.replacements                  29843                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1399279352                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69491990                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    126570327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1595341669                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11952                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          249                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst        21050                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         33251                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3493000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    345692499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    349185499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1399291304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69492239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    126591377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1595374920                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000166                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14028.112450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 16422.446508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10501.503684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst         2196                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2196                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst        18854                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19103                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3244000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    289139999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    292383999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13028.112450                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 15335.737721                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15305.658745                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.674801                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1595372724                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31055                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          51372.491515                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.272483                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.867316                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    91.535001                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.818892                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001694                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.178779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999365                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6381530735                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6381530735                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    367776058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     17360206                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    297736197                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        682872461                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    367776058                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     17360206                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    297736197                       # number of overall hits
system.cpu.dcache.overall_hits::total       682872461                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       234177                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        18194                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     35621716                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       35874087                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       234177                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18194                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     35621716                       # number of overall misses
system.cpu.dcache.overall_misses::total      35874087                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1079831000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 1081143954947                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1082223785947                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1079831000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 1081143954947                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1082223785947                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    368010235                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17378400                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    333357913                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    718746548                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    368010235                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17378400                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    333357913                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    718746548                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.106857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049912                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000636                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.106857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049912                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59350.939870                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 30350.698292                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30167.284423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59350.939870                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 30350.698292                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30167.284423                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4781661                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          165                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            225846                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.172219                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    27.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2001156                       # number of writebacks
system.cpu.dcache.writebacks::total           2001156                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     26598272                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     26598272                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     26598272                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     26598272                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        18194                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      9023444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9041638                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        18194                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      9023444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9041638                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1061637000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 270283347947                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 271344984947                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1061637000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 270283347947                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 271344984947                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001047                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.027068                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012580                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001047                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.027068                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012580                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58350.939870                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 29953.457676                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30010.600396                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58350.939870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 29953.457676                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30010.600396                       # average overall mshr miss latency
system.cpu.dcache.replacements                8256356                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231033982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11297718                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    210262931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       452594631                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     33818830                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      33872119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     80739500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 1010095182500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1010175922000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    231083260                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11301729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    244081761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    486466750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.138555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20129.518823                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 29867.833467                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29823.227829                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     26590394                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     26590394                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      7228436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7232447                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     76728500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 201037474000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 201114202500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.029615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014867                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19129.518823                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 27812.029324                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27807.214142                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    136742076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6062488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     87473266                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      230277830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       184899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14183                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1802886                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2001968                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    999091500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  71048772447                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  72047863947                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    136926975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6076671                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     89276152                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    232279798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.002334                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.020194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70442.889375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 39408.355518                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35988.519271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         7878                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7878                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1795008                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1809191                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    984908500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  69245873947                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  70230782447                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.002334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.020106                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69442.889375                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 38576.916619                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38818.887805                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994162                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           692547827                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8256868                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.875366                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   361.651554                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    25.720523                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   124.622084                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.706351                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.050235                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.243403                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2883243060                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2883243060                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661731319500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1168016811000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 493714508500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
