About
To design and verify a simple multicycle RISC processor in Verilog using active HDL
