// Seed: 733162681
module module_0 (
    id_1
);
  input id_1;
  wand id_1;
  reg  id_2;
  assign id_2 = 1;
  logic id_3;
  assign id_3 = 1 & "";
  reg   id_4;
  logic id_5 = 1;
  always @(id_5 !== id_2) begin
    if (1)
      if (1) id_4 <= id_1[1];
      else if (1) id_2 <= 1;
  end
endmodule
