INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sources_1/new/Sinus_creater.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wave_producer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sources_1/new/harmonic_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_sine
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sources_1/new/instrument_notes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity note_inst
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sources_1/new/sinus_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sources_1/new/Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Top_music
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sources_1/new/VGA_TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_TOP
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sources_1/new/PLAY_MODULE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGA_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sources_1/new/SYNC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Synch
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sources_1/new/RGB_SELECT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RGB_select
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sources_1/new/DEFAULT_SONG_PLAYER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity default_note_player
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sources_1/new/MAIN_MENU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_Menu_VGA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sources_1/new/SCREEN_SEL_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Screen_select_FSM
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sources_1/new/Instrument_TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instrument_TOP
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sources_1/new/sawtooth_wave_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sawtooth_generator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sources_1/new/Sawtooth_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sawtooth_adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sim_1/new/pwm2_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_tb
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sim_1/new/Sinus_creater_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sinus_creater_TB
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sim_1/new/Top_Module_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Top_Module_TB
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sim_1/new/Default_player_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity default_song_TB
INFO: [VRFC 10-163] Analyzing VHDL file "D:/OLD Desktops/Desktop Karadere/Vivado Projects/Term_Project/Term_Project.srcs/sim_1/new/default_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity default_TB
