
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v' to AST representation.
Generating RTLIL representation for module `\bilinearintrp'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:59.9-99.12 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: bilinearintrp       
Automatically selected bilinearintrp as design top module.

2.2. Analyzing design hierarchy..
Top module:  \bilinearintrp

2.3. Analyzing design hierarchy..
Top module:  \bilinearintrp
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:59$1 in module bilinearintrp.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 23 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
Creating decoders for process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:59$1'.
     1/2: $1\v[7:0]
     2/2: $1\u[7:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\bilinearintrp.\u' from process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:59$1'.
No latch inferred for signal `\bilinearintrp.\v' from process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:59$1'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\bilinearintrp.\ul' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$36' with positive edge clock.
Creating register for signal `\bilinearintrp.\vl' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$37' with positive edge clock.
Creating register for signal `\bilinearintrp.\wl' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$38' with positive edge clock.
Creating register for signal `\bilinearintrp.\i1b' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$39' with positive edge clock.
Creating register for signal `\bilinearintrp.\i2b' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$40' with positive edge clock.
Creating register for signal `\bilinearintrp.\i3b' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$41' with positive edge clock.
Creating register for signal `\bilinearintrp.\i1g' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$42' with positive edge clock.
Creating register for signal `\bilinearintrp.\i2g' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\bilinearintrp.\i3g' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$44' with positive edge clock.
Creating register for signal `\bilinearintrp.\i1r' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$45' with positive edge clock.
Creating register for signal `\bilinearintrp.\i2r' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$46' with positive edge clock.
Creating register for signal `\bilinearintrp.\i3r' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$47' with positive edge clock.
Creating register for signal `\bilinearintrp.\rul' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$48' with positive edge clock.
Creating register for signal `\bilinearintrp.\rvl' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$49' with positive edge clock.
Creating register for signal `\bilinearintrp.\rwl' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$50' with positive edge clock.
Creating register for signal `\bilinearintrp.\gul' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$51' with positive edge clock.
Creating register for signal `\bilinearintrp.\gvl' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$52' with positive edge clock.
Creating register for signal `\bilinearintrp.\gwl' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$53' with positive edge clock.
Creating register for signal `\bilinearintrp.\bul' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$54' with positive edge clock.
Creating register for signal `\bilinearintrp.\bvl' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$55' with positive edge clock.
Creating register for signal `\bilinearintrp.\bwl' using process `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
  created $dff cell `$procdff$56' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:101$2'.
Found and cleaned up 1 empty switch in `\bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:59$1'.
Removing empty process `bilinearintrp.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v:59$1'.
Cleaned up 1 empty switch.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module bilinearintrp.
<suppressed ~2 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bilinearintrp.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bilinearintrp'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bilinearintrp..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bilinearintrp.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bilinearintrp'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bilinearintrp..
Removed 0 unused cells and 33 unused wires.
<suppressed ~1 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bilinearintrp.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bilinearintrp..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bilinearintrp.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bilinearintrp'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bilinearintrp..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bilinearintrp.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== bilinearintrp ===

   Number of wires:                 72
   Number of wire bits:            669
   Number of public wires:          49
   Number of public wire bits:     422
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 46
     $add                           90
     $dff                          222
     $eq                            15
     $logic_not                      3
     $mul                          135
     $pmux                          16
     $sub                           16

End of script. Logfile hash: 16539a80cd, CPU: user 0.05s system 0.00s, MEM: 12.05 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 33% 4x opt_expr (0 sec), 16% 2x read_verilog (0 sec), ...
