---
schema-version: v1.2.8
id: ISO/IEC10857-1994
title:
- content: Information technology
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: title-intro
- content: Microprocessor systems
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: title-main
- content: Futurebus+ -- Logical protocol specification
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: title-part
- content: Information technology - Microprocessor systems - Futurebus+ -- Logical
    protocol specification
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: main
- content: Technologies de l'information
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: title-intro
- content: Systèmes à microprocesseurs
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: title-main
- content: Futurebus+ -- Spécification du protocol logique
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: title-part
- content: Technologies de l'information - Systèmes à microprocesseurs - Futurebus+
    -- Spécification du protocol logique
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: main
link:
- content: https://www.iso.org/standard/18889.html
  type: src
- content: https://www.iso.org/contents/data/standard/01/88/18889.detail.rss
  type: rss
type: standard
docid:
- id: ISO/IEC 10857:1994
  type: ISO
  primary: true
- id: ISO/IEC 10857:1994(E)
  type: iso-reference
- id: urn:iso:std:iso-iec:10857:stage-95.99
  type: URN
docnumber: '10857'
date:
- type: published
  value: 1994-12
contributor:
- organization:
    name:
    - content: International Organization for Standardization
    abbreviation:
      content: ISO
    url: www.iso.org
  role:
  - type: publisher
- organization:
    name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
    url: www.iec.ch
  role:
  - type: publisher
edition:
  content: '1'
revdate: 1994-12
language:
- en
- fr
script:
- Latn
abstract:
- content: Specifies the logical layer for a set of signal lines that constitute a
    multiple segment bus architecture, and for the interfacing of modules connected
    to a bus segment. Intended to be used as a component within a profile to build
    systems with higher levels of compatibility.
  language:
  - en
  script:
  - Latn
  format: text/plain
- content: Specifies the logical layer for a set of signal lines that constitute a
    multiple segment bus architecture, and for the interfacing of modules connected
    to a bus segment. Intended to be used as a component within a profile to build
    systems with higher levels of compatibility.
  language:
  - fr
  script:
  - Latn
  format: text/plain
docstatus:
  stage:
    value: '95'
  substage:
    value: '99'
copyright:
- owner:
  - name:
    - content: ''
  from: '1994'
place:
- Geneva
doctype:
  type: international-standard
editorialgroup:
  technical_committee:
  - name: Information technology
    number: 1
    type: IEC
    identifier: ISO/IEC JTC 1
ics:
- code: '35.160'
  text: Microprocessor systems
structuredidentifier:
  project_number: ISO 10857
  type: ISO
ext:
  schema-version: v1.0.0
