# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Comp_Multi.srcs/sources_1/new/Multiplier.vhd" \
"../../../../Comp_Multi.srcs/sources_1/new/Booths_Multiplication.vhd" \
"../../../../Comp_Multi.srcs/sources_1/new/Multiplier_top_level.vhd" \

# Do not sort compile order
nosort
