<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4842" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4842{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4842{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4842{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4842{left:189px;bottom:979px;letter-spacing:-0.15px;}
#t5_4842{left:532px;bottom:979px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t6_4842{left:532px;bottom:958px;letter-spacing:-0.12px;}
#t7_4842{left:532px;bottom:941px;letter-spacing:-0.11px;}
#t8_4842{left:189px;bottom:917px;letter-spacing:-0.14px;}
#t9_4842{left:532px;bottom:917px;letter-spacing:-0.14px;}
#ta_4842{left:86px;bottom:892px;letter-spacing:-0.17px;}
#tb_4842{left:142px;bottom:892px;letter-spacing:-0.17px;}
#tc_4842{left:189px;bottom:892px;letter-spacing:-0.13px;}
#td_4842{left:439px;bottom:892px;letter-spacing:-0.13px;}
#te_4842{left:532px;bottom:892px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_4842{left:532px;bottom:871px;letter-spacing:-0.12px;}
#tg_4842{left:532px;bottom:849px;letter-spacing:-0.11px;}
#th_4842{left:532px;bottom:833px;letter-spacing:-0.11px;}
#ti_4842{left:189px;bottom:808px;letter-spacing:-0.11px;}
#tj_4842{left:532px;bottom:808px;letter-spacing:-0.14px;}
#tk_4842{left:189px;bottom:784px;}
#tl_4842{left:532px;bottom:784px;letter-spacing:-0.15px;}
#tm_4842{left:189px;bottom:759px;}
#tn_4842{left:532px;bottom:759px;letter-spacing:-0.15px;}
#to_4842{left:532px;bottom:738px;letter-spacing:-0.11px;}
#tp_4842{left:532px;bottom:721px;letter-spacing:-0.11px;}
#tq_4842{left:532px;bottom:700px;letter-spacing:-0.12px;}
#tr_4842{left:532px;bottom:683px;letter-spacing:-0.1px;}
#ts_4842{left:189px;bottom:658px;}
#tt_4842{left:532px;bottom:658px;letter-spacing:-0.14px;}
#tu_4842{left:189px;bottom:634px;}
#tv_4842{left:532px;bottom:634px;letter-spacing:-0.15px;}
#tw_4842{left:532px;bottom:613px;letter-spacing:-0.11px;}
#tx_4842{left:532px;bottom:596px;letter-spacing:-0.14px;}
#ty_4842{left:189px;bottom:571px;letter-spacing:-0.13px;}
#tz_4842{left:532px;bottom:571px;letter-spacing:-0.14px;}
#t10_4842{left:81px;bottom:547px;letter-spacing:-0.17px;}
#t11_4842{left:138px;bottom:547px;letter-spacing:-0.16px;}
#t12_4842{left:189px;bottom:547px;letter-spacing:-0.14px;}
#t13_4842{left:439px;bottom:547px;letter-spacing:-0.12px;}
#t14_4842{left:532px;bottom:547px;letter-spacing:-0.14px;}
#t15_4842{left:532px;bottom:525px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t16_4842{left:532px;bottom:509px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t17_4842{left:532px;bottom:492px;letter-spacing:-0.12px;word-spacing:-0.23px;}
#t18_4842{left:532px;bottom:475px;letter-spacing:-0.11px;}
#t19_4842{left:532px;bottom:458px;letter-spacing:-0.1px;}
#t1a_4842{left:532px;bottom:437px;letter-spacing:-0.1px;}
#t1b_4842{left:532px;bottom:420px;letter-spacing:-0.11px;}
#t1c_4842{left:532px;bottom:403px;letter-spacing:-0.12px;}
#t1d_4842{left:189px;bottom:379px;}
#t1e_4842{left:532px;bottom:379px;letter-spacing:-0.15px;}
#t1f_4842{left:532px;bottom:357px;letter-spacing:-0.12px;}
#t1g_4842{left:532px;bottom:341px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_4842{left:189px;bottom:316px;letter-spacing:-0.13px;}
#t1i_4842{left:532px;bottom:316px;letter-spacing:-0.14px;}
#t1j_4842{left:81px;bottom:292px;letter-spacing:-0.17px;}
#t1k_4842{left:138px;bottom:292px;letter-spacing:-0.17px;}
#t1l_4842{left:188px;bottom:292px;letter-spacing:-0.15px;}
#t1m_4842{left:439px;bottom:292px;letter-spacing:-0.14px;}
#t1n_4842{left:532px;bottom:292px;letter-spacing:-0.12px;}
#t1o_4842{left:532px;bottom:270px;letter-spacing:-0.12px;}
#t1p_4842{left:532px;bottom:249px;letter-spacing:-0.1px;}
#t1q_4842{left:189px;bottom:224px;letter-spacing:-0.14px;}
#t1r_4842{left:532px;bottom:224px;letter-spacing:-0.13px;}
#t1s_4842{left:532px;bottom:203px;letter-spacing:-0.11px;}
#t1t_4842{left:532px;bottom:186px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#t1u_4842{left:532px;bottom:169px;letter-spacing:-0.11px;}
#t1v_4842{left:189px;bottom:145px;letter-spacing:-0.14px;}
#t1w_4842{left:532px;bottom:145px;letter-spacing:-0.14px;}
#t1x_4842{left:88px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1y_4842{left:174px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1z_4842{left:369px;bottom:1068px;letter-spacing:0.11px;}
#t20_4842{left:497px;bottom:1068px;letter-spacing:0.13px;}
#t21_4842{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t22_4842{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t23_4842{left:227px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t24_4842{left:461px;bottom:1028px;letter-spacing:-0.14px;}
#t25_4842{left:642px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t26_4842{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t27_4842{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4842{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4842{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4842{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4842{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4842{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4842" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4842Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4842" style="-webkit-user-select: none;"><object width="935" height="1210" data="4842/4842.svg" type="image/svg+xml" id="pdf4842" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4842" class="t s1_4842">2-320 </span><span id="t2_4842" class="t s1_4842">Vol. 4 </span>
<span id="t3_4842" class="t s2_4842">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4842" class="t s3_4842">31 </span><span id="t5_4842" class="t s3_4842">MCU Partial Success </span>
<span id="t6_4842" class="t s3_4842">When set to 1, WRMSR 79H skipped part of the </span>
<span id="t7_4842" class="t s3_4842">functionality during BIOS. </span>
<span id="t8_4842" class="t s3_4842">63:32 </span><span id="t9_4842" class="t s3_4842">Reserved </span>
<span id="ta_4842" class="t s3_4842">CFH </span><span id="tb_4842" class="t s3_4842">207 </span><span id="tc_4842" class="t s3_4842">IA32_CORE_CAPABILITIES </span><span id="td_4842" class="t s3_4842">Package </span><span id="te_4842" class="t s3_4842">IA32 Core Capabilities Register (R/O) </span>
<span id="tf_4842" class="t s3_4842">If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. </span>
<span id="tg_4842" class="t s3_4842">This MSR provides an architectural enumeration </span>
<span id="th_4842" class="t s3_4842">function for model-specific behavior. </span>
<span id="ti_4842" class="t s3_4842">1:0 </span><span id="tj_4842" class="t s3_4842">Reserved </span>
<span id="tk_4842" class="t s3_4842">2 </span><span id="tl_4842" class="t s3_4842">FUSA_SUPPORTED </span>
<span id="tm_4842" class="t s3_4842">3 </span><span id="tn_4842" class="t s3_4842">RSM_IN_CPL0_ONLY </span>
<span id="to_4842" class="t s3_4842">When set to 1, the RSM instruction is only allowed in </span>
<span id="tp_4842" class="t s3_4842">CPL0 (#GP triggered in any CPL != 0). </span>
<span id="tq_4842" class="t s3_4842">When set to 0, then any CPL may execute the RSM </span>
<span id="tr_4842" class="t s3_4842">instruction. </span>
<span id="ts_4842" class="t s3_4842">4 </span><span id="tt_4842" class="t s3_4842">Reserved </span>
<span id="tu_4842" class="t s3_4842">5 </span><span id="tv_4842" class="t s3_4842">SPLIT_LOCK_DISABLE_SUPPORTED </span>
<span id="tw_4842" class="t s3_4842">When read as 1, software can set bit 29 of </span>
<span id="tx_4842" class="t s3_4842">MSR_MEMORY_CTRL (MSR address 33H). </span>
<span id="ty_4842" class="t s3_4842">31:6 </span><span id="tz_4842" class="t s3_4842">Reserved </span>
<span id="t10_4842" class="t s3_4842">492H </span><span id="t11_4842" class="t s3_4842">1170 </span><span id="t12_4842" class="t s3_4842">IA32_VMX_PROCBASED_CTLS3 </span><span id="t13_4842" class="t s3_4842">Core </span><span id="t14_4842" class="t s3_4842">IA32_VMX_PROCBASED_CTLS3 </span>
<span id="t15_4842" class="t s3_4842">This MSR enumerates the allowed 1-settings of the </span>
<span id="t16_4842" class="t s3_4842">third set of processor-based controls. Specifically, VM </span>
<span id="t17_4842" class="t s3_4842">entry allows bit X of the tertiary processor-based VM- </span>
<span id="t18_4842" class="t s3_4842">execution controls to be 1 if and only if bit X of the </span>
<span id="t19_4842" class="t s3_4842">MSR is set to 1. </span>
<span id="t1a_4842" class="t s3_4842">If bit X of the MSR is cleared to 0, VM entry fails if </span>
<span id="t1b_4842" class="t s3_4842">control X and the “activate tertiary controls” primary </span>
<span id="t1c_4842" class="t s3_4842">processor-based VM-execution control are both 1. </span>
<span id="t1d_4842" class="t s3_4842">0 </span><span id="t1e_4842" class="t s3_4842">LOADIWKEY </span>
<span id="t1f_4842" class="t s3_4842">This control determines whether executions of </span>
<span id="t1g_4842" class="t s3_4842">LOADIWKEY cause VM exits. </span>
<span id="t1h_4842" class="t s3_4842">63:1 </span><span id="t1i_4842" class="t s3_4842">Reserved </span>
<span id="t1j_4842" class="t s3_4842">601H </span><span id="t1k_4842" class="t s3_4842">1537 </span><span id="t1l_4842" class="t s3_4842">MSR_VR_CURRENT_CONFIG </span><span id="t1m_4842" class="t s3_4842">Package </span><span id="t1n_4842" class="t s3_4842">Power Limit 4 (PL4) </span>
<span id="t1o_4842" class="t s3_4842">Package-level maximum power limit (in Watts). </span>
<span id="t1p_4842" class="t s3_4842">It is a proactive, instantaneous limit. </span>
<span id="t1q_4842" class="t s3_4842">12:0 </span><span id="t1r_4842" class="t s3_4842">PL4 Value </span>
<span id="t1s_4842" class="t s3_4842">PL4 value in 0.125 A increments. This field is locked </span>
<span id="t1t_4842" class="t s3_4842">by VR_CURRENT_CONFIG[LOCK]. When the LOCK bit is </span>
<span id="t1u_4842" class="t s3_4842">set to 1b, this field becomes Read Only. </span>
<span id="t1v_4842" class="t s3_4842">30:13 </span><span id="t1w_4842" class="t s3_4842">Reserved </span>
<span id="t1x_4842" class="t s4_4842">Table 2-45. </span><span id="t1y_4842" class="t s4_4842">Additional MSRs Supported by the 11th Generation Intel® Core™ Processors Based on Tiger Lake </span>
<span id="t1z_4842" class="t s4_4842">Microarchitecture </span><span id="t20_4842" class="t s4_4842">(Contd.) </span>
<span id="t21_4842" class="t s5_4842">Register </span>
<span id="t22_4842" class="t s5_4842">Address </span><span id="t23_4842" class="t s5_4842">Register Name / Bit Fields </span><span id="t24_4842" class="t s5_4842">Scope </span><span id="t25_4842" class="t s5_4842">Bit Description </span>
<span id="t26_4842" class="t s5_4842">Hex </span><span id="t27_4842" class="t s5_4842">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
